{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741751671977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741751671978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 12 00:54:31 2025 " "Processing started: Wed Mar 12 00:54:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741751671978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751671978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Monociclo -c MIPS_Monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Monociclo -c MIPS_Monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751671978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741751672350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741751672350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_ctrl " "Found entity 1: ula_ctrl" {  } { { "ula_ctrl.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/ula_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741751679950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751679950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741751679952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751679952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/ULA.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741751679954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751679954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_pc_4.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_pc_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_PC_4 " "Found entity 1: somador_PC_4" {  } { { "somador_PC_4.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/somador_PC_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741751679955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751679955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_pc_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_pc_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_PC_jump " "Found entity 1: somador_PC_jump" {  } { { "somador_PC_jump.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/somador_PC_jump.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741751679957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751679957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPS_Monociclo.v(124) " "Verilog HDL Module Instantiation warning at MIPS_Monociclo.v(124): ignored dangling comma in List of Port Connections" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 124 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1741751679958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Monociclo " "Found entity 1: MIPS_Monociclo" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741751679959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751679959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/mux2x1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741751679960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751679960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741751679962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751679962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_de_sinal.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_de_sinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_sinal " "Found entity 1: extensor_de_sinal" {  } { { "extensor_de_sinal.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/extensor_de_sinal.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741751679963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751679963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/shift_left_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741751679965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751679965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741751679966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751679966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741751679968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751679968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741751679970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751679970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_regdst.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_regdst " "Found entity 1: mux2x1_regdst" {  } { { "mux2x1_regdst.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/mux2x1_regdst.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741751679971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751679971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Monociclo " "Elaborating entity \"MIPS_Monociclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741751680003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "MIPS_Monociclo.v" "pc" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741751680006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:Imem " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:Imem\"" {  } { { "MIPS_Monociclo.v" "Imem" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741751680007 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.data_a 0 i_mem.v(18) " "Net \"memoria_ROM.data_a\" at i_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741751680008 "|MIPS_Monociclo|i_mem:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.waddr_a 0 i_mem.v(18) " "Net \"memoria_ROM.waddr_a\" at i_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741751680008 "|MIPS_Monociclo|i_mem:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.we_a 0 i_mem.v(18) " "Net \"memoria_ROM.we_a\" at i_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741751680008 "|MIPS_Monociclo|i_mem:Imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_PC_4 somador_PC_4:somador_pc4 " "Elaborating entity \"somador_PC_4\" for hierarchy \"somador_PC_4:somador_pc4\"" {  } { { "MIPS_Monociclo.v" "somador_pc4" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741751680008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_PC_jump somador_PC_jump:somador_jump " "Elaborating entity \"somador_PC_jump\" for hierarchy \"somador_PC_jump:somador_jump\"" {  } { { "MIPS_Monociclo.v" "somador_jump" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741751680009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:sll2 " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:sll2\"" {  } { { "MIPS_Monociclo.v" "sll2" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741751680010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_de_sinal extensor_de_sinal:extensor " "Elaborating entity \"extensor_de_sinal\" for hierarchy \"extensor_de_sinal:extensor\"" {  } { { "MIPS_Monociclo.v" "extensor" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741751680011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:D_mem " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:D_mem\"" {  } { { "MIPS_Monociclo.v" "D_mem" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741751680012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:Regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:Regfile\"" {  } { { "MIPS_Monociclo.v" "Regfile" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741751680022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:uc " "Elaborating entity \"control\" for hierarchy \"control:uc\"" {  } { { "MIPS_Monociclo.v" "uc" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741751680030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "MIPS_Monociclo.v" "ula" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741751680031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_ctrl ula_ctrl:ULA_ctrl " "Elaborating entity \"ula_ctrl\" for hierarchy \"ula_ctrl:ULA_ctrl\"" {  } { { "MIPS_Monociclo.v" "ULA_ctrl" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741751680033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:mux_PC_next " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:mux_PC_next\"" {  } { { "MIPS_Monociclo.v" "mux_PC_next" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741751680034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_regdst mux2x1_regdst:mux_dest_reg " "Elaborating entity \"mux2x1_regdst\" for hierarchy \"mux2x1_regdst:mux_dest_reg\"" {  } { { "MIPS_Monociclo.v" "mux_dest_reg" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741751680035 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "i_mem:Imem\|memoria_ROM " "RAM logic \"i_mem:Imem\|memoria_ROM\" is uninferred because MIF is not supported for the selected family" {  } { { "i_mem.v" "memoria_ROM" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 18 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1741751680839 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1741751680839 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1741751685039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1344 " "Latch d_mem:D_mem\|mem~1344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685075 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1312 " "Latch d_mem:D_mem\|mem~1312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685075 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1280 " "Latch d_mem:D_mem\|mem~1280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685075 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1376 " "Latch d_mem:D_mem\|mem~1376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685075 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1184 " "Latch d_mem:D_mem\|mem~1184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685075 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1216 " "Latch d_mem:D_mem\|mem~1216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685075 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1152 " "Latch d_mem:D_mem\|mem~1152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685075 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1248 " "Latch d_mem:D_mem\|mem~1248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685076 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1088 " "Latch d_mem:D_mem\|mem~1088 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685076 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1056 " "Latch d_mem:D_mem\|mem~1056 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685076 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1024 " "Latch d_mem:D_mem\|mem~1024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685076 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1120 " "Latch d_mem:D_mem\|mem~1120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685076 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1440 " "Latch d_mem:D_mem\|mem~1440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685076 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1472 " "Latch d_mem:D_mem\|mem~1472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685076 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1408 " "Latch d_mem:D_mem\|mem~1408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685076 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1504 " "Latch d_mem:D_mem\|mem~1504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685076 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~672 " "Latch d_mem:D_mem\|mem~672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685076 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~800 " "Latch d_mem:D_mem\|mem~800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685077 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~544 " "Latch d_mem:D_mem\|mem~544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685077 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~928 " "Latch d_mem:D_mem\|mem~928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685077 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~832 " "Latch d_mem:D_mem\|mem~832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685077 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~704 " "Latch d_mem:D_mem\|mem~704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685077 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~576 " "Latch d_mem:D_mem\|mem~576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685077 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~960 " "Latch d_mem:D_mem\|mem~960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685077 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~768 " "Latch d_mem:D_mem\|mem~768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685077 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~640 " "Latch d_mem:D_mem\|mem~640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685077 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~512 " "Latch d_mem:D_mem\|mem~512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685077 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~896 " "Latch d_mem:D_mem\|mem~896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685078 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~736 " "Latch d_mem:D_mem\|mem~736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685078 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~864 " "Latch d_mem:D_mem\|mem~864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685078 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~608 " "Latch d_mem:D_mem\|mem~608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685078 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~992 " "Latch d_mem:D_mem\|mem~992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685078 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~192 " "Latch d_mem:D_mem\|mem~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685078 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~160 " "Latch d_mem:D_mem\|mem~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685078 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~128 " "Latch d_mem:D_mem\|mem~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685078 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~224 " "Latch d_mem:D_mem\|mem~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685078 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~288 " "Latch d_mem:D_mem\|mem~288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685078 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~320 " "Latch d_mem:D_mem\|mem~320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685078 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~256 " "Latch d_mem:D_mem\|mem~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685079 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~352 " "Latch d_mem:D_mem\|mem~352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685079 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~32 " "Latch d_mem:D_mem\|mem~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685079 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~64 " "Latch d_mem:D_mem\|mem~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685079 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~0 " "Latch d_mem:D_mem\|mem~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685079 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~96 " "Latch d_mem:D_mem\|mem~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685079 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~448 " "Latch d_mem:D_mem\|mem~448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685079 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~416 " "Latch d_mem:D_mem\|mem~416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685079 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~384 " "Latch d_mem:D_mem\|mem~384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685079 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~480 " "Latch d_mem:D_mem\|mem~480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685079 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1728 " "Latch d_mem:D_mem\|mem~1728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685079 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1856 " "Latch d_mem:D_mem\|mem~1856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685080 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1600 " "Latch d_mem:D_mem\|mem~1600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685080 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1984 " "Latch d_mem:D_mem\|mem~1984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685080 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1824 " "Latch d_mem:D_mem\|mem~1824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685080 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1696 " "Latch d_mem:D_mem\|mem~1696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685080 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1568 " "Latch d_mem:D_mem\|mem~1568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685080 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1952 " "Latch d_mem:D_mem\|mem~1952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685080 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1664 " "Latch d_mem:D_mem\|mem~1664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685080 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1792 " "Latch d_mem:D_mem\|mem~1792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685080 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1536 " "Latch d_mem:D_mem\|mem~1536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685080 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1920 " "Latch d_mem:D_mem\|mem~1920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685080 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1888 " "Latch d_mem:D_mem\|mem~1888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685081 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1760 " "Latch d_mem:D_mem\|mem~1760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685081 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1632 " "Latch d_mem:D_mem\|mem~1632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685081 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2016 " "Latch d_mem:D_mem\|mem~2016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685081 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~673 " "Latch d_mem:D_mem\|mem~673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685081 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~801 " "Latch d_mem:D_mem\|mem~801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685081 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~545 " "Latch d_mem:D_mem\|mem~545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685081 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~929 " "Latch d_mem:D_mem\|mem~929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685081 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~833 " "Latch d_mem:D_mem\|mem~833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685081 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~705 " "Latch d_mem:D_mem\|mem~705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685081 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~577 " "Latch d_mem:D_mem\|mem~577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685082 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~961 " "Latch d_mem:D_mem\|mem~961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685082 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~769 " "Latch d_mem:D_mem\|mem~769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685082 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~641 " "Latch d_mem:D_mem\|mem~641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685082 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~513 " "Latch d_mem:D_mem\|mem~513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685082 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~897 " "Latch d_mem:D_mem\|mem~897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685082 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~737 " "Latch d_mem:D_mem\|mem~737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685082 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~865 " "Latch d_mem:D_mem\|mem~865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685082 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~609 " "Latch d_mem:D_mem\|mem~609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685082 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~993 " "Latch d_mem:D_mem\|mem~993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685082 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1345 " "Latch d_mem:D_mem\|mem~1345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685083 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1313 " "Latch d_mem:D_mem\|mem~1313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685083 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1281 " "Latch d_mem:D_mem\|mem~1281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685083 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1377 " "Latch d_mem:D_mem\|mem~1377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685083 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1185 " "Latch d_mem:D_mem\|mem~1185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685083 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1217 " "Latch d_mem:D_mem\|mem~1217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685083 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1153 " "Latch d_mem:D_mem\|mem~1153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685083 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1249 " "Latch d_mem:D_mem\|mem~1249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685083 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1089 " "Latch d_mem:D_mem\|mem~1089 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685083 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1057 " "Latch d_mem:D_mem\|mem~1057 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685084 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1025 " "Latch d_mem:D_mem\|mem~1025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685084 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1121 " "Latch d_mem:D_mem\|mem~1121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685084 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1441 " "Latch d_mem:D_mem\|mem~1441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685084 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1473 " "Latch d_mem:D_mem\|mem~1473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685084 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1409 " "Latch d_mem:D_mem\|mem~1409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685084 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1505 " "Latch d_mem:D_mem\|mem~1505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685084 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~193 " "Latch d_mem:D_mem\|mem~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685084 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~161 " "Latch d_mem:D_mem\|mem~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685084 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~129 " "Latch d_mem:D_mem\|mem~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685085 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~225 " "Latch d_mem:D_mem\|mem~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685085 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~289 " "Latch d_mem:D_mem\|mem~289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685085 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~321 " "Latch d_mem:D_mem\|mem~321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685085 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~257 " "Latch d_mem:D_mem\|mem~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685085 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~353 " "Latch d_mem:D_mem\|mem~353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685085 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~33 " "Latch d_mem:D_mem\|mem~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685085 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~65 " "Latch d_mem:D_mem\|mem~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685085 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1 " "Latch d_mem:D_mem\|mem~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685086 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~97 " "Latch d_mem:D_mem\|mem~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685086 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~449 " "Latch d_mem:D_mem\|mem~449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685086 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~417 " "Latch d_mem:D_mem\|mem~417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685086 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~385 " "Latch d_mem:D_mem\|mem~385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685086 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~481 " "Latch d_mem:D_mem\|mem~481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685086 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1729 " "Latch d_mem:D_mem\|mem~1729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685086 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1857 " "Latch d_mem:D_mem\|mem~1857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685086 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1601 " "Latch d_mem:D_mem\|mem~1601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685086 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1985 " "Latch d_mem:D_mem\|mem~1985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685086 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1825 " "Latch d_mem:D_mem\|mem~1825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685087 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1697 " "Latch d_mem:D_mem\|mem~1697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685087 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1569 " "Latch d_mem:D_mem\|mem~1569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685087 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1953 " "Latch d_mem:D_mem\|mem~1953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685087 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1665 " "Latch d_mem:D_mem\|mem~1665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685087 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1793 " "Latch d_mem:D_mem\|mem~1793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685087 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1537 " "Latch d_mem:D_mem\|mem~1537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685087 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1921 " "Latch d_mem:D_mem\|mem~1921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685087 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1889 " "Latch d_mem:D_mem\|mem~1889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685087 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1761 " "Latch d_mem:D_mem\|mem~1761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685088 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1633 " "Latch d_mem:D_mem\|mem~1633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685088 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2017 " "Latch d_mem:D_mem\|mem~2017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685088 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1346 " "Latch d_mem:D_mem\|mem~1346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685088 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1314 " "Latch d_mem:D_mem\|mem~1314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685088 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1282 " "Latch d_mem:D_mem\|mem~1282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685088 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1378 " "Latch d_mem:D_mem\|mem~1378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685088 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1186 " "Latch d_mem:D_mem\|mem~1186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685088 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1218 " "Latch d_mem:D_mem\|mem~1218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685088 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1154 " "Latch d_mem:D_mem\|mem~1154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685089 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1250 " "Latch d_mem:D_mem\|mem~1250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685089 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1090 " "Latch d_mem:D_mem\|mem~1090 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685089 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1058 " "Latch d_mem:D_mem\|mem~1058 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685089 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1026 " "Latch d_mem:D_mem\|mem~1026 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685089 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1122 " "Latch d_mem:D_mem\|mem~1122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685089 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1442 " "Latch d_mem:D_mem\|mem~1442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685089 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1474 " "Latch d_mem:D_mem\|mem~1474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685089 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1410 " "Latch d_mem:D_mem\|mem~1410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685089 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1506 " "Latch d_mem:D_mem\|mem~1506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685089 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~674 " "Latch d_mem:D_mem\|mem~674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685090 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~802 " "Latch d_mem:D_mem\|mem~802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685090 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~546 " "Latch d_mem:D_mem\|mem~546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685090 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~930 " "Latch d_mem:D_mem\|mem~930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685090 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~834 " "Latch d_mem:D_mem\|mem~834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685090 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~706 " "Latch d_mem:D_mem\|mem~706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685090 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~578 " "Latch d_mem:D_mem\|mem~578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685090 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~962 " "Latch d_mem:D_mem\|mem~962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685090 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~770 " "Latch d_mem:D_mem\|mem~770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685090 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~642 " "Latch d_mem:D_mem\|mem~642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685090 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~514 " "Latch d_mem:D_mem\|mem~514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685090 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~898 " "Latch d_mem:D_mem\|mem~898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685091 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~738 " "Latch d_mem:D_mem\|mem~738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685091 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~866 " "Latch d_mem:D_mem\|mem~866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685091 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~610 " "Latch d_mem:D_mem\|mem~610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685091 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~994 " "Latch d_mem:D_mem\|mem~994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685091 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~194 " "Latch d_mem:D_mem\|mem~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685091 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~162 " "Latch d_mem:D_mem\|mem~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685091 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~130 " "Latch d_mem:D_mem\|mem~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685091 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~226 " "Latch d_mem:D_mem\|mem~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685091 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~290 " "Latch d_mem:D_mem\|mem~290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685091 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~322 " "Latch d_mem:D_mem\|mem~322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685092 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~258 " "Latch d_mem:D_mem\|mem~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685092 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~354 " "Latch d_mem:D_mem\|mem~354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685092 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~34 " "Latch d_mem:D_mem\|mem~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685092 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~66 " "Latch d_mem:D_mem\|mem~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685092 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2 " "Latch d_mem:D_mem\|mem~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685092 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~98 " "Latch d_mem:D_mem\|mem~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685092 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~450 " "Latch d_mem:D_mem\|mem~450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685092 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~418 " "Latch d_mem:D_mem\|mem~418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685092 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~386 " "Latch d_mem:D_mem\|mem~386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685092 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~482 " "Latch d_mem:D_mem\|mem~482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685093 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1730 " "Latch d_mem:D_mem\|mem~1730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685093 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1858 " "Latch d_mem:D_mem\|mem~1858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685093 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1602 " "Latch d_mem:D_mem\|mem~1602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685093 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1986 " "Latch d_mem:D_mem\|mem~1986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685093 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1826 " "Latch d_mem:D_mem\|mem~1826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685093 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1698 " "Latch d_mem:D_mem\|mem~1698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685093 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1570 " "Latch d_mem:D_mem\|mem~1570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685093 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1954 " "Latch d_mem:D_mem\|mem~1954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685093 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1666 " "Latch d_mem:D_mem\|mem~1666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685093 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1794 " "Latch d_mem:D_mem\|mem~1794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685093 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1538 " "Latch d_mem:D_mem\|mem~1538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685094 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1922 " "Latch d_mem:D_mem\|mem~1922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685094 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1890 " "Latch d_mem:D_mem\|mem~1890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685094 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1762 " "Latch d_mem:D_mem\|mem~1762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685094 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1634 " "Latch d_mem:D_mem\|mem~1634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685094 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2018 " "Latch d_mem:D_mem\|mem~2018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685094 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~675 " "Latch d_mem:D_mem\|mem~675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685094 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~803 " "Latch d_mem:D_mem\|mem~803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685094 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~547 " "Latch d_mem:D_mem\|mem~547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685095 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~931 " "Latch d_mem:D_mem\|mem~931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685095 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~835 " "Latch d_mem:D_mem\|mem~835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685095 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~707 " "Latch d_mem:D_mem\|mem~707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685095 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~579 " "Latch d_mem:D_mem\|mem~579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685095 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~963 " "Latch d_mem:D_mem\|mem~963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685095 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~771 " "Latch d_mem:D_mem\|mem~771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685095 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~643 " "Latch d_mem:D_mem\|mem~643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685095 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~515 " "Latch d_mem:D_mem\|mem~515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685095 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~899 " "Latch d_mem:D_mem\|mem~899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685096 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~739 " "Latch d_mem:D_mem\|mem~739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685096 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~867 " "Latch d_mem:D_mem\|mem~867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685096 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~611 " "Latch d_mem:D_mem\|mem~611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685096 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~995 " "Latch d_mem:D_mem\|mem~995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685096 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1347 " "Latch d_mem:D_mem\|mem~1347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685096 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1315 " "Latch d_mem:D_mem\|mem~1315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685096 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1283 " "Latch d_mem:D_mem\|mem~1283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685096 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1379 " "Latch d_mem:D_mem\|mem~1379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685096 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1187 " "Latch d_mem:D_mem\|mem~1187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685097 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1219 " "Latch d_mem:D_mem\|mem~1219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685097 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1155 " "Latch d_mem:D_mem\|mem~1155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685097 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1251 " "Latch d_mem:D_mem\|mem~1251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685097 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1091 " "Latch d_mem:D_mem\|mem~1091 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685097 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1059 " "Latch d_mem:D_mem\|mem~1059 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685097 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1027 " "Latch d_mem:D_mem\|mem~1027 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685097 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1123 " "Latch d_mem:D_mem\|mem~1123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685097 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1443 " "Latch d_mem:D_mem\|mem~1443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685097 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1475 " "Latch d_mem:D_mem\|mem~1475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685097 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1411 " "Latch d_mem:D_mem\|mem~1411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685098 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1507 " "Latch d_mem:D_mem\|mem~1507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685098 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~195 " "Latch d_mem:D_mem\|mem~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685098 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~163 " "Latch d_mem:D_mem\|mem~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685098 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~131 " "Latch d_mem:D_mem\|mem~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685098 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~227 " "Latch d_mem:D_mem\|mem~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685098 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~291 " "Latch d_mem:D_mem\|mem~291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685098 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~323 " "Latch d_mem:D_mem\|mem~323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685098 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~259 " "Latch d_mem:D_mem\|mem~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685098 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~355 " "Latch d_mem:D_mem\|mem~355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685099 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~35 " "Latch d_mem:D_mem\|mem~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685099 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~67 " "Latch d_mem:D_mem\|mem~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685099 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~3 " "Latch d_mem:D_mem\|mem~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685099 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~99 " "Latch d_mem:D_mem\|mem~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685099 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~451 " "Latch d_mem:D_mem\|mem~451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685099 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~419 " "Latch d_mem:D_mem\|mem~419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685099 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~387 " "Latch d_mem:D_mem\|mem~387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685099 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~483 " "Latch d_mem:D_mem\|mem~483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685099 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1731 " "Latch d_mem:D_mem\|mem~1731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685099 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1859 " "Latch d_mem:D_mem\|mem~1859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685099 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1603 " "Latch d_mem:D_mem\|mem~1603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685100 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1987 " "Latch d_mem:D_mem\|mem~1987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685100 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1827 " "Latch d_mem:D_mem\|mem~1827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685100 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1699 " "Latch d_mem:D_mem\|mem~1699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685100 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1571 " "Latch d_mem:D_mem\|mem~1571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685100 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1955 " "Latch d_mem:D_mem\|mem~1955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685100 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1667 " "Latch d_mem:D_mem\|mem~1667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685100 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1795 " "Latch d_mem:D_mem\|mem~1795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685100 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1539 " "Latch d_mem:D_mem\|mem~1539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685100 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1923 " "Latch d_mem:D_mem\|mem~1923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685100 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1891 " "Latch d_mem:D_mem\|mem~1891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685101 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1763 " "Latch d_mem:D_mem\|mem~1763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685101 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1635 " "Latch d_mem:D_mem\|mem~1635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685101 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2019 " "Latch d_mem:D_mem\|mem~2019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685101 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1348 " "Latch d_mem:D_mem\|mem~1348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685101 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1316 " "Latch d_mem:D_mem\|mem~1316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685101 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1284 " "Latch d_mem:D_mem\|mem~1284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685101 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1380 " "Latch d_mem:D_mem\|mem~1380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685101 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1188 " "Latch d_mem:D_mem\|mem~1188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685101 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1220 " "Latch d_mem:D_mem\|mem~1220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685101 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1156 " "Latch d_mem:D_mem\|mem~1156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685102 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1252 " "Latch d_mem:D_mem\|mem~1252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685102 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1092 " "Latch d_mem:D_mem\|mem~1092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685102 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1060 " "Latch d_mem:D_mem\|mem~1060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685102 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1028 " "Latch d_mem:D_mem\|mem~1028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685102 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1124 " "Latch d_mem:D_mem\|mem~1124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685102 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1444 " "Latch d_mem:D_mem\|mem~1444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685102 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1476 " "Latch d_mem:D_mem\|mem~1476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685102 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1412 " "Latch d_mem:D_mem\|mem~1412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685102 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1508 " "Latch d_mem:D_mem\|mem~1508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685102 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~676 " "Latch d_mem:D_mem\|mem~676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685102 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~804 " "Latch d_mem:D_mem\|mem~804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685103 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~548 " "Latch d_mem:D_mem\|mem~548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685103 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~932 " "Latch d_mem:D_mem\|mem~932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685103 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~836 " "Latch d_mem:D_mem\|mem~836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685103 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~708 " "Latch d_mem:D_mem\|mem~708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685103 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~580 " "Latch d_mem:D_mem\|mem~580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685103 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~964 " "Latch d_mem:D_mem\|mem~964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685103 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~772 " "Latch d_mem:D_mem\|mem~772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685104 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~644 " "Latch d_mem:D_mem\|mem~644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685104 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~516 " "Latch d_mem:D_mem\|mem~516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685104 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~900 " "Latch d_mem:D_mem\|mem~900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685104 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~740 " "Latch d_mem:D_mem\|mem~740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685104 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~868 " "Latch d_mem:D_mem\|mem~868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685104 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~612 " "Latch d_mem:D_mem\|mem~612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685104 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~996 " "Latch d_mem:D_mem\|mem~996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685104 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~196 " "Latch d_mem:D_mem\|mem~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685104 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~164 " "Latch d_mem:D_mem\|mem~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685105 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~132 " "Latch d_mem:D_mem\|mem~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685105 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~228 " "Latch d_mem:D_mem\|mem~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685105 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~292 " "Latch d_mem:D_mem\|mem~292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685105 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~324 " "Latch d_mem:D_mem\|mem~324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685105 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~260 " "Latch d_mem:D_mem\|mem~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685105 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~356 " "Latch d_mem:D_mem\|mem~356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685105 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~36 " "Latch d_mem:D_mem\|mem~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685105 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~68 " "Latch d_mem:D_mem\|mem~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685105 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~4 " "Latch d_mem:D_mem\|mem~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685106 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~100 " "Latch d_mem:D_mem\|mem~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685106 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~452 " "Latch d_mem:D_mem\|mem~452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685106 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~420 " "Latch d_mem:D_mem\|mem~420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685106 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~388 " "Latch d_mem:D_mem\|mem~388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685106 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~484 " "Latch d_mem:D_mem\|mem~484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685106 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1732 " "Latch d_mem:D_mem\|mem~1732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685106 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1860 " "Latch d_mem:D_mem\|mem~1860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685106 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1604 " "Latch d_mem:D_mem\|mem~1604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685106 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1988 " "Latch d_mem:D_mem\|mem~1988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685106 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1828 " "Latch d_mem:D_mem\|mem~1828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685107 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1700 " "Latch d_mem:D_mem\|mem~1700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685107 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1572 " "Latch d_mem:D_mem\|mem~1572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685107 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1956 " "Latch d_mem:D_mem\|mem~1956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685107 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1668 " "Latch d_mem:D_mem\|mem~1668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685107 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1796 " "Latch d_mem:D_mem\|mem~1796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685107 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1540 " "Latch d_mem:D_mem\|mem~1540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685107 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1924 " "Latch d_mem:D_mem\|mem~1924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685107 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1892 " "Latch d_mem:D_mem\|mem~1892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685107 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1764 " "Latch d_mem:D_mem\|mem~1764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685108 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1636 " "Latch d_mem:D_mem\|mem~1636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685108 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2020 " "Latch d_mem:D_mem\|mem~2020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685108 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~677 " "Latch d_mem:D_mem\|mem~677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685108 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~805 " "Latch d_mem:D_mem\|mem~805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685108 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~549 " "Latch d_mem:D_mem\|mem~549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685108 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~933 " "Latch d_mem:D_mem\|mem~933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685108 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~837 " "Latch d_mem:D_mem\|mem~837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685108 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~709 " "Latch d_mem:D_mem\|mem~709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685108 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~581 " "Latch d_mem:D_mem\|mem~581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685108 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~965 " "Latch d_mem:D_mem\|mem~965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685109 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~773 " "Latch d_mem:D_mem\|mem~773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685109 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~645 " "Latch d_mem:D_mem\|mem~645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685109 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~517 " "Latch d_mem:D_mem\|mem~517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685109 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~901 " "Latch d_mem:D_mem\|mem~901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685109 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~741 " "Latch d_mem:D_mem\|mem~741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685109 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~869 " "Latch d_mem:D_mem\|mem~869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685109 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~613 " "Latch d_mem:D_mem\|mem~613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685109 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~997 " "Latch d_mem:D_mem\|mem~997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685109 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1349 " "Latch d_mem:D_mem\|mem~1349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685110 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1317 " "Latch d_mem:D_mem\|mem~1317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685110 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1285 " "Latch d_mem:D_mem\|mem~1285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685110 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1381 " "Latch d_mem:D_mem\|mem~1381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685110 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1189 " "Latch d_mem:D_mem\|mem~1189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685110 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1221 " "Latch d_mem:D_mem\|mem~1221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685110 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1157 " "Latch d_mem:D_mem\|mem~1157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685110 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1253 " "Latch d_mem:D_mem\|mem~1253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685110 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1093 " "Latch d_mem:D_mem\|mem~1093 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685110 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1061 " "Latch d_mem:D_mem\|mem~1061 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685110 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1029 " "Latch d_mem:D_mem\|mem~1029 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685111 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1125 " "Latch d_mem:D_mem\|mem~1125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685111 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1445 " "Latch d_mem:D_mem\|mem~1445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685111 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1477 " "Latch d_mem:D_mem\|mem~1477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685111 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1413 " "Latch d_mem:D_mem\|mem~1413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685111 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1509 " "Latch d_mem:D_mem\|mem~1509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685111 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~197 " "Latch d_mem:D_mem\|mem~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685111 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~165 " "Latch d_mem:D_mem\|mem~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685111 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~133 " "Latch d_mem:D_mem\|mem~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685111 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~229 " "Latch d_mem:D_mem\|mem~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685111 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~293 " "Latch d_mem:D_mem\|mem~293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685111 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~325 " "Latch d_mem:D_mem\|mem~325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685111 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~261 " "Latch d_mem:D_mem\|mem~261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685112 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~357 " "Latch d_mem:D_mem\|mem~357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685112 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~37 " "Latch d_mem:D_mem\|mem~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685112 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~69 " "Latch d_mem:D_mem\|mem~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685112 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~5 " "Latch d_mem:D_mem\|mem~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685112 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~101 " "Latch d_mem:D_mem\|mem~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685112 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~453 " "Latch d_mem:D_mem\|mem~453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685112 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~421 " "Latch d_mem:D_mem\|mem~421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685112 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~389 " "Latch d_mem:D_mem\|mem~389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685112 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~485 " "Latch d_mem:D_mem\|mem~485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685113 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1733 " "Latch d_mem:D_mem\|mem~1733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685113 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1861 " "Latch d_mem:D_mem\|mem~1861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685113 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1605 " "Latch d_mem:D_mem\|mem~1605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685113 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1989 " "Latch d_mem:D_mem\|mem~1989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685113 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1829 " "Latch d_mem:D_mem\|mem~1829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685113 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1701 " "Latch d_mem:D_mem\|mem~1701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685113 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1573 " "Latch d_mem:D_mem\|mem~1573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685113 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1957 " "Latch d_mem:D_mem\|mem~1957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685113 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1669 " "Latch d_mem:D_mem\|mem~1669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685113 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1797 " "Latch d_mem:D_mem\|mem~1797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685113 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1541 " "Latch d_mem:D_mem\|mem~1541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685114 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1925 " "Latch d_mem:D_mem\|mem~1925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685114 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1893 " "Latch d_mem:D_mem\|mem~1893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685114 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1765 " "Latch d_mem:D_mem\|mem~1765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685114 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1637 " "Latch d_mem:D_mem\|mem~1637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685114 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2021 " "Latch d_mem:D_mem\|mem~2021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685114 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1350 " "Latch d_mem:D_mem\|mem~1350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685114 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1318 " "Latch d_mem:D_mem\|mem~1318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685114 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1286 " "Latch d_mem:D_mem\|mem~1286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685114 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1382 " "Latch d_mem:D_mem\|mem~1382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685114 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1190 " "Latch d_mem:D_mem\|mem~1190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685115 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1222 " "Latch d_mem:D_mem\|mem~1222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685115 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1158 " "Latch d_mem:D_mem\|mem~1158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685115 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1254 " "Latch d_mem:D_mem\|mem~1254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685115 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1094 " "Latch d_mem:D_mem\|mem~1094 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685115 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1062 " "Latch d_mem:D_mem\|mem~1062 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685115 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1030 " "Latch d_mem:D_mem\|mem~1030 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685115 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1126 " "Latch d_mem:D_mem\|mem~1126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685115 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1446 " "Latch d_mem:D_mem\|mem~1446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685115 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1478 " "Latch d_mem:D_mem\|mem~1478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685115 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1414 " "Latch d_mem:D_mem\|mem~1414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685115 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1510 " "Latch d_mem:D_mem\|mem~1510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685116 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~678 " "Latch d_mem:D_mem\|mem~678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685116 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~806 " "Latch d_mem:D_mem\|mem~806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685116 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~550 " "Latch d_mem:D_mem\|mem~550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685116 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~934 " "Latch d_mem:D_mem\|mem~934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685116 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~838 " "Latch d_mem:D_mem\|mem~838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685116 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~710 " "Latch d_mem:D_mem\|mem~710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685116 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~582 " "Latch d_mem:D_mem\|mem~582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685116 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~966 " "Latch d_mem:D_mem\|mem~966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685116 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~774 " "Latch d_mem:D_mem\|mem~774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685116 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~646 " "Latch d_mem:D_mem\|mem~646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685116 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~518 " "Latch d_mem:D_mem\|mem~518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685117 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~902 " "Latch d_mem:D_mem\|mem~902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685117 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~742 " "Latch d_mem:D_mem\|mem~742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685117 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~870 " "Latch d_mem:D_mem\|mem~870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685117 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~614 " "Latch d_mem:D_mem\|mem~614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685117 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~998 " "Latch d_mem:D_mem\|mem~998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685117 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~198 " "Latch d_mem:D_mem\|mem~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685117 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~166 " "Latch d_mem:D_mem\|mem~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685117 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~134 " "Latch d_mem:D_mem\|mem~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685117 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~230 " "Latch d_mem:D_mem\|mem~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685117 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~294 " "Latch d_mem:D_mem\|mem~294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685117 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~326 " "Latch d_mem:D_mem\|mem~326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685118 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~262 " "Latch d_mem:D_mem\|mem~262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685118 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~358 " "Latch d_mem:D_mem\|mem~358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685118 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~38 " "Latch d_mem:D_mem\|mem~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685118 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~70 " "Latch d_mem:D_mem\|mem~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685118 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~6 " "Latch d_mem:D_mem\|mem~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685118 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~102 " "Latch d_mem:D_mem\|mem~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685118 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~454 " "Latch d_mem:D_mem\|mem~454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685118 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~422 " "Latch d_mem:D_mem\|mem~422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685118 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~390 " "Latch d_mem:D_mem\|mem~390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685119 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~486 " "Latch d_mem:D_mem\|mem~486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685119 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1734 " "Latch d_mem:D_mem\|mem~1734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685119 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1862 " "Latch d_mem:D_mem\|mem~1862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685119 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1606 " "Latch d_mem:D_mem\|mem~1606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685119 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1990 " "Latch d_mem:D_mem\|mem~1990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685119 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1830 " "Latch d_mem:D_mem\|mem~1830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685119 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1702 " "Latch d_mem:D_mem\|mem~1702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685119 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1574 " "Latch d_mem:D_mem\|mem~1574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685120 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1958 " "Latch d_mem:D_mem\|mem~1958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685120 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1670 " "Latch d_mem:D_mem\|mem~1670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685120 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1798 " "Latch d_mem:D_mem\|mem~1798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685120 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1542 " "Latch d_mem:D_mem\|mem~1542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685120 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1926 " "Latch d_mem:D_mem\|mem~1926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685120 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1894 " "Latch d_mem:D_mem\|mem~1894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685120 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1766 " "Latch d_mem:D_mem\|mem~1766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685120 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1638 " "Latch d_mem:D_mem\|mem~1638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685120 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2022 " "Latch d_mem:D_mem\|mem~2022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685120 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~679 " "Latch d_mem:D_mem\|mem~679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685120 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~807 " "Latch d_mem:D_mem\|mem~807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685121 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~551 " "Latch d_mem:D_mem\|mem~551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685121 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~935 " "Latch d_mem:D_mem\|mem~935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685121 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~839 " "Latch d_mem:D_mem\|mem~839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685121 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~711 " "Latch d_mem:D_mem\|mem~711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685121 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~583 " "Latch d_mem:D_mem\|mem~583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685121 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~967 " "Latch d_mem:D_mem\|mem~967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685121 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~775 " "Latch d_mem:D_mem\|mem~775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685121 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~647 " "Latch d_mem:D_mem\|mem~647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685121 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~519 " "Latch d_mem:D_mem\|mem~519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685121 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~903 " "Latch d_mem:D_mem\|mem~903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685122 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~743 " "Latch d_mem:D_mem\|mem~743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685122 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~871 " "Latch d_mem:D_mem\|mem~871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685122 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~615 " "Latch d_mem:D_mem\|mem~615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685122 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~999 " "Latch d_mem:D_mem\|mem~999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685122 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1351 " "Latch d_mem:D_mem\|mem~1351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685122 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1319 " "Latch d_mem:D_mem\|mem~1319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685122 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1287 " "Latch d_mem:D_mem\|mem~1287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685122 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1383 " "Latch d_mem:D_mem\|mem~1383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685122 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1191 " "Latch d_mem:D_mem\|mem~1191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685122 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1223 " "Latch d_mem:D_mem\|mem~1223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685122 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1159 " "Latch d_mem:D_mem\|mem~1159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685123 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1255 " "Latch d_mem:D_mem\|mem~1255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685123 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1095 " "Latch d_mem:D_mem\|mem~1095 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685123 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1063 " "Latch d_mem:D_mem\|mem~1063 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685123 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1031 " "Latch d_mem:D_mem\|mem~1031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685123 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1127 " "Latch d_mem:D_mem\|mem~1127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685123 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1447 " "Latch d_mem:D_mem\|mem~1447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685123 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1479 " "Latch d_mem:D_mem\|mem~1479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685123 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1415 " "Latch d_mem:D_mem\|mem~1415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685123 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1511 " "Latch d_mem:D_mem\|mem~1511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685123 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~199 " "Latch d_mem:D_mem\|mem~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685123 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~167 " "Latch d_mem:D_mem\|mem~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685124 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~135 " "Latch d_mem:D_mem\|mem~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685124 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~231 " "Latch d_mem:D_mem\|mem~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685124 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~295 " "Latch d_mem:D_mem\|mem~295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685124 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~327 " "Latch d_mem:D_mem\|mem~327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685124 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~263 " "Latch d_mem:D_mem\|mem~263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685124 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~359 " "Latch d_mem:D_mem\|mem~359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685124 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~39 " "Latch d_mem:D_mem\|mem~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685124 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~71 " "Latch d_mem:D_mem\|mem~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685124 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~7 " "Latch d_mem:D_mem\|mem~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685124 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~103 " "Latch d_mem:D_mem\|mem~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685124 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~455 " "Latch d_mem:D_mem\|mem~455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685125 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~423 " "Latch d_mem:D_mem\|mem~423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685125 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~391 " "Latch d_mem:D_mem\|mem~391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685125 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~487 " "Latch d_mem:D_mem\|mem~487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685125 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1735 " "Latch d_mem:D_mem\|mem~1735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685125 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1863 " "Latch d_mem:D_mem\|mem~1863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685125 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1607 " "Latch d_mem:D_mem\|mem~1607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685125 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1991 " "Latch d_mem:D_mem\|mem~1991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685125 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1831 " "Latch d_mem:D_mem\|mem~1831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685125 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1703 " "Latch d_mem:D_mem\|mem~1703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685125 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1575 " "Latch d_mem:D_mem\|mem~1575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685125 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1959 " "Latch d_mem:D_mem\|mem~1959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685126 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1671 " "Latch d_mem:D_mem\|mem~1671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685126 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1799 " "Latch d_mem:D_mem\|mem~1799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685126 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1543 " "Latch d_mem:D_mem\|mem~1543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685126 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1927 " "Latch d_mem:D_mem\|mem~1927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685126 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1895 " "Latch d_mem:D_mem\|mem~1895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685126 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1767 " "Latch d_mem:D_mem\|mem~1767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685126 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1639 " "Latch d_mem:D_mem\|mem~1639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685126 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2023 " "Latch d_mem:D_mem\|mem~2023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685126 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1352 " "Latch d_mem:D_mem\|mem~1352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685126 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1320 " "Latch d_mem:D_mem\|mem~1320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685126 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1288 " "Latch d_mem:D_mem\|mem~1288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685127 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1384 " "Latch d_mem:D_mem\|mem~1384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685127 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1192 " "Latch d_mem:D_mem\|mem~1192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685127 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1224 " "Latch d_mem:D_mem\|mem~1224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685127 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1160 " "Latch d_mem:D_mem\|mem~1160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685127 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1256 " "Latch d_mem:D_mem\|mem~1256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685127 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1096 " "Latch d_mem:D_mem\|mem~1096 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685127 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1064 " "Latch d_mem:D_mem\|mem~1064 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685127 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1032 " "Latch d_mem:D_mem\|mem~1032 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685127 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1128 " "Latch d_mem:D_mem\|mem~1128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685127 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1448 " "Latch d_mem:D_mem\|mem~1448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685128 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1480 " "Latch d_mem:D_mem\|mem~1480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685128 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1416 " "Latch d_mem:D_mem\|mem~1416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685128 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1512 " "Latch d_mem:D_mem\|mem~1512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685128 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~680 " "Latch d_mem:D_mem\|mem~680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685128 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~808 " "Latch d_mem:D_mem\|mem~808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685128 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~552 " "Latch d_mem:D_mem\|mem~552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685128 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~936 " "Latch d_mem:D_mem\|mem~936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685128 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~840 " "Latch d_mem:D_mem\|mem~840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685128 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~712 " "Latch d_mem:D_mem\|mem~712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685128 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~584 " "Latch d_mem:D_mem\|mem~584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685129 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~968 " "Latch d_mem:D_mem\|mem~968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685129 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~776 " "Latch d_mem:D_mem\|mem~776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685129 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~648 " "Latch d_mem:D_mem\|mem~648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685129 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~520 " "Latch d_mem:D_mem\|mem~520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685129 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~904 " "Latch d_mem:D_mem\|mem~904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685129 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~744 " "Latch d_mem:D_mem\|mem~744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685129 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~872 " "Latch d_mem:D_mem\|mem~872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685129 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~616 " "Latch d_mem:D_mem\|mem~616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685129 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1000 " "Latch d_mem:D_mem\|mem~1000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685129 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~200 " "Latch d_mem:D_mem\|mem~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685129 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~168 " "Latch d_mem:D_mem\|mem~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685130 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~136 " "Latch d_mem:D_mem\|mem~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685130 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~232 " "Latch d_mem:D_mem\|mem~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685130 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~296 " "Latch d_mem:D_mem\|mem~296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685130 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~328 " "Latch d_mem:D_mem\|mem~328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685130 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~264 " "Latch d_mem:D_mem\|mem~264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685130 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~360 " "Latch d_mem:D_mem\|mem~360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685130 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~40 " "Latch d_mem:D_mem\|mem~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685130 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~72 " "Latch d_mem:D_mem\|mem~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685130 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~8 " "Latch d_mem:D_mem\|mem~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685130 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~104 " "Latch d_mem:D_mem\|mem~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685130 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~456 " "Latch d_mem:D_mem\|mem~456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685131 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~424 " "Latch d_mem:D_mem\|mem~424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685131 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~392 " "Latch d_mem:D_mem\|mem~392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685131 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~488 " "Latch d_mem:D_mem\|mem~488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685131 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1736 " "Latch d_mem:D_mem\|mem~1736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685131 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1864 " "Latch d_mem:D_mem\|mem~1864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685131 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1608 " "Latch d_mem:D_mem\|mem~1608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685131 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1992 " "Latch d_mem:D_mem\|mem~1992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685131 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1832 " "Latch d_mem:D_mem\|mem~1832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685131 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1704 " "Latch d_mem:D_mem\|mem~1704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685132 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1576 " "Latch d_mem:D_mem\|mem~1576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685132 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1960 " "Latch d_mem:D_mem\|mem~1960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685132 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1672 " "Latch d_mem:D_mem\|mem~1672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685132 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1800 " "Latch d_mem:D_mem\|mem~1800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685132 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1544 " "Latch d_mem:D_mem\|mem~1544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685132 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1928 " "Latch d_mem:D_mem\|mem~1928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685132 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1896 " "Latch d_mem:D_mem\|mem~1896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685132 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1768 " "Latch d_mem:D_mem\|mem~1768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685132 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1640 " "Latch d_mem:D_mem\|mem~1640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685133 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2024 " "Latch d_mem:D_mem\|mem~2024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685133 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~681 " "Latch d_mem:D_mem\|mem~681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685133 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~809 " "Latch d_mem:D_mem\|mem~809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685133 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~553 " "Latch d_mem:D_mem\|mem~553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685133 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~937 " "Latch d_mem:D_mem\|mem~937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685133 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~841 " "Latch d_mem:D_mem\|mem~841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685133 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~713 " "Latch d_mem:D_mem\|mem~713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685133 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~585 " "Latch d_mem:D_mem\|mem~585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685133 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~969 " "Latch d_mem:D_mem\|mem~969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685133 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~777 " "Latch d_mem:D_mem\|mem~777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685134 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~649 " "Latch d_mem:D_mem\|mem~649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685134 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~521 " "Latch d_mem:D_mem\|mem~521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685134 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~905 " "Latch d_mem:D_mem\|mem~905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685134 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~745 " "Latch d_mem:D_mem\|mem~745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685134 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~873 " "Latch d_mem:D_mem\|mem~873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685134 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~617 " "Latch d_mem:D_mem\|mem~617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685134 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1001 " "Latch d_mem:D_mem\|mem~1001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685134 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1353 " "Latch d_mem:D_mem\|mem~1353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685134 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1321 " "Latch d_mem:D_mem\|mem~1321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685135 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1289 " "Latch d_mem:D_mem\|mem~1289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685135 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1385 " "Latch d_mem:D_mem\|mem~1385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685135 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1193 " "Latch d_mem:D_mem\|mem~1193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685135 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1225 " "Latch d_mem:D_mem\|mem~1225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685135 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1161 " "Latch d_mem:D_mem\|mem~1161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685135 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1257 " "Latch d_mem:D_mem\|mem~1257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685135 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1097 " "Latch d_mem:D_mem\|mem~1097 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685135 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1065 " "Latch d_mem:D_mem\|mem~1065 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685135 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1033 " "Latch d_mem:D_mem\|mem~1033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685136 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1129 " "Latch d_mem:D_mem\|mem~1129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685136 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1449 " "Latch d_mem:D_mem\|mem~1449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685136 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1481 " "Latch d_mem:D_mem\|mem~1481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685136 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1417 " "Latch d_mem:D_mem\|mem~1417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685136 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1513 " "Latch d_mem:D_mem\|mem~1513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685136 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~201 " "Latch d_mem:D_mem\|mem~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685136 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~169 " "Latch d_mem:D_mem\|mem~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685136 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~137 " "Latch d_mem:D_mem\|mem~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685136 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~233 " "Latch d_mem:D_mem\|mem~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685137 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~297 " "Latch d_mem:D_mem\|mem~297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685137 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~329 " "Latch d_mem:D_mem\|mem~329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685137 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~265 " "Latch d_mem:D_mem\|mem~265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685137 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~361 " "Latch d_mem:D_mem\|mem~361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685137 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~41 " "Latch d_mem:D_mem\|mem~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685137 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~73 " "Latch d_mem:D_mem\|mem~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685137 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~9 " "Latch d_mem:D_mem\|mem~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685137 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~105 " "Latch d_mem:D_mem\|mem~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685137 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~457 " "Latch d_mem:D_mem\|mem~457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685137 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~425 " "Latch d_mem:D_mem\|mem~425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685137 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~393 " "Latch d_mem:D_mem\|mem~393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685138 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~489 " "Latch d_mem:D_mem\|mem~489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685138 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1737 " "Latch d_mem:D_mem\|mem~1737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685138 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1865 " "Latch d_mem:D_mem\|mem~1865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685138 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1609 " "Latch d_mem:D_mem\|mem~1609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685138 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1993 " "Latch d_mem:D_mem\|mem~1993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685138 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1833 " "Latch d_mem:D_mem\|mem~1833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685138 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1705 " "Latch d_mem:D_mem\|mem~1705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685138 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1577 " "Latch d_mem:D_mem\|mem~1577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685138 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1961 " "Latch d_mem:D_mem\|mem~1961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685138 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1673 " "Latch d_mem:D_mem\|mem~1673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685139 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1801 " "Latch d_mem:D_mem\|mem~1801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685139 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1545 " "Latch d_mem:D_mem\|mem~1545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685139 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1929 " "Latch d_mem:D_mem\|mem~1929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685139 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1897 " "Latch d_mem:D_mem\|mem~1897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685139 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1769 " "Latch d_mem:D_mem\|mem~1769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685139 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1641 " "Latch d_mem:D_mem\|mem~1641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685139 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2025 " "Latch d_mem:D_mem\|mem~2025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685139 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1354 " "Latch d_mem:D_mem\|mem~1354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685139 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1322 " "Latch d_mem:D_mem\|mem~1322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685139 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1290 " "Latch d_mem:D_mem\|mem~1290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685140 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1386 " "Latch d_mem:D_mem\|mem~1386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685140 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1194 " "Latch d_mem:D_mem\|mem~1194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685140 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1226 " "Latch d_mem:D_mem\|mem~1226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685140 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1162 " "Latch d_mem:D_mem\|mem~1162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685140 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1258 " "Latch d_mem:D_mem\|mem~1258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685140 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1098 " "Latch d_mem:D_mem\|mem~1098 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685140 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1066 " "Latch d_mem:D_mem\|mem~1066 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685140 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1034 " "Latch d_mem:D_mem\|mem~1034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685140 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1130 " "Latch d_mem:D_mem\|mem~1130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685140 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1450 " "Latch d_mem:D_mem\|mem~1450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685140 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1482 " "Latch d_mem:D_mem\|mem~1482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685141 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1418 " "Latch d_mem:D_mem\|mem~1418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685141 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1514 " "Latch d_mem:D_mem\|mem~1514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685141 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~682 " "Latch d_mem:D_mem\|mem~682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685141 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~810 " "Latch d_mem:D_mem\|mem~810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685141 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~554 " "Latch d_mem:D_mem\|mem~554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685141 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~938 " "Latch d_mem:D_mem\|mem~938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685141 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~842 " "Latch d_mem:D_mem\|mem~842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685141 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~714 " "Latch d_mem:D_mem\|mem~714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685141 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~586 " "Latch d_mem:D_mem\|mem~586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685141 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~970 " "Latch d_mem:D_mem\|mem~970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685141 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~778 " "Latch d_mem:D_mem\|mem~778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685142 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~650 " "Latch d_mem:D_mem\|mem~650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685142 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~522 " "Latch d_mem:D_mem\|mem~522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685142 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~906 " "Latch d_mem:D_mem\|mem~906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685142 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~746 " "Latch d_mem:D_mem\|mem~746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685142 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~874 " "Latch d_mem:D_mem\|mem~874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685142 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~618 " "Latch d_mem:D_mem\|mem~618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685142 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1002 " "Latch d_mem:D_mem\|mem~1002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685142 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~202 " "Latch d_mem:D_mem\|mem~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685142 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~170 " "Latch d_mem:D_mem\|mem~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685142 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~138 " "Latch d_mem:D_mem\|mem~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685143 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~234 " "Latch d_mem:D_mem\|mem~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685143 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~298 " "Latch d_mem:D_mem\|mem~298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685143 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~330 " "Latch d_mem:D_mem\|mem~330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685143 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~266 " "Latch d_mem:D_mem\|mem~266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685143 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~362 " "Latch d_mem:D_mem\|mem~362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685143 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~42 " "Latch d_mem:D_mem\|mem~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685143 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~74 " "Latch d_mem:D_mem\|mem~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685143 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~10 " "Latch d_mem:D_mem\|mem~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685143 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~106 " "Latch d_mem:D_mem\|mem~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685143 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~458 " "Latch d_mem:D_mem\|mem~458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685144 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~426 " "Latch d_mem:D_mem\|mem~426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685144 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~394 " "Latch d_mem:D_mem\|mem~394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685144 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~490 " "Latch d_mem:D_mem\|mem~490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685144 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1738 " "Latch d_mem:D_mem\|mem~1738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685144 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1866 " "Latch d_mem:D_mem\|mem~1866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685144 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1610 " "Latch d_mem:D_mem\|mem~1610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685144 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1994 " "Latch d_mem:D_mem\|mem~1994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685144 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1834 " "Latch d_mem:D_mem\|mem~1834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685144 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1706 " "Latch d_mem:D_mem\|mem~1706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685145 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1578 " "Latch d_mem:D_mem\|mem~1578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685145 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1962 " "Latch d_mem:D_mem\|mem~1962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685145 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1674 " "Latch d_mem:D_mem\|mem~1674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685145 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1802 " "Latch d_mem:D_mem\|mem~1802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685145 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1546 " "Latch d_mem:D_mem\|mem~1546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685145 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1930 " "Latch d_mem:D_mem\|mem~1930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685145 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1898 " "Latch d_mem:D_mem\|mem~1898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685145 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1770 " "Latch d_mem:D_mem\|mem~1770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685145 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1642 " "Latch d_mem:D_mem\|mem~1642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685146 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2026 " "Latch d_mem:D_mem\|mem~2026 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685146 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~683 " "Latch d_mem:D_mem\|mem~683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685146 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~811 " "Latch d_mem:D_mem\|mem~811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685146 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~555 " "Latch d_mem:D_mem\|mem~555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685146 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~939 " "Latch d_mem:D_mem\|mem~939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685146 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~843 " "Latch d_mem:D_mem\|mem~843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685146 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~715 " "Latch d_mem:D_mem\|mem~715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685146 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~587 " "Latch d_mem:D_mem\|mem~587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685146 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~971 " "Latch d_mem:D_mem\|mem~971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685146 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~779 " "Latch d_mem:D_mem\|mem~779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685146 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~651 " "Latch d_mem:D_mem\|mem~651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685147 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~523 " "Latch d_mem:D_mem\|mem~523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685147 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~907 " "Latch d_mem:D_mem\|mem~907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685147 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~747 " "Latch d_mem:D_mem\|mem~747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685147 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~875 " "Latch d_mem:D_mem\|mem~875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685147 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~619 " "Latch d_mem:D_mem\|mem~619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685147 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1003 " "Latch d_mem:D_mem\|mem~1003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685147 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1355 " "Latch d_mem:D_mem\|mem~1355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685147 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1323 " "Latch d_mem:D_mem\|mem~1323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685147 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1291 " "Latch d_mem:D_mem\|mem~1291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685147 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1387 " "Latch d_mem:D_mem\|mem~1387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685148 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1195 " "Latch d_mem:D_mem\|mem~1195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685148 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1227 " "Latch d_mem:D_mem\|mem~1227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685148 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1163 " "Latch d_mem:D_mem\|mem~1163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685148 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1259 " "Latch d_mem:D_mem\|mem~1259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685148 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1099 " "Latch d_mem:D_mem\|mem~1099 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685148 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1067 " "Latch d_mem:D_mem\|mem~1067 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685148 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1035 " "Latch d_mem:D_mem\|mem~1035 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685148 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1131 " "Latch d_mem:D_mem\|mem~1131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685148 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1451 " "Latch d_mem:D_mem\|mem~1451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685148 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1483 " "Latch d_mem:D_mem\|mem~1483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685149 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1419 " "Latch d_mem:D_mem\|mem~1419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685149 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1515 " "Latch d_mem:D_mem\|mem~1515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685149 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~203 " "Latch d_mem:D_mem\|mem~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685149 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~171 " "Latch d_mem:D_mem\|mem~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685149 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~139 " "Latch d_mem:D_mem\|mem~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685149 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~235 " "Latch d_mem:D_mem\|mem~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685149 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~299 " "Latch d_mem:D_mem\|mem~299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685149 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~331 " "Latch d_mem:D_mem\|mem~331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685149 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~267 " "Latch d_mem:D_mem\|mem~267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685150 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~363 " "Latch d_mem:D_mem\|mem~363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685150 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~43 " "Latch d_mem:D_mem\|mem~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685150 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~75 " "Latch d_mem:D_mem\|mem~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685150 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~11 " "Latch d_mem:D_mem\|mem~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685150 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~107 " "Latch d_mem:D_mem\|mem~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685150 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~459 " "Latch d_mem:D_mem\|mem~459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685150 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~427 " "Latch d_mem:D_mem\|mem~427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685150 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~395 " "Latch d_mem:D_mem\|mem~395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685150 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~491 " "Latch d_mem:D_mem\|mem~491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685150 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1739 " "Latch d_mem:D_mem\|mem~1739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685151 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1867 " "Latch d_mem:D_mem\|mem~1867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685151 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1611 " "Latch d_mem:D_mem\|mem~1611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685151 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1995 " "Latch d_mem:D_mem\|mem~1995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685151 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1835 " "Latch d_mem:D_mem\|mem~1835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685151 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1707 " "Latch d_mem:D_mem\|mem~1707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685151 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1579 " "Latch d_mem:D_mem\|mem~1579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685151 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1963 " "Latch d_mem:D_mem\|mem~1963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685151 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1675 " "Latch d_mem:D_mem\|mem~1675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685151 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1803 " "Latch d_mem:D_mem\|mem~1803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685152 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1547 " "Latch d_mem:D_mem\|mem~1547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685152 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1931 " "Latch d_mem:D_mem\|mem~1931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685152 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1899 " "Latch d_mem:D_mem\|mem~1899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685152 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1771 " "Latch d_mem:D_mem\|mem~1771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685152 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1643 " "Latch d_mem:D_mem\|mem~1643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685152 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2027 " "Latch d_mem:D_mem\|mem~2027 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685152 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1356 " "Latch d_mem:D_mem\|mem~1356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685152 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1324 " "Latch d_mem:D_mem\|mem~1324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685152 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1292 " "Latch d_mem:D_mem\|mem~1292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685152 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1388 " "Latch d_mem:D_mem\|mem~1388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685153 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1196 " "Latch d_mem:D_mem\|mem~1196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685153 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1228 " "Latch d_mem:D_mem\|mem~1228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685153 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1164 " "Latch d_mem:D_mem\|mem~1164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685153 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1260 " "Latch d_mem:D_mem\|mem~1260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685153 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1100 " "Latch d_mem:D_mem\|mem~1100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685153 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1068 " "Latch d_mem:D_mem\|mem~1068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685153 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1036 " "Latch d_mem:D_mem\|mem~1036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685153 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1132 " "Latch d_mem:D_mem\|mem~1132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685153 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1452 " "Latch d_mem:D_mem\|mem~1452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685153 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1484 " "Latch d_mem:D_mem\|mem~1484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685153 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1420 " "Latch d_mem:D_mem\|mem~1420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685154 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1516 " "Latch d_mem:D_mem\|mem~1516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685154 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~684 " "Latch d_mem:D_mem\|mem~684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685154 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~812 " "Latch d_mem:D_mem\|mem~812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685154 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~556 " "Latch d_mem:D_mem\|mem~556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685154 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~940 " "Latch d_mem:D_mem\|mem~940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685154 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~844 " "Latch d_mem:D_mem\|mem~844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685154 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~716 " "Latch d_mem:D_mem\|mem~716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685154 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~588 " "Latch d_mem:D_mem\|mem~588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685154 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~972 " "Latch d_mem:D_mem\|mem~972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685154 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~780 " "Latch d_mem:D_mem\|mem~780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685155 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~652 " "Latch d_mem:D_mem\|mem~652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685155 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~524 " "Latch d_mem:D_mem\|mem~524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685155 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~908 " "Latch d_mem:D_mem\|mem~908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685155 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~748 " "Latch d_mem:D_mem\|mem~748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685155 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~876 " "Latch d_mem:D_mem\|mem~876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685155 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~620 " "Latch d_mem:D_mem\|mem~620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685155 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1004 " "Latch d_mem:D_mem\|mem~1004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685155 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~204 " "Latch d_mem:D_mem\|mem~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685155 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~172 " "Latch d_mem:D_mem\|mem~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685155 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~140 " "Latch d_mem:D_mem\|mem~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685155 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~236 " "Latch d_mem:D_mem\|mem~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685156 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~300 " "Latch d_mem:D_mem\|mem~300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685156 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~332 " "Latch d_mem:D_mem\|mem~332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685156 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~268 " "Latch d_mem:D_mem\|mem~268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685156 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~364 " "Latch d_mem:D_mem\|mem~364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685156 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~44 " "Latch d_mem:D_mem\|mem~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685156 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~76 " "Latch d_mem:D_mem\|mem~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685156 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~12 " "Latch d_mem:D_mem\|mem~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685156 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~108 " "Latch d_mem:D_mem\|mem~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685156 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~460 " "Latch d_mem:D_mem\|mem~460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685156 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~428 " "Latch d_mem:D_mem\|mem~428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685156 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~396 " "Latch d_mem:D_mem\|mem~396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685157 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~492 " "Latch d_mem:D_mem\|mem~492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685157 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1740 " "Latch d_mem:D_mem\|mem~1740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685157 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1868 " "Latch d_mem:D_mem\|mem~1868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685157 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1612 " "Latch d_mem:D_mem\|mem~1612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685157 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1996 " "Latch d_mem:D_mem\|mem~1996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685157 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1836 " "Latch d_mem:D_mem\|mem~1836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685157 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1708 " "Latch d_mem:D_mem\|mem~1708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685157 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1580 " "Latch d_mem:D_mem\|mem~1580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685157 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1964 " "Latch d_mem:D_mem\|mem~1964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685157 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1676 " "Latch d_mem:D_mem\|mem~1676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685157 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1804 " "Latch d_mem:D_mem\|mem~1804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685158 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1548 " "Latch d_mem:D_mem\|mem~1548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685158 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1932 " "Latch d_mem:D_mem\|mem~1932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685158 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1900 " "Latch d_mem:D_mem\|mem~1900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685158 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1772 " "Latch d_mem:D_mem\|mem~1772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685158 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1644 " "Latch d_mem:D_mem\|mem~1644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685158 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2028 " "Latch d_mem:D_mem\|mem~2028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685158 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~685 " "Latch d_mem:D_mem\|mem~685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685158 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~813 " "Latch d_mem:D_mem\|mem~813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685158 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~557 " "Latch d_mem:D_mem\|mem~557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685158 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~941 " "Latch d_mem:D_mem\|mem~941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685158 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~845 " "Latch d_mem:D_mem\|mem~845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685159 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~717 " "Latch d_mem:D_mem\|mem~717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685159 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~589 " "Latch d_mem:D_mem\|mem~589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685159 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~973 " "Latch d_mem:D_mem\|mem~973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685159 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~781 " "Latch d_mem:D_mem\|mem~781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685159 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~653 " "Latch d_mem:D_mem\|mem~653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685159 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~525 " "Latch d_mem:D_mem\|mem~525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685159 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~909 " "Latch d_mem:D_mem\|mem~909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685159 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~749 " "Latch d_mem:D_mem\|mem~749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685159 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~877 " "Latch d_mem:D_mem\|mem~877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685159 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~621 " "Latch d_mem:D_mem\|mem~621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685159 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1005 " "Latch d_mem:D_mem\|mem~1005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685160 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1357 " "Latch d_mem:D_mem\|mem~1357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685160 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1325 " "Latch d_mem:D_mem\|mem~1325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685160 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1293 " "Latch d_mem:D_mem\|mem~1293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685160 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1389 " "Latch d_mem:D_mem\|mem~1389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685160 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1197 " "Latch d_mem:D_mem\|mem~1197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685160 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1229 " "Latch d_mem:D_mem\|mem~1229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685160 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1165 " "Latch d_mem:D_mem\|mem~1165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685160 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1261 " "Latch d_mem:D_mem\|mem~1261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685160 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1101 " "Latch d_mem:D_mem\|mem~1101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685160 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1069 " "Latch d_mem:D_mem\|mem~1069 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685161 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1037 " "Latch d_mem:D_mem\|mem~1037 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685161 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1133 " "Latch d_mem:D_mem\|mem~1133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685161 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1453 " "Latch d_mem:D_mem\|mem~1453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685161 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1485 " "Latch d_mem:D_mem\|mem~1485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685161 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1421 " "Latch d_mem:D_mem\|mem~1421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685161 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1517 " "Latch d_mem:D_mem\|mem~1517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685161 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~205 " "Latch d_mem:D_mem\|mem~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685161 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~173 " "Latch d_mem:D_mem\|mem~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685161 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~141 " "Latch d_mem:D_mem\|mem~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685161 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~237 " "Latch d_mem:D_mem\|mem~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685161 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~301 " "Latch d_mem:D_mem\|mem~301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685162 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~333 " "Latch d_mem:D_mem\|mem~333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685162 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~269 " "Latch d_mem:D_mem\|mem~269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685162 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~365 " "Latch d_mem:D_mem\|mem~365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685162 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~45 " "Latch d_mem:D_mem\|mem~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685162 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~77 " "Latch d_mem:D_mem\|mem~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685162 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~13 " "Latch d_mem:D_mem\|mem~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685162 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~109 " "Latch d_mem:D_mem\|mem~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685162 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~461 " "Latch d_mem:D_mem\|mem~461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685162 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~429 " "Latch d_mem:D_mem\|mem~429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685162 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~397 " "Latch d_mem:D_mem\|mem~397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685163 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~493 " "Latch d_mem:D_mem\|mem~493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685163 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1741 " "Latch d_mem:D_mem\|mem~1741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685163 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1869 " "Latch d_mem:D_mem\|mem~1869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685163 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1613 " "Latch d_mem:D_mem\|mem~1613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685163 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1997 " "Latch d_mem:D_mem\|mem~1997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685163 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1837 " "Latch d_mem:D_mem\|mem~1837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685163 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1709 " "Latch d_mem:D_mem\|mem~1709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685163 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1581 " "Latch d_mem:D_mem\|mem~1581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685163 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1965 " "Latch d_mem:D_mem\|mem~1965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685163 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1677 " "Latch d_mem:D_mem\|mem~1677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685164 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1805 " "Latch d_mem:D_mem\|mem~1805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685164 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1549 " "Latch d_mem:D_mem\|mem~1549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685164 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1933 " "Latch d_mem:D_mem\|mem~1933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685164 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1901 " "Latch d_mem:D_mem\|mem~1901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685164 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1773 " "Latch d_mem:D_mem\|mem~1773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685164 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1645 " "Latch d_mem:D_mem\|mem~1645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685164 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2029 " "Latch d_mem:D_mem\|mem~2029 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685164 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1358 " "Latch d_mem:D_mem\|mem~1358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685164 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1326 " "Latch d_mem:D_mem\|mem~1326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685164 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1294 " "Latch d_mem:D_mem\|mem~1294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685165 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1390 " "Latch d_mem:D_mem\|mem~1390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685165 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1198 " "Latch d_mem:D_mem\|mem~1198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685165 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1230 " "Latch d_mem:D_mem\|mem~1230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685165 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1166 " "Latch d_mem:D_mem\|mem~1166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685165 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1262 " "Latch d_mem:D_mem\|mem~1262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685165 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1102 " "Latch d_mem:D_mem\|mem~1102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685165 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1070 " "Latch d_mem:D_mem\|mem~1070 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685165 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1038 " "Latch d_mem:D_mem\|mem~1038 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685165 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1134 " "Latch d_mem:D_mem\|mem~1134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685166 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1454 " "Latch d_mem:D_mem\|mem~1454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685166 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1486 " "Latch d_mem:D_mem\|mem~1486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685166 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1422 " "Latch d_mem:D_mem\|mem~1422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685166 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1518 " "Latch d_mem:D_mem\|mem~1518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685166 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~686 " "Latch d_mem:D_mem\|mem~686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685166 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~814 " "Latch d_mem:D_mem\|mem~814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685166 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~558 " "Latch d_mem:D_mem\|mem~558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685166 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~942 " "Latch d_mem:D_mem\|mem~942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685166 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~846 " "Latch d_mem:D_mem\|mem~846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685167 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~718 " "Latch d_mem:D_mem\|mem~718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685167 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~590 " "Latch d_mem:D_mem\|mem~590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685167 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~974 " "Latch d_mem:D_mem\|mem~974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685167 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~782 " "Latch d_mem:D_mem\|mem~782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685167 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~654 " "Latch d_mem:D_mem\|mem~654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685167 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~526 " "Latch d_mem:D_mem\|mem~526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685167 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~910 " "Latch d_mem:D_mem\|mem~910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685167 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~750 " "Latch d_mem:D_mem\|mem~750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685167 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~878 " "Latch d_mem:D_mem\|mem~878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685167 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~622 " "Latch d_mem:D_mem\|mem~622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685168 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1006 " "Latch d_mem:D_mem\|mem~1006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685168 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~206 " "Latch d_mem:D_mem\|mem~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685168 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~174 " "Latch d_mem:D_mem\|mem~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685168 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~142 " "Latch d_mem:D_mem\|mem~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685168 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~238 " "Latch d_mem:D_mem\|mem~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685168 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~302 " "Latch d_mem:D_mem\|mem~302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685168 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~334 " "Latch d_mem:D_mem\|mem~334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685168 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~270 " "Latch d_mem:D_mem\|mem~270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685168 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~366 " "Latch d_mem:D_mem\|mem~366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685168 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~46 " "Latch d_mem:D_mem\|mem~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685169 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~78 " "Latch d_mem:D_mem\|mem~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685169 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~14 " "Latch d_mem:D_mem\|mem~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685169 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~110 " "Latch d_mem:D_mem\|mem~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685169 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~462 " "Latch d_mem:D_mem\|mem~462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685169 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~430 " "Latch d_mem:D_mem\|mem~430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685169 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~398 " "Latch d_mem:D_mem\|mem~398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685169 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~494 " "Latch d_mem:D_mem\|mem~494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685169 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1742 " "Latch d_mem:D_mem\|mem~1742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685169 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1870 " "Latch d_mem:D_mem\|mem~1870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685170 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1614 " "Latch d_mem:D_mem\|mem~1614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685170 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1998 " "Latch d_mem:D_mem\|mem~1998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685170 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1838 " "Latch d_mem:D_mem\|mem~1838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685170 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1710 " "Latch d_mem:D_mem\|mem~1710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685170 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1582 " "Latch d_mem:D_mem\|mem~1582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685170 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1966 " "Latch d_mem:D_mem\|mem~1966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685170 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1678 " "Latch d_mem:D_mem\|mem~1678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685170 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1806 " "Latch d_mem:D_mem\|mem~1806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685170 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1550 " "Latch d_mem:D_mem\|mem~1550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685170 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1934 " "Latch d_mem:D_mem\|mem~1934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685171 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1902 " "Latch d_mem:D_mem\|mem~1902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685171 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1774 " "Latch d_mem:D_mem\|mem~1774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685171 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1646 " "Latch d_mem:D_mem\|mem~1646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685171 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2030 " "Latch d_mem:D_mem\|mem~2030 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685171 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~687 " "Latch d_mem:D_mem\|mem~687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685171 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~815 " "Latch d_mem:D_mem\|mem~815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685171 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~559 " "Latch d_mem:D_mem\|mem~559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685171 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~943 " "Latch d_mem:D_mem\|mem~943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685171 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~847 " "Latch d_mem:D_mem\|mem~847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685171 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~719 " "Latch d_mem:D_mem\|mem~719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685171 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~591 " "Latch d_mem:D_mem\|mem~591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685172 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~975 " "Latch d_mem:D_mem\|mem~975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685172 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~783 " "Latch d_mem:D_mem\|mem~783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685172 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~655 " "Latch d_mem:D_mem\|mem~655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685172 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~527 " "Latch d_mem:D_mem\|mem~527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685172 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~911 " "Latch d_mem:D_mem\|mem~911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685172 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~751 " "Latch d_mem:D_mem\|mem~751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685172 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~879 " "Latch d_mem:D_mem\|mem~879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685172 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~623 " "Latch d_mem:D_mem\|mem~623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685172 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1007 " "Latch d_mem:D_mem\|mem~1007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685172 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1359 " "Latch d_mem:D_mem\|mem~1359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685173 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1327 " "Latch d_mem:D_mem\|mem~1327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685173 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1295 " "Latch d_mem:D_mem\|mem~1295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685173 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1391 " "Latch d_mem:D_mem\|mem~1391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685173 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1199 " "Latch d_mem:D_mem\|mem~1199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685173 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1231 " "Latch d_mem:D_mem\|mem~1231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685173 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1167 " "Latch d_mem:D_mem\|mem~1167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685173 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1263 " "Latch d_mem:D_mem\|mem~1263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685173 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1103 " "Latch d_mem:D_mem\|mem~1103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685173 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1071 " "Latch d_mem:D_mem\|mem~1071 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685174 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1039 " "Latch d_mem:D_mem\|mem~1039 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685174 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1135 " "Latch d_mem:D_mem\|mem~1135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685174 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1455 " "Latch d_mem:D_mem\|mem~1455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685174 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1487 " "Latch d_mem:D_mem\|mem~1487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685174 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1423 " "Latch d_mem:D_mem\|mem~1423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685174 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1519 " "Latch d_mem:D_mem\|mem~1519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685174 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~207 " "Latch d_mem:D_mem\|mem~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685174 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~175 " "Latch d_mem:D_mem\|mem~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685174 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~143 " "Latch d_mem:D_mem\|mem~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685175 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~239 " "Latch d_mem:D_mem\|mem~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685175 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~303 " "Latch d_mem:D_mem\|mem~303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685175 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~335 " "Latch d_mem:D_mem\|mem~335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685175 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~271 " "Latch d_mem:D_mem\|mem~271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685175 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~367 " "Latch d_mem:D_mem\|mem~367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685175 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~47 " "Latch d_mem:D_mem\|mem~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685175 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~79 " "Latch d_mem:D_mem\|mem~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685175 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~15 " "Latch d_mem:D_mem\|mem~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685175 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~111 " "Latch d_mem:D_mem\|mem~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685175 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~463 " "Latch d_mem:D_mem\|mem~463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685176 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~431 " "Latch d_mem:D_mem\|mem~431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685176 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~399 " "Latch d_mem:D_mem\|mem~399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685176 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~495 " "Latch d_mem:D_mem\|mem~495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685176 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1743 " "Latch d_mem:D_mem\|mem~1743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685176 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1871 " "Latch d_mem:D_mem\|mem~1871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685176 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1615 " "Latch d_mem:D_mem\|mem~1615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685176 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1999 " "Latch d_mem:D_mem\|mem~1999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685176 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1839 " "Latch d_mem:D_mem\|mem~1839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685176 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1711 " "Latch d_mem:D_mem\|mem~1711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685177 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1583 " "Latch d_mem:D_mem\|mem~1583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685177 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1967 " "Latch d_mem:D_mem\|mem~1967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685177 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1679 " "Latch d_mem:D_mem\|mem~1679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685177 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1807 " "Latch d_mem:D_mem\|mem~1807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685177 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1551 " "Latch d_mem:D_mem\|mem~1551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685177 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1935 " "Latch d_mem:D_mem\|mem~1935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685177 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1903 " "Latch d_mem:D_mem\|mem~1903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685177 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1775 " "Latch d_mem:D_mem\|mem~1775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685177 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1647 " "Latch d_mem:D_mem\|mem~1647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685177 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2031 " "Latch d_mem:D_mem\|mem~2031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685177 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1360 " "Latch d_mem:D_mem\|mem~1360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685178 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1328 " "Latch d_mem:D_mem\|mem~1328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685178 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1296 " "Latch d_mem:D_mem\|mem~1296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685178 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1392 " "Latch d_mem:D_mem\|mem~1392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685178 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1200 " "Latch d_mem:D_mem\|mem~1200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685178 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1232 " "Latch d_mem:D_mem\|mem~1232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685178 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1168 " "Latch d_mem:D_mem\|mem~1168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685178 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1264 " "Latch d_mem:D_mem\|mem~1264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685178 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1104 " "Latch d_mem:D_mem\|mem~1104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685178 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1072 " "Latch d_mem:D_mem\|mem~1072 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685178 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1040 " "Latch d_mem:D_mem\|mem~1040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685178 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1136 " "Latch d_mem:D_mem\|mem~1136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685179 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1456 " "Latch d_mem:D_mem\|mem~1456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685179 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1488 " "Latch d_mem:D_mem\|mem~1488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685179 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1424 " "Latch d_mem:D_mem\|mem~1424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685179 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1520 " "Latch d_mem:D_mem\|mem~1520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685179 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~688 " "Latch d_mem:D_mem\|mem~688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685179 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~816 " "Latch d_mem:D_mem\|mem~816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685179 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~560 " "Latch d_mem:D_mem\|mem~560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685179 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~944 " "Latch d_mem:D_mem\|mem~944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685179 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~848 " "Latch d_mem:D_mem\|mem~848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685179 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~720 " "Latch d_mem:D_mem\|mem~720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685179 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~592 " "Latch d_mem:D_mem\|mem~592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685180 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~976 " "Latch d_mem:D_mem\|mem~976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685180 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~784 " "Latch d_mem:D_mem\|mem~784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685180 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~656 " "Latch d_mem:D_mem\|mem~656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685180 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~528 " "Latch d_mem:D_mem\|mem~528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685180 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~912 " "Latch d_mem:D_mem\|mem~912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685180 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~752 " "Latch d_mem:D_mem\|mem~752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685180 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~880 " "Latch d_mem:D_mem\|mem~880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685180 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~624 " "Latch d_mem:D_mem\|mem~624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685180 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1008 " "Latch d_mem:D_mem\|mem~1008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685180 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~208 " "Latch d_mem:D_mem\|mem~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685180 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~176 " "Latch d_mem:D_mem\|mem~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685181 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~144 " "Latch d_mem:D_mem\|mem~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685181 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~240 " "Latch d_mem:D_mem\|mem~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685181 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~304 " "Latch d_mem:D_mem\|mem~304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685181 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~336 " "Latch d_mem:D_mem\|mem~336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685181 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~272 " "Latch d_mem:D_mem\|mem~272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685181 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~368 " "Latch d_mem:D_mem\|mem~368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685181 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~48 " "Latch d_mem:D_mem\|mem~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685181 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~80 " "Latch d_mem:D_mem\|mem~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685181 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~16 " "Latch d_mem:D_mem\|mem~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685181 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~112 " "Latch d_mem:D_mem\|mem~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685182 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~464 " "Latch d_mem:D_mem\|mem~464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685182 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~432 " "Latch d_mem:D_mem\|mem~432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685182 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~400 " "Latch d_mem:D_mem\|mem~400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685182 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~496 " "Latch d_mem:D_mem\|mem~496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685182 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1744 " "Latch d_mem:D_mem\|mem~1744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685182 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1872 " "Latch d_mem:D_mem\|mem~1872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685182 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1616 " "Latch d_mem:D_mem\|mem~1616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685182 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2000 " "Latch d_mem:D_mem\|mem~2000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685182 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1840 " "Latch d_mem:D_mem\|mem~1840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685182 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1712 " "Latch d_mem:D_mem\|mem~1712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685183 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1584 " "Latch d_mem:D_mem\|mem~1584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685183 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1968 " "Latch d_mem:D_mem\|mem~1968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685183 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1680 " "Latch d_mem:D_mem\|mem~1680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685183 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1808 " "Latch d_mem:D_mem\|mem~1808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685183 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1552 " "Latch d_mem:D_mem\|mem~1552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685183 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1936 " "Latch d_mem:D_mem\|mem~1936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685183 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1904 " "Latch d_mem:D_mem\|mem~1904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685183 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1776 " "Latch d_mem:D_mem\|mem~1776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685183 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1648 " "Latch d_mem:D_mem\|mem~1648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685183 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2032 " "Latch d_mem:D_mem\|mem~2032 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685183 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~721 " "Latch d_mem:D_mem\|mem~721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685184 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1233 " "Latch d_mem:D_mem\|mem~1233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685184 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~209 " "Latch d_mem:D_mem\|mem~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685184 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1745 " "Latch d_mem:D_mem\|mem~1745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685184 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1361 " "Latch d_mem:D_mem\|mem~1361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685184 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~849 " "Latch d_mem:D_mem\|mem~849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685184 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~337 " "Latch d_mem:D_mem\|mem~337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685184 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1873 " "Latch d_mem:D_mem\|mem~1873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685184 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1105 " "Latch d_mem:D_mem\|mem~1105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685184 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~593 " "Latch d_mem:D_mem\|mem~593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685184 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~81 " "Latch d_mem:D_mem\|mem~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685185 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1617 " "Latch d_mem:D_mem\|mem~1617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685185 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~977 " "Latch d_mem:D_mem\|mem~977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685185 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1489 " "Latch d_mem:D_mem\|mem~1489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685185 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~465 " "Latch d_mem:D_mem\|mem~465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685185 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2001 " "Latch d_mem:D_mem\|mem~2001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685185 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1329 " "Latch d_mem:D_mem\|mem~1329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685185 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~817 " "Latch d_mem:D_mem\|mem~817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685185 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~305 " "Latch d_mem:D_mem\|mem~305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685185 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1841 " "Latch d_mem:D_mem\|mem~1841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685185 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~689 " "Latch d_mem:D_mem\|mem~689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685185 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1201 " "Latch d_mem:D_mem\|mem~1201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685186 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~177 " "Latch d_mem:D_mem\|mem~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685186 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1713 " "Latch d_mem:D_mem\|mem~1713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685186 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1073 " "Latch d_mem:D_mem\|mem~1073 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685186 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~561 " "Latch d_mem:D_mem\|mem~561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685186 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~49 " "Latch d_mem:D_mem\|mem~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685186 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1585 " "Latch d_mem:D_mem\|mem~1585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685186 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~945 " "Latch d_mem:D_mem\|mem~945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685186 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1457 " "Latch d_mem:D_mem\|mem~1457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685186 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~433 " "Latch d_mem:D_mem\|mem~433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685186 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1969 " "Latch d_mem:D_mem\|mem~1969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685186 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~657 " "Latch d_mem:D_mem\|mem~657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685187 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1169 " "Latch d_mem:D_mem\|mem~1169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685187 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~145 " "Latch d_mem:D_mem\|mem~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685187 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1681 " "Latch d_mem:D_mem\|mem~1681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685187 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1297 " "Latch d_mem:D_mem\|mem~1297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685187 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~785 " "Latch d_mem:D_mem\|mem~785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685187 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~273 " "Latch d_mem:D_mem\|mem~273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685187 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1809 " "Latch d_mem:D_mem\|mem~1809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685187 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1041 " "Latch d_mem:D_mem\|mem~1041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685187 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~529 " "Latch d_mem:D_mem\|mem~529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685187 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~17 " "Latch d_mem:D_mem\|mem~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685187 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1553 " "Latch d_mem:D_mem\|mem~1553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685188 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~913 " "Latch d_mem:D_mem\|mem~913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685188 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1425 " "Latch d_mem:D_mem\|mem~1425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685188 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~401 " "Latch d_mem:D_mem\|mem~401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685188 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1937 " "Latch d_mem:D_mem\|mem~1937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685188 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1393 " "Latch d_mem:D_mem\|mem~1393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685188 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~881 " "Latch d_mem:D_mem\|mem~881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685188 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~369 " "Latch d_mem:D_mem\|mem~369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685188 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1905 " "Latch d_mem:D_mem\|mem~1905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685188 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~753 " "Latch d_mem:D_mem\|mem~753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685188 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1265 " "Latch d_mem:D_mem\|mem~1265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685188 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~241 " "Latch d_mem:D_mem\|mem~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685189 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1777 " "Latch d_mem:D_mem\|mem~1777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685189 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1137 " "Latch d_mem:D_mem\|mem~1137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685189 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~625 " "Latch d_mem:D_mem\|mem~625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685189 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~113 " "Latch d_mem:D_mem\|mem~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685189 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1649 " "Latch d_mem:D_mem\|mem~1649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685189 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1009 " "Latch d_mem:D_mem\|mem~1009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685189 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1521 " "Latch d_mem:D_mem\|mem~1521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685189 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~497 " "Latch d_mem:D_mem\|mem~497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685189 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2033 " "Latch d_mem:D_mem\|mem~2033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685189 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~818 " "Latch d_mem:D_mem\|mem~818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685190 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1330 " "Latch d_mem:D_mem\|mem~1330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685190 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~306 " "Latch d_mem:D_mem\|mem~306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685190 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1842 " "Latch d_mem:D_mem\|mem~1842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685190 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1362 " "Latch d_mem:D_mem\|mem~1362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685190 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~850 " "Latch d_mem:D_mem\|mem~850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685190 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~338 " "Latch d_mem:D_mem\|mem~338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685190 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1874 " "Latch d_mem:D_mem\|mem~1874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685190 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1298 " "Latch d_mem:D_mem\|mem~1298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685190 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~786 " "Latch d_mem:D_mem\|mem~786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685190 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~274 " "Latch d_mem:D_mem\|mem~274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685190 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1810 " "Latch d_mem:D_mem\|mem~1810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685191 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~882 " "Latch d_mem:D_mem\|mem~882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685191 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1394 " "Latch d_mem:D_mem\|mem~1394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685191 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~370 " "Latch d_mem:D_mem\|mem~370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685191 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1906 " "Latch d_mem:D_mem\|mem~1906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685191 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1234 " "Latch d_mem:D_mem\|mem~1234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685191 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~722 " "Latch d_mem:D_mem\|mem~722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685191 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~210 " "Latch d_mem:D_mem\|mem~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685191 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1746 " "Latch d_mem:D_mem\|mem~1746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685191 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~690 " "Latch d_mem:D_mem\|mem~690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685191 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1202 " "Latch d_mem:D_mem\|mem~1202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685191 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~178 " "Latch d_mem:D_mem\|mem~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685192 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1714 " "Latch d_mem:D_mem\|mem~1714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685192 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1170 " "Latch d_mem:D_mem\|mem~1170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685192 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~658 " "Latch d_mem:D_mem\|mem~658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685192 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~146 " "Latch d_mem:D_mem\|mem~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685192 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1682 " "Latch d_mem:D_mem\|mem~1682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685192 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~754 " "Latch d_mem:D_mem\|mem~754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685192 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1266 " "Latch d_mem:D_mem\|mem~1266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685192 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~242 " "Latch d_mem:D_mem\|mem~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685192 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1778 " "Latch d_mem:D_mem\|mem~1778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685192 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~562 " "Latch d_mem:D_mem\|mem~562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685192 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1074 " "Latch d_mem:D_mem\|mem~1074 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685193 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~50 " "Latch d_mem:D_mem\|mem~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685193 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1586 " "Latch d_mem:D_mem\|mem~1586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685193 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1106 " "Latch d_mem:D_mem\|mem~1106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685193 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~594 " "Latch d_mem:D_mem\|mem~594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685193 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~82 " "Latch d_mem:D_mem\|mem~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685193 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1618 " "Latch d_mem:D_mem\|mem~1618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685193 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1042 " "Latch d_mem:D_mem\|mem~1042 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685193 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~530 " "Latch d_mem:D_mem\|mem~530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685193 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~18 " "Latch d_mem:D_mem\|mem~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685193 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1554 " "Latch d_mem:D_mem\|mem~1554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685194 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~626 " "Latch d_mem:D_mem\|mem~626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685194 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1138 " "Latch d_mem:D_mem\|mem~1138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685194 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~114 " "Latch d_mem:D_mem\|mem~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685194 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1650 " "Latch d_mem:D_mem\|mem~1650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685194 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1490 " "Latch d_mem:D_mem\|mem~1490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685194 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~978 " "Latch d_mem:D_mem\|mem~978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685194 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~466 " "Latch d_mem:D_mem\|mem~466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685194 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2002 " "Latch d_mem:D_mem\|mem~2002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685194 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~946 " "Latch d_mem:D_mem\|mem~946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685194 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1458 " "Latch d_mem:D_mem\|mem~1458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685195 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~434 " "Latch d_mem:D_mem\|mem~434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685195 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1970 " "Latch d_mem:D_mem\|mem~1970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685195 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1426 " "Latch d_mem:D_mem\|mem~1426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685195 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~914 " "Latch d_mem:D_mem\|mem~914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685195 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~402 " "Latch d_mem:D_mem\|mem~402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685195 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1938 " "Latch d_mem:D_mem\|mem~1938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685195 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1010 " "Latch d_mem:D_mem\|mem~1010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685195 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1522 " "Latch d_mem:D_mem\|mem~1522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685195 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~498 " "Latch d_mem:D_mem\|mem~498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685195 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2034 " "Latch d_mem:D_mem\|mem~2034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685195 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~691 " "Latch d_mem:D_mem\|mem~691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685196 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~819 " "Latch d_mem:D_mem\|mem~819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685196 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~563 " "Latch d_mem:D_mem\|mem~563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685196 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~947 " "Latch d_mem:D_mem\|mem~947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685196 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~851 " "Latch d_mem:D_mem\|mem~851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685196 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~723 " "Latch d_mem:D_mem\|mem~723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685196 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~595 " "Latch d_mem:D_mem\|mem~595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685196 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~979 " "Latch d_mem:D_mem\|mem~979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685196 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~787 " "Latch d_mem:D_mem\|mem~787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685196 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~659 " "Latch d_mem:D_mem\|mem~659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685196 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~531 " "Latch d_mem:D_mem\|mem~531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685197 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~915 " "Latch d_mem:D_mem\|mem~915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685197 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~755 " "Latch d_mem:D_mem\|mem~755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685197 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~883 " "Latch d_mem:D_mem\|mem~883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685197 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~627 " "Latch d_mem:D_mem\|mem~627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685197 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1011 " "Latch d_mem:D_mem\|mem~1011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685197 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1363 " "Latch d_mem:D_mem\|mem~1363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685197 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1331 " "Latch d_mem:D_mem\|mem~1331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685197 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1299 " "Latch d_mem:D_mem\|mem~1299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685197 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1395 " "Latch d_mem:D_mem\|mem~1395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685197 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1203 " "Latch d_mem:D_mem\|mem~1203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685197 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1235 " "Latch d_mem:D_mem\|mem~1235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685198 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1171 " "Latch d_mem:D_mem\|mem~1171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685198 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1267 " "Latch d_mem:D_mem\|mem~1267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685198 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1107 " "Latch d_mem:D_mem\|mem~1107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685198 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1075 " "Latch d_mem:D_mem\|mem~1075 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685198 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1043 " "Latch d_mem:D_mem\|mem~1043 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685198 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1139 " "Latch d_mem:D_mem\|mem~1139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685198 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1459 " "Latch d_mem:D_mem\|mem~1459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685198 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1491 " "Latch d_mem:D_mem\|mem~1491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685198 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1427 " "Latch d_mem:D_mem\|mem~1427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685198 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1523 " "Latch d_mem:D_mem\|mem~1523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685199 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~211 " "Latch d_mem:D_mem\|mem~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685199 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~179 " "Latch d_mem:D_mem\|mem~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685199 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~147 " "Latch d_mem:D_mem\|mem~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685199 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~243 " "Latch d_mem:D_mem\|mem~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685199 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~307 " "Latch d_mem:D_mem\|mem~307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685199 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~339 " "Latch d_mem:D_mem\|mem~339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685199 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~275 " "Latch d_mem:D_mem\|mem~275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685199 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~371 " "Latch d_mem:D_mem\|mem~371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685199 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~51 " "Latch d_mem:D_mem\|mem~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685199 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~83 " "Latch d_mem:D_mem\|mem~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685200 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~19 " "Latch d_mem:D_mem\|mem~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685200 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~115 " "Latch d_mem:D_mem\|mem~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685200 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~467 " "Latch d_mem:D_mem\|mem~467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685200 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~435 " "Latch d_mem:D_mem\|mem~435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685200 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~403 " "Latch d_mem:D_mem\|mem~403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685200 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~499 " "Latch d_mem:D_mem\|mem~499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685200 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1747 " "Latch d_mem:D_mem\|mem~1747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685200 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1875 " "Latch d_mem:D_mem\|mem~1875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685200 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1619 " "Latch d_mem:D_mem\|mem~1619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685200 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2003 " "Latch d_mem:D_mem\|mem~2003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685200 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1843 " "Latch d_mem:D_mem\|mem~1843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685200 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1715 " "Latch d_mem:D_mem\|mem~1715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685201 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1587 " "Latch d_mem:D_mem\|mem~1587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685201 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1971 " "Latch d_mem:D_mem\|mem~1971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685201 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1683 " "Latch d_mem:D_mem\|mem~1683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685201 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1811 " "Latch d_mem:D_mem\|mem~1811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685201 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1555 " "Latch d_mem:D_mem\|mem~1555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685201 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1939 " "Latch d_mem:D_mem\|mem~1939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685201 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1907 " "Latch d_mem:D_mem\|mem~1907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685201 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1779 " "Latch d_mem:D_mem\|mem~1779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685201 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1651 " "Latch d_mem:D_mem\|mem~1651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685201 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2035 " "Latch d_mem:D_mem\|mem~2035 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685202 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1332 " "Latch d_mem:D_mem\|mem~1332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685202 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~820 " "Latch d_mem:D_mem\|mem~820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685202 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~308 " "Latch d_mem:D_mem\|mem~308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685202 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1844 " "Latch d_mem:D_mem\|mem~1844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685202 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~692 " "Latch d_mem:D_mem\|mem~692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685202 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1204 " "Latch d_mem:D_mem\|mem~1204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685202 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~180 " "Latch d_mem:D_mem\|mem~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685202 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1716 " "Latch d_mem:D_mem\|mem~1716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685202 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1076 " "Latch d_mem:D_mem\|mem~1076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685202 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~564 " "Latch d_mem:D_mem\|mem~564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685202 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~52 " "Latch d_mem:D_mem\|mem~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685203 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1588 " "Latch d_mem:D_mem\|mem~1588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685203 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~948 " "Latch d_mem:D_mem\|mem~948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685203 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1460 " "Latch d_mem:D_mem\|mem~1460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685203 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~436 " "Latch d_mem:D_mem\|mem~436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685203 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1972 " "Latch d_mem:D_mem\|mem~1972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685203 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~724 " "Latch d_mem:D_mem\|mem~724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685203 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1236 " "Latch d_mem:D_mem\|mem~1236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685203 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~212 " "Latch d_mem:D_mem\|mem~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685203 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1748 " "Latch d_mem:D_mem\|mem~1748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685204 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1364 " "Latch d_mem:D_mem\|mem~1364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685204 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~852 " "Latch d_mem:D_mem\|mem~852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685204 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~340 " "Latch d_mem:D_mem\|mem~340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685204 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1876 " "Latch d_mem:D_mem\|mem~1876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685204 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1108 " "Latch d_mem:D_mem\|mem~1108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685204 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~596 " "Latch d_mem:D_mem\|mem~596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685204 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~84 " "Latch d_mem:D_mem\|mem~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685204 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1620 " "Latch d_mem:D_mem\|mem~1620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685204 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~980 " "Latch d_mem:D_mem\|mem~980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685204 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1492 " "Latch d_mem:D_mem\|mem~1492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685205 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~468 " "Latch d_mem:D_mem\|mem~468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685205 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2004 " "Latch d_mem:D_mem\|mem~2004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685205 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~660 " "Latch d_mem:D_mem\|mem~660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685205 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1172 " "Latch d_mem:D_mem\|mem~1172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685205 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~148 " "Latch d_mem:D_mem\|mem~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685205 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1684 " "Latch d_mem:D_mem\|mem~1684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685205 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1300 " "Latch d_mem:D_mem\|mem~1300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685205 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~788 " "Latch d_mem:D_mem\|mem~788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685205 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~276 " "Latch d_mem:D_mem\|mem~276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685206 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1812 " "Latch d_mem:D_mem\|mem~1812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685206 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1044 " "Latch d_mem:D_mem\|mem~1044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685206 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~532 " "Latch d_mem:D_mem\|mem~532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685206 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~20 " "Latch d_mem:D_mem\|mem~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685206 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1556 " "Latch d_mem:D_mem\|mem~1556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685206 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~916 " "Latch d_mem:D_mem\|mem~916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685206 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1428 " "Latch d_mem:D_mem\|mem~1428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685206 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~404 " "Latch d_mem:D_mem\|mem~404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685206 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1940 " "Latch d_mem:D_mem\|mem~1940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685206 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1396 " "Latch d_mem:D_mem\|mem~1396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685207 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~884 " "Latch d_mem:D_mem\|mem~884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685207 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~372 " "Latch d_mem:D_mem\|mem~372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685207 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1908 " "Latch d_mem:D_mem\|mem~1908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685207 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~756 " "Latch d_mem:D_mem\|mem~756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685207 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1268 " "Latch d_mem:D_mem\|mem~1268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685207 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~244 " "Latch d_mem:D_mem\|mem~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685207 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1780 " "Latch d_mem:D_mem\|mem~1780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685207 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1140 " "Latch d_mem:D_mem\|mem~1140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685207 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~628 " "Latch d_mem:D_mem\|mem~628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685208 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~116 " "Latch d_mem:D_mem\|mem~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685208 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1652 " "Latch d_mem:D_mem\|mem~1652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685208 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1012 " "Latch d_mem:D_mem\|mem~1012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685208 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1524 " "Latch d_mem:D_mem\|mem~1524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685208 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~500 " "Latch d_mem:D_mem\|mem~500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685208 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2036 " "Latch d_mem:D_mem\|mem~2036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685208 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1237 " "Latch d_mem:D_mem\|mem~1237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685208 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~725 " "Latch d_mem:D_mem\|mem~725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685208 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~213 " "Latch d_mem:D_mem\|mem~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685209 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1749 " "Latch d_mem:D_mem\|mem~1749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685209 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~693 " "Latch d_mem:D_mem\|mem~693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685209 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1205 " "Latch d_mem:D_mem\|mem~1205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685209 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~181 " "Latch d_mem:D_mem\|mem~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685209 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1717 " "Latch d_mem:D_mem\|mem~1717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685209 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1173 " "Latch d_mem:D_mem\|mem~1173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685209 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~661 " "Latch d_mem:D_mem\|mem~661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685209 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~149 " "Latch d_mem:D_mem\|mem~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685209 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1685 " "Latch d_mem:D_mem\|mem~1685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685209 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~757 " "Latch d_mem:D_mem\|mem~757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685210 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1269 " "Latch d_mem:D_mem\|mem~1269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685210 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~245 " "Latch d_mem:D_mem\|mem~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685210 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1781 " "Latch d_mem:D_mem\|mem~1781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685210 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~821 " "Latch d_mem:D_mem\|mem~821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685210 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1333 " "Latch d_mem:D_mem\|mem~1333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685210 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~309 " "Latch d_mem:D_mem\|mem~309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685210 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1845 " "Latch d_mem:D_mem\|mem~1845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685210 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1365 " "Latch d_mem:D_mem\|mem~1365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685210 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~853 " "Latch d_mem:D_mem\|mem~853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685210 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~341 " "Latch d_mem:D_mem\|mem~341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685210 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1877 " "Latch d_mem:D_mem\|mem~1877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685211 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1301 " "Latch d_mem:D_mem\|mem~1301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685211 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~789 " "Latch d_mem:D_mem\|mem~789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685211 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~277 " "Latch d_mem:D_mem\|mem~277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685211 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1813 " "Latch d_mem:D_mem\|mem~1813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685211 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~885 " "Latch d_mem:D_mem\|mem~885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685211 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1397 " "Latch d_mem:D_mem\|mem~1397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685211 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~373 " "Latch d_mem:D_mem\|mem~373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685211 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1909 " "Latch d_mem:D_mem\|mem~1909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685211 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~565 " "Latch d_mem:D_mem\|mem~565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685211 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1077 " "Latch d_mem:D_mem\|mem~1077 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685212 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~53 " "Latch d_mem:D_mem\|mem~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685212 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1589 " "Latch d_mem:D_mem\|mem~1589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685212 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1109 " "Latch d_mem:D_mem\|mem~1109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685212 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~597 " "Latch d_mem:D_mem\|mem~597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685212 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~85 " "Latch d_mem:D_mem\|mem~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685212 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1621 " "Latch d_mem:D_mem\|mem~1621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685212 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1045 " "Latch d_mem:D_mem\|mem~1045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685212 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~533 " "Latch d_mem:D_mem\|mem~533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685212 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~21 " "Latch d_mem:D_mem\|mem~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685212 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1557 " "Latch d_mem:D_mem\|mem~1557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685212 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~629 " "Latch d_mem:D_mem\|mem~629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685213 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1141 " "Latch d_mem:D_mem\|mem~1141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685213 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~117 " "Latch d_mem:D_mem\|mem~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685213 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1653 " "Latch d_mem:D_mem\|mem~1653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685213 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1493 " "Latch d_mem:D_mem\|mem~1493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685213 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~981 " "Latch d_mem:D_mem\|mem~981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685213 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~469 " "Latch d_mem:D_mem\|mem~469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685213 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2005 " "Latch d_mem:D_mem\|mem~2005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685213 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~949 " "Latch d_mem:D_mem\|mem~949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685213 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1461 " "Latch d_mem:D_mem\|mem~1461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685213 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~437 " "Latch d_mem:D_mem\|mem~437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685213 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1973 " "Latch d_mem:D_mem\|mem~1973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685214 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1429 " "Latch d_mem:D_mem\|mem~1429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685214 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~917 " "Latch d_mem:D_mem\|mem~917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685214 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~405 " "Latch d_mem:D_mem\|mem~405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685214 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1941 " "Latch d_mem:D_mem\|mem~1941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685214 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1013 " "Latch d_mem:D_mem\|mem~1013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685214 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1525 " "Latch d_mem:D_mem\|mem~1525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685214 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~501 " "Latch d_mem:D_mem\|mem~501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685214 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2037 " "Latch d_mem:D_mem\|mem~2037 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685214 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1366 " "Latch d_mem:D_mem\|mem~1366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685215 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1334 " "Latch d_mem:D_mem\|mem~1334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685215 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1302 " "Latch d_mem:D_mem\|mem~1302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685215 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1398 " "Latch d_mem:D_mem\|mem~1398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685215 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1206 " "Latch d_mem:D_mem\|mem~1206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685215 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1238 " "Latch d_mem:D_mem\|mem~1238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685215 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1174 " "Latch d_mem:D_mem\|mem~1174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685215 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1270 " "Latch d_mem:D_mem\|mem~1270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685215 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1110 " "Latch d_mem:D_mem\|mem~1110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685215 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1078 " "Latch d_mem:D_mem\|mem~1078 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685215 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1046 " "Latch d_mem:D_mem\|mem~1046 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685215 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1142 " "Latch d_mem:D_mem\|mem~1142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685216 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1462 " "Latch d_mem:D_mem\|mem~1462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685216 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1494 " "Latch d_mem:D_mem\|mem~1494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685216 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1430 " "Latch d_mem:D_mem\|mem~1430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685216 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1526 " "Latch d_mem:D_mem\|mem~1526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685216 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~694 " "Latch d_mem:D_mem\|mem~694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685216 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~822 " "Latch d_mem:D_mem\|mem~822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685216 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~566 " "Latch d_mem:D_mem\|mem~566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685216 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~950 " "Latch d_mem:D_mem\|mem~950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685216 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~854 " "Latch d_mem:D_mem\|mem~854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685216 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~726 " "Latch d_mem:D_mem\|mem~726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685217 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~598 " "Latch d_mem:D_mem\|mem~598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685217 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~982 " "Latch d_mem:D_mem\|mem~982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685217 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~790 " "Latch d_mem:D_mem\|mem~790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685217 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~662 " "Latch d_mem:D_mem\|mem~662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685217 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~534 " "Latch d_mem:D_mem\|mem~534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685217 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~918 " "Latch d_mem:D_mem\|mem~918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685217 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~758 " "Latch d_mem:D_mem\|mem~758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685217 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~886 " "Latch d_mem:D_mem\|mem~886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685217 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~630 " "Latch d_mem:D_mem\|mem~630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685217 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1014 " "Latch d_mem:D_mem\|mem~1014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685218 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~214 " "Latch d_mem:D_mem\|mem~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685218 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~182 " "Latch d_mem:D_mem\|mem~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685218 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~150 " "Latch d_mem:D_mem\|mem~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685218 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~246 " "Latch d_mem:D_mem\|mem~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685218 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~310 " "Latch d_mem:D_mem\|mem~310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685218 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~342 " "Latch d_mem:D_mem\|mem~342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685218 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~278 " "Latch d_mem:D_mem\|mem~278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685218 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~374 " "Latch d_mem:D_mem\|mem~374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685218 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~54 " "Latch d_mem:D_mem\|mem~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685218 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~86 " "Latch d_mem:D_mem\|mem~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685218 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~22 " "Latch d_mem:D_mem\|mem~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685219 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~118 " "Latch d_mem:D_mem\|mem~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685219 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~470 " "Latch d_mem:D_mem\|mem~470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685219 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~438 " "Latch d_mem:D_mem\|mem~438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685219 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~406 " "Latch d_mem:D_mem\|mem~406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685219 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~502 " "Latch d_mem:D_mem\|mem~502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685219 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1750 " "Latch d_mem:D_mem\|mem~1750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685219 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1878 " "Latch d_mem:D_mem\|mem~1878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685219 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1622 " "Latch d_mem:D_mem\|mem~1622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685219 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2006 " "Latch d_mem:D_mem\|mem~2006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685219 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1846 " "Latch d_mem:D_mem\|mem~1846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685219 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1718 " "Latch d_mem:D_mem\|mem~1718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685220 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1590 " "Latch d_mem:D_mem\|mem~1590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685220 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1974 " "Latch d_mem:D_mem\|mem~1974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685220 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1686 " "Latch d_mem:D_mem\|mem~1686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685220 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1814 " "Latch d_mem:D_mem\|mem~1814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685220 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1558 " "Latch d_mem:D_mem\|mem~1558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685220 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1942 " "Latch d_mem:D_mem\|mem~1942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685220 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1910 " "Latch d_mem:D_mem\|mem~1910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685220 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1782 " "Latch d_mem:D_mem\|mem~1782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685220 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1654 " "Latch d_mem:D_mem\|mem~1654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685220 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2038 " "Latch d_mem:D_mem\|mem~2038 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685221 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~727 " "Latch d_mem:D_mem\|mem~727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685221 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1239 " "Latch d_mem:D_mem\|mem~1239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685221 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~215 " "Latch d_mem:D_mem\|mem~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685221 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1751 " "Latch d_mem:D_mem\|mem~1751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685221 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1367 " "Latch d_mem:D_mem\|mem~1367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685221 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~855 " "Latch d_mem:D_mem\|mem~855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685221 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~343 " "Latch d_mem:D_mem\|mem~343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685221 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1879 " "Latch d_mem:D_mem\|mem~1879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685221 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1111 " "Latch d_mem:D_mem\|mem~1111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685222 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~599 " "Latch d_mem:D_mem\|mem~599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685222 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~87 " "Latch d_mem:D_mem\|mem~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685222 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1623 " "Latch d_mem:D_mem\|mem~1623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685222 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~983 " "Latch d_mem:D_mem\|mem~983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685222 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1495 " "Latch d_mem:D_mem\|mem~1495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685222 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~471 " "Latch d_mem:D_mem\|mem~471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685222 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2007 " "Latch d_mem:D_mem\|mem~2007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685222 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1335 " "Latch d_mem:D_mem\|mem~1335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685222 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~823 " "Latch d_mem:D_mem\|mem~823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685222 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~311 " "Latch d_mem:D_mem\|mem~311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685222 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1847 " "Latch d_mem:D_mem\|mem~1847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685223 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~695 " "Latch d_mem:D_mem\|mem~695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685223 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1207 " "Latch d_mem:D_mem\|mem~1207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685223 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~183 " "Latch d_mem:D_mem\|mem~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685223 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1719 " "Latch d_mem:D_mem\|mem~1719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685223 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1079 " "Latch d_mem:D_mem\|mem~1079 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685223 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~567 " "Latch d_mem:D_mem\|mem~567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685223 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~55 " "Latch d_mem:D_mem\|mem~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685223 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1591 " "Latch d_mem:D_mem\|mem~1591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685223 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~951 " "Latch d_mem:D_mem\|mem~951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685223 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1463 " "Latch d_mem:D_mem\|mem~1463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685223 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~439 " "Latch d_mem:D_mem\|mem~439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685224 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1975 " "Latch d_mem:D_mem\|mem~1975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685224 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~663 " "Latch d_mem:D_mem\|mem~663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685224 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1175 " "Latch d_mem:D_mem\|mem~1175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685224 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~151 " "Latch d_mem:D_mem\|mem~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685224 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1687 " "Latch d_mem:D_mem\|mem~1687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685224 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1303 " "Latch d_mem:D_mem\|mem~1303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685224 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~791 " "Latch d_mem:D_mem\|mem~791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685224 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~279 " "Latch d_mem:D_mem\|mem~279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685225 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1815 " "Latch d_mem:D_mem\|mem~1815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685225 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1047 " "Latch d_mem:D_mem\|mem~1047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685225 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~535 " "Latch d_mem:D_mem\|mem~535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685225 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~23 " "Latch d_mem:D_mem\|mem~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685225 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1559 " "Latch d_mem:D_mem\|mem~1559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685225 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~919 " "Latch d_mem:D_mem\|mem~919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685225 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1431 " "Latch d_mem:D_mem\|mem~1431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685225 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~407 " "Latch d_mem:D_mem\|mem~407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685225 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1943 " "Latch d_mem:D_mem\|mem~1943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685225 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1399 " "Latch d_mem:D_mem\|mem~1399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685226 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~887 " "Latch d_mem:D_mem\|mem~887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685226 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~375 " "Latch d_mem:D_mem\|mem~375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685226 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1911 " "Latch d_mem:D_mem\|mem~1911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685226 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~759 " "Latch d_mem:D_mem\|mem~759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685226 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1271 " "Latch d_mem:D_mem\|mem~1271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685226 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~247 " "Latch d_mem:D_mem\|mem~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685226 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1783 " "Latch d_mem:D_mem\|mem~1783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685226 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1143 " "Latch d_mem:D_mem\|mem~1143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685227 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~631 " "Latch d_mem:D_mem\|mem~631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685227 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~119 " "Latch d_mem:D_mem\|mem~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685227 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1655 " "Latch d_mem:D_mem\|mem~1655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685227 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1015 " "Latch d_mem:D_mem\|mem~1015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685227 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1527 " "Latch d_mem:D_mem\|mem~1527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685227 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~503 " "Latch d_mem:D_mem\|mem~503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685227 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2039 " "Latch d_mem:D_mem\|mem~2039 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685227 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~824 " "Latch d_mem:D_mem\|mem~824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685227 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1336 " "Latch d_mem:D_mem\|mem~1336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685227 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~312 " "Latch d_mem:D_mem\|mem~312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685228 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1848 " "Latch d_mem:D_mem\|mem~1848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685228 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1368 " "Latch d_mem:D_mem\|mem~1368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685228 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~856 " "Latch d_mem:D_mem\|mem~856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685228 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~344 " "Latch d_mem:D_mem\|mem~344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685228 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1880 " "Latch d_mem:D_mem\|mem~1880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685228 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1304 " "Latch d_mem:D_mem\|mem~1304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685228 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~792 " "Latch d_mem:D_mem\|mem~792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685228 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~280 " "Latch d_mem:D_mem\|mem~280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685228 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1816 " "Latch d_mem:D_mem\|mem~1816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685228 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~888 " "Latch d_mem:D_mem\|mem~888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685229 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1400 " "Latch d_mem:D_mem\|mem~1400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685229 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~376 " "Latch d_mem:D_mem\|mem~376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685229 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1912 " "Latch d_mem:D_mem\|mem~1912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685229 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1240 " "Latch d_mem:D_mem\|mem~1240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685229 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~728 " "Latch d_mem:D_mem\|mem~728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685229 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~216 " "Latch d_mem:D_mem\|mem~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685229 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1752 " "Latch d_mem:D_mem\|mem~1752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685229 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~696 " "Latch d_mem:D_mem\|mem~696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685229 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1208 " "Latch d_mem:D_mem\|mem~1208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685229 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~184 " "Latch d_mem:D_mem\|mem~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685230 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1720 " "Latch d_mem:D_mem\|mem~1720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685230 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1176 " "Latch d_mem:D_mem\|mem~1176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685230 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~664 " "Latch d_mem:D_mem\|mem~664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685230 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~152 " "Latch d_mem:D_mem\|mem~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685230 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1688 " "Latch d_mem:D_mem\|mem~1688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685230 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~760 " "Latch d_mem:D_mem\|mem~760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685230 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1272 " "Latch d_mem:D_mem\|mem~1272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685230 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~248 " "Latch d_mem:D_mem\|mem~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685230 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1784 " "Latch d_mem:D_mem\|mem~1784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685230 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~568 " "Latch d_mem:D_mem\|mem~568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685230 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1080 " "Latch d_mem:D_mem\|mem~1080 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685231 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~56 " "Latch d_mem:D_mem\|mem~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685231 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1592 " "Latch d_mem:D_mem\|mem~1592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685231 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1112 " "Latch d_mem:D_mem\|mem~1112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685231 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~600 " "Latch d_mem:D_mem\|mem~600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685231 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~88 " "Latch d_mem:D_mem\|mem~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685231 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1624 " "Latch d_mem:D_mem\|mem~1624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685231 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1048 " "Latch d_mem:D_mem\|mem~1048 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685231 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~536 " "Latch d_mem:D_mem\|mem~536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685231 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~24 " "Latch d_mem:D_mem\|mem~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685231 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1560 " "Latch d_mem:D_mem\|mem~1560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685231 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~632 " "Latch d_mem:D_mem\|mem~632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685232 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1144 " "Latch d_mem:D_mem\|mem~1144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685232 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~120 " "Latch d_mem:D_mem\|mem~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685232 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1656 " "Latch d_mem:D_mem\|mem~1656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685232 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1496 " "Latch d_mem:D_mem\|mem~1496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685232 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~984 " "Latch d_mem:D_mem\|mem~984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685232 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~472 " "Latch d_mem:D_mem\|mem~472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685232 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2008 " "Latch d_mem:D_mem\|mem~2008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685232 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~952 " "Latch d_mem:D_mem\|mem~952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685232 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1464 " "Latch d_mem:D_mem\|mem~1464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685232 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~440 " "Latch d_mem:D_mem\|mem~440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685233 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1976 " "Latch d_mem:D_mem\|mem~1976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685233 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1432 " "Latch d_mem:D_mem\|mem~1432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685233 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~920 " "Latch d_mem:D_mem\|mem~920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685233 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~408 " "Latch d_mem:D_mem\|mem~408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685233 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1944 " "Latch d_mem:D_mem\|mem~1944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685233 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1016 " "Latch d_mem:D_mem\|mem~1016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685233 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1528 " "Latch d_mem:D_mem\|mem~1528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685233 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~504 " "Latch d_mem:D_mem\|mem~504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685233 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2040 " "Latch d_mem:D_mem\|mem~2040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685233 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~697 " "Latch d_mem:D_mem\|mem~697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685234 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~825 " "Latch d_mem:D_mem\|mem~825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685234 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~569 " "Latch d_mem:D_mem\|mem~569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685234 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~953 " "Latch d_mem:D_mem\|mem~953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685234 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~857 " "Latch d_mem:D_mem\|mem~857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685234 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~729 " "Latch d_mem:D_mem\|mem~729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685234 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~601 " "Latch d_mem:D_mem\|mem~601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685234 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~985 " "Latch d_mem:D_mem\|mem~985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685234 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~793 " "Latch d_mem:D_mem\|mem~793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685235 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~665 " "Latch d_mem:D_mem\|mem~665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685235 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~537 " "Latch d_mem:D_mem\|mem~537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685235 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~921 " "Latch d_mem:D_mem\|mem~921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685235 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~761 " "Latch d_mem:D_mem\|mem~761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685235 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~889 " "Latch d_mem:D_mem\|mem~889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685235 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~633 " "Latch d_mem:D_mem\|mem~633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685235 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1017 " "Latch d_mem:D_mem\|mem~1017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685235 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1369 " "Latch d_mem:D_mem\|mem~1369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685235 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1337 " "Latch d_mem:D_mem\|mem~1337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685235 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1305 " "Latch d_mem:D_mem\|mem~1305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685236 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1401 " "Latch d_mem:D_mem\|mem~1401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685236 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1209 " "Latch d_mem:D_mem\|mem~1209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685236 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1241 " "Latch d_mem:D_mem\|mem~1241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685236 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1177 " "Latch d_mem:D_mem\|mem~1177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685236 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1273 " "Latch d_mem:D_mem\|mem~1273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685236 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1113 " "Latch d_mem:D_mem\|mem~1113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685236 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1081 " "Latch d_mem:D_mem\|mem~1081 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685236 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1049 " "Latch d_mem:D_mem\|mem~1049 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685236 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1145 " "Latch d_mem:D_mem\|mem~1145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685237 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1465 " "Latch d_mem:D_mem\|mem~1465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685237 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1497 " "Latch d_mem:D_mem\|mem~1497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685237 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1433 " "Latch d_mem:D_mem\|mem~1433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685237 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1529 " "Latch d_mem:D_mem\|mem~1529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685237 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~217 " "Latch d_mem:D_mem\|mem~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685237 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~185 " "Latch d_mem:D_mem\|mem~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685237 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~153 " "Latch d_mem:D_mem\|mem~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685237 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~249 " "Latch d_mem:D_mem\|mem~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685237 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~313 " "Latch d_mem:D_mem\|mem~313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685237 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~345 " "Latch d_mem:D_mem\|mem~345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685237 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~281 " "Latch d_mem:D_mem\|mem~281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685238 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~377 " "Latch d_mem:D_mem\|mem~377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685238 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~57 " "Latch d_mem:D_mem\|mem~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685238 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~89 " "Latch d_mem:D_mem\|mem~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685238 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~25 " "Latch d_mem:D_mem\|mem~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685238 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~121 " "Latch d_mem:D_mem\|mem~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685238 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~473 " "Latch d_mem:D_mem\|mem~473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685238 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~441 " "Latch d_mem:D_mem\|mem~441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685238 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~409 " "Latch d_mem:D_mem\|mem~409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685238 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~505 " "Latch d_mem:D_mem\|mem~505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685238 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1753 " "Latch d_mem:D_mem\|mem~1753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685239 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1881 " "Latch d_mem:D_mem\|mem~1881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685239 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1625 " "Latch d_mem:D_mem\|mem~1625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685239 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2009 " "Latch d_mem:D_mem\|mem~2009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685239 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1849 " "Latch d_mem:D_mem\|mem~1849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685239 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1721 " "Latch d_mem:D_mem\|mem~1721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685239 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1593 " "Latch d_mem:D_mem\|mem~1593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685239 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1977 " "Latch d_mem:D_mem\|mem~1977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685239 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1689 " "Latch d_mem:D_mem\|mem~1689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685239 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1817 " "Latch d_mem:D_mem\|mem~1817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685240 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1561 " "Latch d_mem:D_mem\|mem~1561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685240 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1945 " "Latch d_mem:D_mem\|mem~1945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685240 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1913 " "Latch d_mem:D_mem\|mem~1913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685240 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1785 " "Latch d_mem:D_mem\|mem~1785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685240 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1657 " "Latch d_mem:D_mem\|mem~1657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685240 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2041 " "Latch d_mem:D_mem\|mem~2041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685240 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1338 " "Latch d_mem:D_mem\|mem~1338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685240 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~826 " "Latch d_mem:D_mem\|mem~826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685240 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~314 " "Latch d_mem:D_mem\|mem~314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685241 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1850 " "Latch d_mem:D_mem\|mem~1850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685241 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~698 " "Latch d_mem:D_mem\|mem~698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685241 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1210 " "Latch d_mem:D_mem\|mem~1210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685241 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~186 " "Latch d_mem:D_mem\|mem~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685241 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1722 " "Latch d_mem:D_mem\|mem~1722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685241 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1082 " "Latch d_mem:D_mem\|mem~1082 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685241 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~570 " "Latch d_mem:D_mem\|mem~570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685241 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~58 " "Latch d_mem:D_mem\|mem~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685241 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1594 " "Latch d_mem:D_mem\|mem~1594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685242 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~954 " "Latch d_mem:D_mem\|mem~954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685242 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1466 " "Latch d_mem:D_mem\|mem~1466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685242 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~442 " "Latch d_mem:D_mem\|mem~442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685242 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1978 " "Latch d_mem:D_mem\|mem~1978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685242 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~730 " "Latch d_mem:D_mem\|mem~730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685242 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1242 " "Latch d_mem:D_mem\|mem~1242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685242 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~218 " "Latch d_mem:D_mem\|mem~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685242 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1754 " "Latch d_mem:D_mem\|mem~1754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685242 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1370 " "Latch d_mem:D_mem\|mem~1370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685242 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~858 " "Latch d_mem:D_mem\|mem~858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685243 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~346 " "Latch d_mem:D_mem\|mem~346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685243 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1882 " "Latch d_mem:D_mem\|mem~1882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685243 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1114 " "Latch d_mem:D_mem\|mem~1114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685243 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~602 " "Latch d_mem:D_mem\|mem~602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685243 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~90 " "Latch d_mem:D_mem\|mem~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685243 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1626 " "Latch d_mem:D_mem\|mem~1626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685243 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~986 " "Latch d_mem:D_mem\|mem~986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685243 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1498 " "Latch d_mem:D_mem\|mem~1498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685244 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~474 " "Latch d_mem:D_mem\|mem~474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685244 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2010 " "Latch d_mem:D_mem\|mem~2010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685244 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~666 " "Latch d_mem:D_mem\|mem~666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685244 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1178 " "Latch d_mem:D_mem\|mem~1178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685244 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~154 " "Latch d_mem:D_mem\|mem~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685244 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1690 " "Latch d_mem:D_mem\|mem~1690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685244 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1306 " "Latch d_mem:D_mem\|mem~1306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685244 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~794 " "Latch d_mem:D_mem\|mem~794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685244 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~282 " "Latch d_mem:D_mem\|mem~282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685245 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1818 " "Latch d_mem:D_mem\|mem~1818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685245 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1050 " "Latch d_mem:D_mem\|mem~1050 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685245 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~538 " "Latch d_mem:D_mem\|mem~538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685245 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~26 " "Latch d_mem:D_mem\|mem~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685245 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1562 " "Latch d_mem:D_mem\|mem~1562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685245 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~922 " "Latch d_mem:D_mem\|mem~922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685245 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1434 " "Latch d_mem:D_mem\|mem~1434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685245 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~410 " "Latch d_mem:D_mem\|mem~410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685245 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1946 " "Latch d_mem:D_mem\|mem~1946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685245 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1402 " "Latch d_mem:D_mem\|mem~1402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685246 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~890 " "Latch d_mem:D_mem\|mem~890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685246 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~378 " "Latch d_mem:D_mem\|mem~378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685246 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1914 " "Latch d_mem:D_mem\|mem~1914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685246 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~762 " "Latch d_mem:D_mem\|mem~762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685246 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1274 " "Latch d_mem:D_mem\|mem~1274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685246 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~250 " "Latch d_mem:D_mem\|mem~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685246 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1786 " "Latch d_mem:D_mem\|mem~1786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685246 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1146 " "Latch d_mem:D_mem\|mem~1146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685246 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~634 " "Latch d_mem:D_mem\|mem~634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685246 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~122 " "Latch d_mem:D_mem\|mem~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685247 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1658 " "Latch d_mem:D_mem\|mem~1658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685247 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1018 " "Latch d_mem:D_mem\|mem~1018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685247 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1530 " "Latch d_mem:D_mem\|mem~1530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685247 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~506 " "Latch d_mem:D_mem\|mem~506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685247 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2042 " "Latch d_mem:D_mem\|mem~2042 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685247 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1243 " "Latch d_mem:D_mem\|mem~1243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685247 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~731 " "Latch d_mem:D_mem\|mem~731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685247 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~219 " "Latch d_mem:D_mem\|mem~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685248 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1755 " "Latch d_mem:D_mem\|mem~1755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685248 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~699 " "Latch d_mem:D_mem\|mem~699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685248 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1211 " "Latch d_mem:D_mem\|mem~1211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685248 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~187 " "Latch d_mem:D_mem\|mem~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685248 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1723 " "Latch d_mem:D_mem\|mem~1723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685248 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1179 " "Latch d_mem:D_mem\|mem~1179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685248 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~667 " "Latch d_mem:D_mem\|mem~667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685248 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~155 " "Latch d_mem:D_mem\|mem~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685248 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1691 " "Latch d_mem:D_mem\|mem~1691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685248 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~763 " "Latch d_mem:D_mem\|mem~763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685249 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1275 " "Latch d_mem:D_mem\|mem~1275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685249 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~251 " "Latch d_mem:D_mem\|mem~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685249 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1787 " "Latch d_mem:D_mem\|mem~1787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685249 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~827 " "Latch d_mem:D_mem\|mem~827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685249 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1339 " "Latch d_mem:D_mem\|mem~1339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685249 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~315 " "Latch d_mem:D_mem\|mem~315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685249 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1851 " "Latch d_mem:D_mem\|mem~1851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685249 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1371 " "Latch d_mem:D_mem\|mem~1371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685249 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~859 " "Latch d_mem:D_mem\|mem~859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685250 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~347 " "Latch d_mem:D_mem\|mem~347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685250 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1883 " "Latch d_mem:D_mem\|mem~1883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685250 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1307 " "Latch d_mem:D_mem\|mem~1307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685250 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~795 " "Latch d_mem:D_mem\|mem~795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685250 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~283 " "Latch d_mem:D_mem\|mem~283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685250 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1819 " "Latch d_mem:D_mem\|mem~1819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685250 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~891 " "Latch d_mem:D_mem\|mem~891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685250 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1403 " "Latch d_mem:D_mem\|mem~1403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685250 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~379 " "Latch d_mem:D_mem\|mem~379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685251 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1915 " "Latch d_mem:D_mem\|mem~1915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685251 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~571 " "Latch d_mem:D_mem\|mem~571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685251 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1083 " "Latch d_mem:D_mem\|mem~1083 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685251 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~59 " "Latch d_mem:D_mem\|mem~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685251 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1595 " "Latch d_mem:D_mem\|mem~1595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685251 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1115 " "Latch d_mem:D_mem\|mem~1115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685251 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~603 " "Latch d_mem:D_mem\|mem~603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685251 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~91 " "Latch d_mem:D_mem\|mem~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685251 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1627 " "Latch d_mem:D_mem\|mem~1627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685251 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1051 " "Latch d_mem:D_mem\|mem~1051 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685252 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~539 " "Latch d_mem:D_mem\|mem~539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685252 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~27 " "Latch d_mem:D_mem\|mem~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685252 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1563 " "Latch d_mem:D_mem\|mem~1563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685252 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~635 " "Latch d_mem:D_mem\|mem~635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685252 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1147 " "Latch d_mem:D_mem\|mem~1147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685252 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~123 " "Latch d_mem:D_mem\|mem~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685252 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1659 " "Latch d_mem:D_mem\|mem~1659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685252 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1499 " "Latch d_mem:D_mem\|mem~1499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685252 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~987 " "Latch d_mem:D_mem\|mem~987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685252 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~475 " "Latch d_mem:D_mem\|mem~475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685253 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2011 " "Latch d_mem:D_mem\|mem~2011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685253 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~955 " "Latch d_mem:D_mem\|mem~955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685253 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1467 " "Latch d_mem:D_mem\|mem~1467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685253 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~443 " "Latch d_mem:D_mem\|mem~443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685253 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1979 " "Latch d_mem:D_mem\|mem~1979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685253 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1435 " "Latch d_mem:D_mem\|mem~1435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685253 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~923 " "Latch d_mem:D_mem\|mem~923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685253 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~411 " "Latch d_mem:D_mem\|mem~411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685253 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1947 " "Latch d_mem:D_mem\|mem~1947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685254 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1019 " "Latch d_mem:D_mem\|mem~1019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685254 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1531 " "Latch d_mem:D_mem\|mem~1531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685254 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~507 " "Latch d_mem:D_mem\|mem~507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685254 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2043 " "Latch d_mem:D_mem\|mem~2043 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685254 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1372 " "Latch d_mem:D_mem\|mem~1372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685254 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1340 " "Latch d_mem:D_mem\|mem~1340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685254 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1308 " "Latch d_mem:D_mem\|mem~1308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685254 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1404 " "Latch d_mem:D_mem\|mem~1404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685254 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1212 " "Latch d_mem:D_mem\|mem~1212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685254 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1244 " "Latch d_mem:D_mem\|mem~1244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685254 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1180 " "Latch d_mem:D_mem\|mem~1180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685255 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1276 " "Latch d_mem:D_mem\|mem~1276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685255 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1116 " "Latch d_mem:D_mem\|mem~1116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685255 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1084 " "Latch d_mem:D_mem\|mem~1084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685255 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1052 " "Latch d_mem:D_mem\|mem~1052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685255 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1148 " "Latch d_mem:D_mem\|mem~1148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685255 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1468 " "Latch d_mem:D_mem\|mem~1468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685255 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1500 " "Latch d_mem:D_mem\|mem~1500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685255 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1436 " "Latch d_mem:D_mem\|mem~1436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685255 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1532 " "Latch d_mem:D_mem\|mem~1532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685255 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~700 " "Latch d_mem:D_mem\|mem~700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~828 " "Latch d_mem:D_mem\|mem~828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~572 " "Latch d_mem:D_mem\|mem~572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~956 " "Latch d_mem:D_mem\|mem~956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~860 " "Latch d_mem:D_mem\|mem~860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~732 " "Latch d_mem:D_mem\|mem~732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~604 " "Latch d_mem:D_mem\|mem~604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~988 " "Latch d_mem:D_mem\|mem~988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~796 " "Latch d_mem:D_mem\|mem~796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~668 " "Latch d_mem:D_mem\|mem~668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~540 " "Latch d_mem:D_mem\|mem~540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~924 " "Latch d_mem:D_mem\|mem~924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~764 " "Latch d_mem:D_mem\|mem~764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~892 " "Latch d_mem:D_mem\|mem~892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~636 " "Latch d_mem:D_mem\|mem~636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1020 " "Latch d_mem:D_mem\|mem~1020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~220 " "Latch d_mem:D_mem\|mem~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~188 " "Latch d_mem:D_mem\|mem~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~156 " "Latch d_mem:D_mem\|mem~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~252 " "Latch d_mem:D_mem\|mem~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~316 " "Latch d_mem:D_mem\|mem~316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~348 " "Latch d_mem:D_mem\|mem~348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685256 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~284 " "Latch d_mem:D_mem\|mem~284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685258 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~380 " "Latch d_mem:D_mem\|mem~380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685258 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~60 " "Latch d_mem:D_mem\|mem~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685258 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~92 " "Latch d_mem:D_mem\|mem~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685258 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~28 " "Latch d_mem:D_mem\|mem~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685258 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~124 " "Latch d_mem:D_mem\|mem~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685258 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~476 " "Latch d_mem:D_mem\|mem~476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685258 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~444 " "Latch d_mem:D_mem\|mem~444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685258 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~412 " "Latch d_mem:D_mem\|mem~412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685258 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~508 " "Latch d_mem:D_mem\|mem~508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685258 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1756 " "Latch d_mem:D_mem\|mem~1756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685258 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1884 " "Latch d_mem:D_mem\|mem~1884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1628 " "Latch d_mem:D_mem\|mem~1628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2012 " "Latch d_mem:D_mem\|mem~2012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1852 " "Latch d_mem:D_mem\|mem~1852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1724 " "Latch d_mem:D_mem\|mem~1724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1596 " "Latch d_mem:D_mem\|mem~1596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1980 " "Latch d_mem:D_mem\|mem~1980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1692 " "Latch d_mem:D_mem\|mem~1692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1820 " "Latch d_mem:D_mem\|mem~1820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1564 " "Latch d_mem:D_mem\|mem~1564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1948 " "Latch d_mem:D_mem\|mem~1948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1916 " "Latch d_mem:D_mem\|mem~1916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1788 " "Latch d_mem:D_mem\|mem~1788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1660 " "Latch d_mem:D_mem\|mem~1660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2044 " "Latch d_mem:D_mem\|mem~2044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~733 " "Latch d_mem:D_mem\|mem~733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1245 " "Latch d_mem:D_mem\|mem~1245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~221 " "Latch d_mem:D_mem\|mem~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1757 " "Latch d_mem:D_mem\|mem~1757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1373 " "Latch d_mem:D_mem\|mem~1373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~861 " "Latch d_mem:D_mem\|mem~861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~349 " "Latch d_mem:D_mem\|mem~349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685259 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1885 " "Latch d_mem:D_mem\|mem~1885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685261 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1117 " "Latch d_mem:D_mem\|mem~1117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685261 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~605 " "Latch d_mem:D_mem\|mem~605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685261 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~93 " "Latch d_mem:D_mem\|mem~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685261 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1629 " "Latch d_mem:D_mem\|mem~1629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685261 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~989 " "Latch d_mem:D_mem\|mem~989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685261 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1501 " "Latch d_mem:D_mem\|mem~1501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685261 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~477 " "Latch d_mem:D_mem\|mem~477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685261 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2013 " "Latch d_mem:D_mem\|mem~2013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685261 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1341 " "Latch d_mem:D_mem\|mem~1341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685261 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~829 " "Latch d_mem:D_mem\|mem~829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~317 " "Latch d_mem:D_mem\|mem~317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1853 " "Latch d_mem:D_mem\|mem~1853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~701 " "Latch d_mem:D_mem\|mem~701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1213 " "Latch d_mem:D_mem\|mem~1213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~189 " "Latch d_mem:D_mem\|mem~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1725 " "Latch d_mem:D_mem\|mem~1725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1085 " "Latch d_mem:D_mem\|mem~1085 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~573 " "Latch d_mem:D_mem\|mem~573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~61 " "Latch d_mem:D_mem\|mem~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1597 " "Latch d_mem:D_mem\|mem~1597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~957 " "Latch d_mem:D_mem\|mem~957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1469 " "Latch d_mem:D_mem\|mem~1469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~445 " "Latch d_mem:D_mem\|mem~445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1981 " "Latch d_mem:D_mem\|mem~1981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~669 " "Latch d_mem:D_mem\|mem~669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1181 " "Latch d_mem:D_mem\|mem~1181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~157 " "Latch d_mem:D_mem\|mem~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1693 " "Latch d_mem:D_mem\|mem~1693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1309 " "Latch d_mem:D_mem\|mem~1309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685262 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~797 " "Latch d_mem:D_mem\|mem~797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685263 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~285 " "Latch d_mem:D_mem\|mem~285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685263 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1821 " "Latch d_mem:D_mem\|mem~1821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685263 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1053 " "Latch d_mem:D_mem\|mem~1053 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685263 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~541 " "Latch d_mem:D_mem\|mem~541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685263 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~29 " "Latch d_mem:D_mem\|mem~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685263 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1565 " "Latch d_mem:D_mem\|mem~1565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685263 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~925 " "Latch d_mem:D_mem\|mem~925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685263 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1437 " "Latch d_mem:D_mem\|mem~1437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685263 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~413 " "Latch d_mem:D_mem\|mem~413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685263 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1949 " "Latch d_mem:D_mem\|mem~1949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685263 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1405 " "Latch d_mem:D_mem\|mem~1405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685264 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~893 " "Latch d_mem:D_mem\|mem~893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685264 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~381 " "Latch d_mem:D_mem\|mem~381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685264 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1917 " "Latch d_mem:D_mem\|mem~1917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685264 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~765 " "Latch d_mem:D_mem\|mem~765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685264 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1277 " "Latch d_mem:D_mem\|mem~1277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685264 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~253 " "Latch d_mem:D_mem\|mem~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685264 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1789 " "Latch d_mem:D_mem\|mem~1789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685264 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1149 " "Latch d_mem:D_mem\|mem~1149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685264 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~637 " "Latch d_mem:D_mem\|mem~637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685264 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~125 " "Latch d_mem:D_mem\|mem~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685264 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1661 " "Latch d_mem:D_mem\|mem~1661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685265 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1021 " "Latch d_mem:D_mem\|mem~1021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685265 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1533 " "Latch d_mem:D_mem\|mem~1533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685265 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~509 " "Latch d_mem:D_mem\|mem~509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685265 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2045 " "Latch d_mem:D_mem\|mem~2045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685265 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~830 " "Latch d_mem:D_mem\|mem~830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685265 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1342 " "Latch d_mem:D_mem\|mem~1342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685265 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~318 " "Latch d_mem:D_mem\|mem~318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685265 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1854 " "Latch d_mem:D_mem\|mem~1854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685265 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1374 " "Latch d_mem:D_mem\|mem~1374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685265 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~862 " "Latch d_mem:D_mem\|mem~862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685265 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~350 " "Latch d_mem:D_mem\|mem~350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685266 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1886 " "Latch d_mem:D_mem\|mem~1886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685266 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1310 " "Latch d_mem:D_mem\|mem~1310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685266 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~798 " "Latch d_mem:D_mem\|mem~798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685266 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~286 " "Latch d_mem:D_mem\|mem~286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685266 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1822 " "Latch d_mem:D_mem\|mem~1822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685266 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~894 " "Latch d_mem:D_mem\|mem~894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685266 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1406 " "Latch d_mem:D_mem\|mem~1406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685266 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~382 " "Latch d_mem:D_mem\|mem~382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685266 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1918 " "Latch d_mem:D_mem\|mem~1918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685266 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1246 " "Latch d_mem:D_mem\|mem~1246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685267 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~734 " "Latch d_mem:D_mem\|mem~734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685267 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~222 " "Latch d_mem:D_mem\|mem~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685267 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1758 " "Latch d_mem:D_mem\|mem~1758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685267 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~702 " "Latch d_mem:D_mem\|mem~702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685267 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1214 " "Latch d_mem:D_mem\|mem~1214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685267 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~190 " "Latch d_mem:D_mem\|mem~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685267 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1726 " "Latch d_mem:D_mem\|mem~1726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685267 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1182 " "Latch d_mem:D_mem\|mem~1182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685267 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~670 " "Latch d_mem:D_mem\|mem~670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685267 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~158 " "Latch d_mem:D_mem\|mem~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685267 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1694 " "Latch d_mem:D_mem\|mem~1694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685268 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~766 " "Latch d_mem:D_mem\|mem~766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685268 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1278 " "Latch d_mem:D_mem\|mem~1278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685268 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~254 " "Latch d_mem:D_mem\|mem~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685268 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1790 " "Latch d_mem:D_mem\|mem~1790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685268 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~574 " "Latch d_mem:D_mem\|mem~574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685268 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1086 " "Latch d_mem:D_mem\|mem~1086 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685268 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~62 " "Latch d_mem:D_mem\|mem~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685268 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1598 " "Latch d_mem:D_mem\|mem~1598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685268 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1118 " "Latch d_mem:D_mem\|mem~1118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685269 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~606 " "Latch d_mem:D_mem\|mem~606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685269 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~94 " "Latch d_mem:D_mem\|mem~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685269 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1630 " "Latch d_mem:D_mem\|mem~1630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685269 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1054 " "Latch d_mem:D_mem\|mem~1054 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685269 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~542 " "Latch d_mem:D_mem\|mem~542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685269 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~30 " "Latch d_mem:D_mem\|mem~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685269 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1566 " "Latch d_mem:D_mem\|mem~1566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685269 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~638 " "Latch d_mem:D_mem\|mem~638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685269 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1150 " "Latch d_mem:D_mem\|mem~1150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685270 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~126 " "Latch d_mem:D_mem\|mem~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685270 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1662 " "Latch d_mem:D_mem\|mem~1662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685270 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1502 " "Latch d_mem:D_mem\|mem~1502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685270 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~990 " "Latch d_mem:D_mem\|mem~990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685270 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~478 " "Latch d_mem:D_mem\|mem~478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685270 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2014 " "Latch d_mem:D_mem\|mem~2014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685270 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~958 " "Latch d_mem:D_mem\|mem~958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685270 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1470 " "Latch d_mem:D_mem\|mem~1470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685270 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~446 " "Latch d_mem:D_mem\|mem~446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685270 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1982 " "Latch d_mem:D_mem\|mem~1982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685271 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1438 " "Latch d_mem:D_mem\|mem~1438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685271 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~926 " "Latch d_mem:D_mem\|mem~926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685271 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~414 " "Latch d_mem:D_mem\|mem~414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685271 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1950 " "Latch d_mem:D_mem\|mem~1950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685271 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1022 " "Latch d_mem:D_mem\|mem~1022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685271 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1534 " "Latch d_mem:D_mem\|mem~1534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685271 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~510 " "Latch d_mem:D_mem\|mem~510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685271 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2046 " "Latch d_mem:D_mem\|mem~2046 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685271 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~703 " "Latch d_mem:D_mem\|mem~703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685272 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~831 " "Latch d_mem:D_mem\|mem~831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685272 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~575 " "Latch d_mem:D_mem\|mem~575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685272 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~959 " "Latch d_mem:D_mem\|mem~959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685272 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~863 " "Latch d_mem:D_mem\|mem~863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685272 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~735 " "Latch d_mem:D_mem\|mem~735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685272 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~607 " "Latch d_mem:D_mem\|mem~607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685272 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~991 " "Latch d_mem:D_mem\|mem~991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685272 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~799 " "Latch d_mem:D_mem\|mem~799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685272 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~671 " "Latch d_mem:D_mem\|mem~671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685272 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~543 " "Latch d_mem:D_mem\|mem~543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685273 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~927 " "Latch d_mem:D_mem\|mem~927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685273 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~767 " "Latch d_mem:D_mem\|mem~767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685273 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~895 " "Latch d_mem:D_mem\|mem~895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685273 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~639 " "Latch d_mem:D_mem\|mem~639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685273 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1023 " "Latch d_mem:D_mem\|mem~1023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685273 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1375 " "Latch d_mem:D_mem\|mem~1375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685273 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1343 " "Latch d_mem:D_mem\|mem~1343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685273 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1311 " "Latch d_mem:D_mem\|mem~1311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685273 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1407 " "Latch d_mem:D_mem\|mem~1407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685273 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1215 " "Latch d_mem:D_mem\|mem~1215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685274 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1247 " "Latch d_mem:D_mem\|mem~1247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685274 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1183 " "Latch d_mem:D_mem\|mem~1183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685274 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1279 " "Latch d_mem:D_mem\|mem~1279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685274 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1119 " "Latch d_mem:D_mem\|mem~1119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685274 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1087 " "Latch d_mem:D_mem\|mem~1087 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685274 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1055 " "Latch d_mem:D_mem\|mem~1055 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685274 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1151 " "Latch d_mem:D_mem\|mem~1151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685274 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1471 " "Latch d_mem:D_mem\|mem~1471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685274 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1503 " "Latch d_mem:D_mem\|mem~1503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685275 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1439 " "Latch d_mem:D_mem\|mem~1439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685275 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1535 " "Latch d_mem:D_mem\|mem~1535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685275 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~223 " "Latch d_mem:D_mem\|mem~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685275 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~191 " "Latch d_mem:D_mem\|mem~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685275 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~159 " "Latch d_mem:D_mem\|mem~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685275 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~255 " "Latch d_mem:D_mem\|mem~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685275 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~319 " "Latch d_mem:D_mem\|mem~319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685275 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~351 " "Latch d_mem:D_mem\|mem~351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685275 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~287 " "Latch d_mem:D_mem\|mem~287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685275 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~383 " "Latch d_mem:D_mem\|mem~383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685275 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~63 " "Latch d_mem:D_mem\|mem~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685276 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~95 " "Latch d_mem:D_mem\|mem~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685276 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~31 " "Latch d_mem:D_mem\|mem~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685276 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~127 " "Latch d_mem:D_mem\|mem~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685276 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~479 " "Latch d_mem:D_mem\|mem~479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685276 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~447 " "Latch d_mem:D_mem\|mem~447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685276 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~415 " "Latch d_mem:D_mem\|mem~415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685276 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~511 " "Latch d_mem:D_mem\|mem~511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685276 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1759 " "Latch d_mem:D_mem\|mem~1759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685276 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1887 " "Latch d_mem:D_mem\|mem~1887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685276 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1631 " "Latch d_mem:D_mem\|mem~1631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685277 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2015 " "Latch d_mem:D_mem\|mem~2015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685277 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1855 " "Latch d_mem:D_mem\|mem~1855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685277 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1727 " "Latch d_mem:D_mem\|mem~1727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685277 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1599 " "Latch d_mem:D_mem\|mem~1599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685277 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1983 " "Latch d_mem:D_mem\|mem~1983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685277 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1695 " "Latch d_mem:D_mem\|mem~1695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685277 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1823 " "Latch d_mem:D_mem\|mem~1823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685277 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1567 " "Latch d_mem:D_mem\|mem~1567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685277 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1951 " "Latch d_mem:D_mem\|mem~1951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685277 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1919 " "Latch d_mem:D_mem\|mem~1919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685277 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1791 " "Latch d_mem:D_mem\|mem~1791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685277 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~1663 " "Latch d_mem:D_mem\|mem~1663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685278 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:D_mem\|mem~2047 " "Latch d_mem:D_mem\|mem~2047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741751685278 ""}  } { { "d_mem.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741751685278 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[0\] GND " "Pin \"PC_out\[0\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741751689293 "|MIPS_Monociclo|PC_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[1\] GND " "Pin \"PC_out\[1\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Users/user/Desktop/aocc/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741751689293 "|MIPS_Monociclo|PC_out[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741751689293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741751689621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741751698417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741751698417 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7316 " "Implemented 7316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741751698679 ""} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Implemented 160 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741751698679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7154 " "Implemented 7154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741751698679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741751698679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741751698796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 12 00:54:58 2025 " "Processing ended: Wed Mar 12 00:54:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741751698796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741751698796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741751698796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741751698796 ""}
