{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572675768515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572675768515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 13:22:48 2019 " "Processing started: Sat Nov 02 13:22:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572675768515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675768515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675768515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572675768999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572675768999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_compliment.v 4 4 " "Found 4 design units, including 4 entities, in source file two_compliment.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_compliment25 " "Found entity 1: two_compliment25" {  } { { "two_compliment.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/two_compliment.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779817 ""} { "Info" "ISGN_ENTITY_NAME" "2 two_compliment10 " "Found entity 2: two_compliment10" {  } { { "two_compliment.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/two_compliment.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779817 ""} { "Info" "ISGN_ENTITY_NAME" "3 two_compliment9 " "Found entity 3: two_compliment9" {  } { { "two_compliment.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/two_compliment.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779817 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_compliment8 " "Found entity 4: two_compliment8" {  } { { "two_compliment.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/two_compliment.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675779817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.v 6 6 " "Found 6 design units, including 6 entities, in source file shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft " "Found entity 1: shiftleft" {  } { { "shiftleft.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779819 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftleftby1 " "Found entity 2: shiftleftby1" {  } { { "shiftleft.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779819 ""} { "Info" "ISGN_ENTITY_NAME" "3 shiftleftby2 " "Found entity 3: shiftleftby2" {  } { { "shiftleft.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779819 ""} { "Info" "ISGN_ENTITY_NAME" "4 shiftleftby4 " "Found entity 4: shiftleftby4" {  } { { "shiftleft.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779819 ""} { "Info" "ISGN_ENTITY_NAME" "5 shiftleftby8 " "Found entity 5: shiftleftby8" {  } { { "shiftleft.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779819 ""} { "Info" "ISGN_ENTITY_NAME" "6 shiftleftby16 " "Found entity 6: shiftleftby16" {  } { { "shiftleft.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675779819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalize.v 1 1 " "Found 1 design units, including 1 entities, in source file normalize.v" { { "Info" "ISGN_ENTITY_NAME" "1 normalize " "Found entity 1: normalize" {  } { { "normalize.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/normalize.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675779820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_tb " "Found entity 1: multiplier_tb" {  } { { "multiplier_tb.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/multiplier_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675779822 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplier.v(60) " "Verilog HDL Module Instantiation warning at multiplier.v(60): ignored dangling comma in List of Port Connections" {  } { { "multiplier.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/multiplier.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1572675779823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/multiplier.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675779823 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult24 mult.v " "Entity \"mult24\" obtained from \"mult.v\" instead of from Quartus Prime megafunction library" {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 15 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1572675779851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 5 5 " "Found 5 design units, including 5 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult24 " "Found entity 1: mult24" {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779851 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult12 " "Found entity 2: mult12" {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779851 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult6 " "Found entity 3: mult6" {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779851 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult3 " "Found entity 4: mult3" {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779851 ""} { "Info" "ISGN_ENTITY_NAME" "5 FA " "Found entity 5: FA" {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675779851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "find_1_first.v 1 1 " "Found 1 design units, including 1 entities, in source file find_1_first.v" { { "Info" "ISGN_ENTITY_NAME" "1 find_1_first " "Found entity 1: find_1_first" {  } { { "find_1_first.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/find_1_first.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675779853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "export_result.v 3 3 " "Found 3 design units, including 3 entities, in source file export_result.v" { { "Info" "ISGN_ENTITY_NAME" "1 export_result_addsub " "Found entity 1: export_result_addsub" {  } { { "export_result.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/export_result.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779854 ""} { "Info" "ISGN_ENTITY_NAME" "2 export_result_mult " "Found entity 2: export_result_mult" {  } { { "export_result.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/export_result.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779854 ""} { "Info" "ISGN_ENTITY_NAME" "3 export_result_div " "Found entity 3: export_result_div" {  } { { "export_result.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/export_result.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675779854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb.v 3 3 " "Found 3 design units, including 3 entities, in source file clb.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb " "Found entity 1: clb" {  } { { "clb.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/clb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779855 ""} { "Info" "ISGN_ENTITY_NAME" "2 clb3 " "Found entity 2: clb3" {  } { { "clb.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/clb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779855 ""} { "Info" "ISGN_ENTITY_NAME" "3 clb2 " "Found entity 3: clb2" {  } { { "clb.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/clb.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675779855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkspecial.v 1 1 " "Found 1 design units, including 1 entities, in source file checkspecial.v" { { "Info" "ISGN_ENTITY_NAME" "1 checkspecial " "Found entity 1: checkspecial" {  } { { "checkspecial.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/checkspecial.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675779857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 9 9 " "Found 9 design units, including 9 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder3 " "Found entity 1: adder3" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779859 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder6 " "Found entity 2: adder6" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779859 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder8 " "Found entity 3: adder8" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779859 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder9 " "Found entity 4: adder9" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779859 ""} { "Info" "ISGN_ENTITY_NAME" "5 adder10 " "Found entity 5: adder10" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779859 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder12 " "Found entity 6: adder12" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779859 ""} { "Info" "ISGN_ENTITY_NAME" "7 adder24 " "Found entity 7: adder24" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779859 ""} { "Info" "ISGN_ENTITY_NAME" "8 adder25 " "Found entity 8: adder25" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779859 ""} { "Info" "ISGN_ENTITY_NAME" "9 adder26 " "Found entity 9: adder26" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675779859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675779859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "signS multiplier.v(41) " "Verilog HDL Implicit Net warning at multiplier.v(41): created implicit net for \"signS\"" {  } { { "multiplier.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/multiplier.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675779859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572675780084 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signS multiplier.v(41) " "Verilog HDL or VHDL warning at multiplier.v(41): object \"signS\" assigned a value but never read" {  } { { "multiplier.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/multiplier.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572675780146 "|multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 adder8:sub_expB_127 " "Elaborating entity \"adder8\" for hierarchy \"adder8:sub_expB_127\"" {  } { { "multiplier.v" "sub_expB_127" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/multiplier.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675780507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb adder8:sub_expB_127\|clb:clb_1 " "Elaborating entity \"clb\" for hierarchy \"adder8:sub_expB_127\|clb:clb_1\"" {  } { { "adder.v" "clb_1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675780531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb2 adder8:sub_expB_127\|clb2:clb2 " "Elaborating entity \"clb2\" for hierarchy \"adder8:sub_expB_127\|clb2:clb2\"" {  } { { "adder.v" "clb2" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675780549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult24 mult24:mult_two_frac " "Elaborating entity \"mult24\" for hierarchy \"mult24:mult_two_frac\"" {  } { { "multiplier.v" "mult_two_frac" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/multiplier.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675780560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult12 mult24:mult_two_frac\|mult12:block1 " "Elaborating entity \"mult12\" for hierarchy \"mult24:mult_two_frac\|mult12:block1\"" {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675780573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult6 mult24:mult_two_frac\|mult12:block1\|mult6:block1 " "Elaborating entity \"mult6\" for hierarchy \"mult24:mult_two_frac\|mult12:block1\|mult6:block1\"" {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675780606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult3 mult24:mult_two_frac\|mult12:block1\|mult6:block1\|mult3:block1 " "Elaborating entity \"mult3\" for hierarchy \"mult24:mult_two_frac\|mult12:block1\|mult6:block1\|mult3:block1\"" {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675780624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA mult24:mult_two_frac\|mult12:block1\|mult6:block1\|mult3:block1\|FA:block1 " "Elaborating entity \"FA\" for hierarchy \"mult24:mult_two_frac\|mult12:block1\|mult6:block1\|mult3:block1\|FA:block1\"" {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675780671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder6 mult24:mult_two_frac\|mult12:block1\|mult6:block1\|adder6:block5 " "Elaborating entity \"adder6\" for hierarchy \"mult24:mult_two_frac\|mult12:block1\|mult6:block1\|adder6:block5\"" {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675780701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder12 mult24:mult_two_frac\|mult12:block1\|adder12:block5 " "Elaborating entity \"adder12\" for hierarchy \"mult24:mult_two_frac\|mult12:block1\|adder12:block5\"" {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675780767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb3 mult24:mult_two_frac\|mult12:block1\|adder12:block5\|clb3:clb3 " "Elaborating entity \"clb3\" for hierarchy \"mult24:mult_two_frac\|mult12:block1\|adder12:block5\|clb3:clb3\"" {  } { { "adder.v" "clb3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675780779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder24 mult24:mult_two_frac\|adder24:block5 " "Elaborating entity \"adder24\" for hierarchy \"mult24:mult_two_frac\|adder24:block5\"" {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675780979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normalize normalize:normalize_mult " "Elaborating entity \"normalize\" for hierarchy \"normalize:normalize_mult\"" {  } { { "multiplier.v" "normalize_mult" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/multiplier.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675781038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_1_first normalize:normalize_mult\|find_1_first:findbit1 " "Elaborating entity \"find_1_first\" for hierarchy \"normalize:normalize_mult\|find_1_first:findbit1\"" {  } { { "normalize.v" "findbit1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/normalize.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675781053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft normalize:normalize_mult\|shiftleft:shift_left_frac " "Elaborating entity \"shiftleft\" for hierarchy \"normalize:normalize_mult\|shiftleft:shift_left_frac\"" {  } { { "normalize.v" "shift_left_frac" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/normalize.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675781069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleftby16 normalize:normalize_mult\|shiftleft:shift_left_frac\|shiftleftby16:stage4 " "Elaborating entity \"shiftleftby16\" for hierarchy \"normalize:normalize_mult\|shiftleft:shift_left_frac\|shiftleftby16:stage4\"" {  } { { "shiftleft.v" "stage4" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675781081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleftby8 normalize:normalize_mult\|shiftleft:shift_left_frac\|shiftleftby8:stage3 " "Elaborating entity \"shiftleftby8\" for hierarchy \"normalize:normalize_mult\|shiftleft:shift_left_frac\|shiftleftby8:stage3\"" {  } { { "shiftleft.v" "stage3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675781091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleftby4 normalize:normalize_mult\|shiftleft:shift_left_frac\|shiftleftby4:stage2 " "Elaborating entity \"shiftleftby4\" for hierarchy \"normalize:normalize_mult\|shiftleft:shift_left_frac\|shiftleftby4:stage2\"" {  } { { "shiftleft.v" "stage2" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675781101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleftby2 normalize:normalize_mult\|shiftleft:shift_left_frac\|shiftleftby2:stage1 " "Elaborating entity \"shiftleftby2\" for hierarchy \"normalize:normalize_mult\|shiftleft:shift_left_frac\|shiftleftby2:stage1\"" {  } { { "shiftleft.v" "stage1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675781112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleftby1 normalize:normalize_mult\|shiftleft:shift_left_frac\|shiftleftby1:stage0 " "Elaborating entity \"shiftleftby1\" for hierarchy \"normalize:normalize_mult\|shiftleft:shift_left_frac\|shiftleftby1:stage0\"" {  } { { "shiftleft.v" "stage0" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675781123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_compliment10 normalize:normalize_mult\|two_compliment10:cpl_shiftleft " "Elaborating entity \"two_compliment10\" for hierarchy \"normalize:normalize_mult\|two_compliment10:cpl_shiftleft\"" {  } { { "normalize.v" "cpl_shiftleft" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/normalize.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675781134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder10 normalize:normalize_mult\|two_compliment10:cpl_shiftleft\|adder10:add10 " "Elaborating entity \"adder10\" for hierarchy \"normalize:normalize_mult\|two_compliment10:cpl_shiftleft\|adder10:add10\"" {  } { { "two_compliment.v" "add10" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/two_compliment.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675781147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "export_result_mult export_result_mult:export_mult_value " "Elaborating entity \"export_result_mult\" for hierarchy \"export_result_mult:export_mult_value\"" {  } { { "multiplier.v" "export_mult_value" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/multiplier.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675781164 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flagZeroA export_result.v(54) " "Verilog HDL Always Construct warning at export_result.v(54): variable \"flagZeroA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "export_result.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/export_result.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572675781165 "|multiplier|export_result_mult:export_mult_value"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flagInfA export_result.v(54) " "Verilog HDL Always Construct warning at export_result.v(54): variable \"flagInfA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "export_result.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/export_result.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572675781165 "|multiplier|export_result_mult:export_mult_value"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flagNaNA export_result.v(54) " "Verilog HDL Always Construct warning at export_result.v(54): variable \"flagNaNA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "export_result.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/export_result.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572675781165 "|multiplier|export_result_mult:export_mult_value"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flagZeroB export_result.v(54) " "Verilog HDL Always Construct warning at export_result.v(54): variable \"flagZeroB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "export_result.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/export_result.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572675781165 "|multiplier|export_result_mult:export_mult_value"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flagInfB export_result.v(54) " "Verilog HDL Always Construct warning at export_result.v(54): variable \"flagInfB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "export_result.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/export_result.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572675781165 "|multiplier|export_result_mult:export_mult_value"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flagNaNB export_result.v(54) " "Verilog HDL Always Construct warning at export_result.v(54): variable \"flagNaNB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "export_result.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/export_result.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572675781165 "|multiplier|export_result_mult:export_mult_value"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkspecial export_result_mult:export_mult_value\|checkspecial:check_A " "Elaborating entity \"checkspecial\" for hierarchy \"export_result_mult:export_mult_value\|checkspecial:check_A\"" {  } { { "export_result.v" "check_A" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/export_result.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675781180 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 checkspecial.v(32) " "Verilog HDL assignment warning at checkspecial.v(32): truncated value with size 32 to match size of target (1)" {  } { { "checkspecial.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/checkspecial.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572675781181 "|multiplier|export_result_mult:export_mult_value|checkspecial:check_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 checkspecial.v(33) " "Verilog HDL assignment warning at checkspecial.v(33): truncated value with size 32 to match size of target (1)" {  } { { "checkspecial.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/checkspecial.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572675781181 "|multiplier|export_result_mult:export_mult_value|checkspecial:check_A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781297 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781297 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781298 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781298 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781298 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781298 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781298 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781298 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781298 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781298 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781298 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781299 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781299 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781299 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781299 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781299 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781300 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781300 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781300 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781300 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781300 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781300 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781300 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781300 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781301 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781301 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781301 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781301 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781301 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781301 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781302 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781302 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781302 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781302 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781302 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781302 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781303 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781303 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781303 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781303 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781303 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781303 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781303 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781303 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781304 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781304 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781304 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781304 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781305 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781306 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781306 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781306 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781306 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781306 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781306 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781306 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781306 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781306 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781307 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781307 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781307 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781307 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781308 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781308 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781308 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781308 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781308 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781308 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781308 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781308 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781308 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781309 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781309 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781309 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781309 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781310 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781310 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781310 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781310 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781310 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781310 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781310 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781310 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781310 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781311 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781311 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781311 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781311 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781312 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781312 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781312 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781312 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781312 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781312 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781312 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781312 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781314 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781314 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781314 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781314 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781314 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781314 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781315 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781315 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781315 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781315 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781315 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781315 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781316 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781316 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781316 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781316 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781316 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781316 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781317 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781317 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781317 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781317 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781317 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781317 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781318 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781318 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781318 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781318 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781318 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781318 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781318 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781319 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781319 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781319 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781319 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781319 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781320 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781320 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781320 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781320 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781320 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781320 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781320 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781320 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781321 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781321 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781321 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781321 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781323 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781323 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781323 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781324 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781324 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781324 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781324 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781324 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781324 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781324 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781324 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781324 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781325 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781325 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781325 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781326 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781326 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781326 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781326 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781326 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781326 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781326 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781326 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781327 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781327 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781327 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781328 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781328 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781328 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781328 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781328 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781328 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781328 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781328 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781328 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781329 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781330 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781330 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781330 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781330 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781330 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781330 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block5 32 1 " "Port \"cin\" on the entity instantiation of \"block5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block5" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781331 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block3 32 1 " "Port \"cin\" on the entity instantiation of \"block3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block3" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781331 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin block1 32 1 " "Port \"cin\" on the entity instantiation of \"block1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mult.v" "block1" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572675781331 "|multiplier|mult24:mult_two_frac|mult12:block1|mult6:block1|mult3:block1|FA:block1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572675786145 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[31\] GND " "Pin \"result\[31\]\" is stuck at GND" {  } { { "multiplier.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/multiplier.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572675788717 "|multiplier|result[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572675788717 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572675788873 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572675794127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572675794127 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[31\] " "No output dependent on input pin \"A\[31\]\"" {  } { { "multiplier.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/multiplier.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572675795196 "|multiplier|A[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[31\] " "No output dependent on input pin \"B\[31\]\"" {  } { { "multiplier.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/multiplier.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572675795196 "|multiplier|B[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572675795196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1385 " "Implemented 1385 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572675795211 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572675795211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1287 " "Implemented 1287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572675795211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572675795211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 208 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 208 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572675795258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 13:23:15 2019 " "Processing ended: Sat Nov 02 13:23:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572675795258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572675795258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572675795258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675795258 ""}
