

================================================================
== Vitis HLS Report for 'backprop_Pipeline_soft_max_loop2'
================================================================
* Date:           Wed Aug  6 20:24:18 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.609 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.224 us|  0.224 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- soft_max_loop2  |       26|       26|        25|          1|          1|     3|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      87|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      14|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      502|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      502|     228|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_64_1_1_U86  |mux_3_2_64_1_1  |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_171_p2   |         +|   0|  0|   9|           2|           1|
    |ap_condition_497     |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_fu_165_p2  |      icmp|   0|  0|   9|           2|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |xor_ln29_fu_197_p2   |       xor|   0|  0|  65|          64|          65|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  87|          70|          71|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |i_19_fu_54               |   9|          2|    2|          4|
    |net_outputs_0_1_fu_58    |   9|          2|   64|        128|
    |net_outputs_1_1_fu_62    |   9|          2|   64|        128|
    |net_outputs_2_1_fu_66    |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  198|        396|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_19_fu_54                         |   2|   0|    2|          0|
    |i_reg_268                          |   2|   0|    2|          0|
    |icmp_ln27_reg_272                  |   1|   0|    1|          0|
    |net_outputs_0_1_fu_58              |  64|   0|   64|          0|
    |net_outputs_1_1_fu_62              |  64|   0|   64|          0|
    |net_outputs_2_1_fu_66              |  64|   0|   64|          0|
    |tmp_4_reg_286                      |  64|   0|   64|          0|
    |tmp_7_reg_276                      |  64|   0|   64|          0|
    |i_reg_268                          |  64|  32|    2|          0|
    |icmp_ln27_reg_272                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 502|  64|  377|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_1000_p_din0          |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_1000_p_din1          |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_1000_p_dout0         |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_1000_p_ce            |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_1004_p_din0          |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_1004_p_din1          |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_1004_p_dout0         |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_1004_p_ce            |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|net_outputs_2_06            |   in|   64|     ap_none|                  net_outputs_2_06|        scalar|
|net_outputs_1_05            |   in|   64|     ap_none|                  net_outputs_1_05|        scalar|
|net_outputs_0_04            |   in|   64|     ap_none|                  net_outputs_0_04|        scalar|
|activations3_0_4_reload     |   in|   64|     ap_none|           activations3_0_4_reload|        scalar|
|activations3_1_4_reload     |   in|   64|     ap_none|           activations3_1_4_reload|        scalar|
|activations3_2_4_reload     |   in|   64|     ap_none|           activations3_2_4_reload|        scalar|
|sum_reload                  |   in|   64|     ap_none|                        sum_reload|        scalar|
|net_outputs_2_1_out         |  out|   64|      ap_vld|               net_outputs_2_1_out|       pointer|
|net_outputs_2_1_out_ap_vld  |  out|    1|      ap_vld|               net_outputs_2_1_out|       pointer|
|net_outputs_1_1_out         |  out|   64|      ap_vld|               net_outputs_1_1_out|       pointer|
|net_outputs_1_1_out_ap_vld  |  out|    1|      ap_vld|               net_outputs_1_1_out|       pointer|
|net_outputs_0_1_out         |  out|   64|      ap_vld|               net_outputs_0_1_out|       pointer|
|net_outputs_0_1_out_ap_vld  |  out|    1|      ap_vld|               net_outputs_0_1_out|       pointer|
+----------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_19 = alloca i32 1" [data/benchmarks/backprop/backprop.c:17->data/benchmarks/backprop/backprop.c:373]   --->   Operation 28 'alloca' 'i_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%net_outputs_0_1 = alloca i32 1"   --->   Operation 29 'alloca' 'net_outputs_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%net_outputs_1_1 = alloca i32 1"   --->   Operation 30 'alloca' 'net_outputs_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%net_outputs_2_1 = alloca i32 1"   --->   Operation 31 'alloca' 'net_outputs_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sum_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sum_reload"   --->   Operation 32 'read' 'sum_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%activations3_2_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_2_4_reload"   --->   Operation 33 'read' 'activations3_2_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%activations3_1_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_1_4_reload"   --->   Operation 34 'read' 'activations3_1_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%activations3_0_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_0_4_reload"   --->   Operation 35 'read' 'activations3_0_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%net_outputs_0_04_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_0_04"   --->   Operation 36 'read' 'net_outputs_0_04_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%net_outputs_1_05_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_1_05"   --->   Operation 37 'read' 'net_outputs_1_05_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%net_outputs_2_06_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_2_06"   --->   Operation 38 'read' 'net_outputs_2_06_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %net_outputs_2_06_read, i64 %net_outputs_2_1"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %net_outputs_1_05_read, i64 %net_outputs_1_1"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %net_outputs_0_04_read, i64 %net_outputs_0_1"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln17 = store i2 0, i2 %i_19" [data/benchmarks/backprop/backprop.c:17->data/benchmarks/backprop/backprop.c:373]   --->   Operation 42 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc9.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i = load i2 %i_19" [data/benchmarks/backprop/backprop.c:27->data/benchmarks/backprop/backprop.c:373]   --->   Operation 44 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.43ns)   --->   "%icmp_ln27 = icmp_eq  i2 %i, i2 3" [data/benchmarks/backprop/backprop.c:27->data/benchmarks/backprop/backprop.c:373]   --->   Operation 45 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.43ns)   --->   "%add_ln27 = add i2 %i, i2 1" [data/benchmarks/backprop/backprop.c:27->data/benchmarks/backprop/backprop.c:373]   --->   Operation 46 'add' 'add_ln27' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc9.i.split, void %soft_max.exit.exitStub" [data/benchmarks/backprop/backprop.c:27->data/benchmarks/backprop/backprop.c:373]   --->   Operation 47 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.41ns)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_4_reload_read, i64 %activations3_1_4_reload_read, i64 %activations3_2_4_reload_read, i2 %i" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 48 'mux' 'tmp_7' <Predicate = (!icmp_ln27)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.66ns)   --->   "%switch_ln29 = switch i2 %i, void %branch11, i2 0, void %for.inc9.i.split.for.inc9.i.split30_crit_edge, i2 1, void %for.inc9.i.split.for.inc9.i.split30_crit_edge8" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 49 'switch' 'switch_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.66>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln17 = store i2 %add_ln27, i2 %i_19" [data/benchmarks/backprop/backprop.c:17->data/benchmarks/backprop/backprop.c:373]   --->   Operation 50 'store' 'store_ln17' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc9.i" [data/benchmarks/backprop/backprop.c:27->data/benchmarks/backprop/backprop.c:373]   --->   Operation 51 'br' 'br_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.53>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %tmp_7" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 52 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.28ns)   --->   "%xor_ln29 = xor i64 %bitcast_ln29, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 53 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i64 %xor_ln29" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 54 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [10/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 55 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.24>
ST_3 : Operation 56 [9/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 56 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.24>
ST_4 : Operation 57 [8/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 57 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.24>
ST_5 : Operation 58 [7/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 58 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.24>
ST_6 : Operation 59 [6/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 59 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.24>
ST_7 : Operation 60 [5/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 60 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.24>
ST_8 : Operation 61 [4/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 61 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.24>
ST_9 : Operation 62 [3/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 62 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.24>
ST_10 : Operation 63 [2/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 63 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.24>
ST_11 : Operation 64 [1/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 64 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.22>
ST_12 : Operation 65 [14/14] (5.22ns)   --->   "%net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 65 'ddiv' 'net_outputs_1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.22>
ST_13 : Operation 66 [13/14] (5.22ns)   --->   "%net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 66 'ddiv' 'net_outputs_1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.22>
ST_14 : Operation 67 [12/14] (5.22ns)   --->   "%net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 67 'ddiv' 'net_outputs_1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.22>
ST_15 : Operation 68 [11/14] (5.22ns)   --->   "%net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 68 'ddiv' 'net_outputs_1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.22>
ST_16 : Operation 69 [10/14] (5.22ns)   --->   "%net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 69 'ddiv' 'net_outputs_1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.22>
ST_17 : Operation 70 [9/14] (5.22ns)   --->   "%net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 70 'ddiv' 'net_outputs_1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.22>
ST_18 : Operation 71 [8/14] (5.22ns)   --->   "%net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 71 'ddiv' 'net_outputs_1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.22>
ST_19 : Operation 72 [7/14] (5.22ns)   --->   "%net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 72 'ddiv' 'net_outputs_1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.22>
ST_20 : Operation 73 [6/14] (5.22ns)   --->   "%net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 73 'ddiv' 'net_outputs_1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.22>
ST_21 : Operation 74 [5/14] (5.22ns)   --->   "%net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 74 'ddiv' 'net_outputs_1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.22>
ST_22 : Operation 75 [4/14] (5.22ns)   --->   "%net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 75 'ddiv' 'net_outputs_1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.22>
ST_23 : Operation 76 [3/14] (5.22ns)   --->   "%net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 76 'ddiv' 'net_outputs_1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.22>
ST_24 : Operation 77 [2/14] (5.22ns)   --->   "%net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 77 'ddiv' 'net_outputs_1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 88 [1/1] (0.00ns)   --->   "%net_outputs_0_1_load = load i64 %net_outputs_0_1"   --->   Operation 88 'load' 'net_outputs_0_1_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_24 : Operation 89 [1/1] (0.00ns)   --->   "%net_outputs_1_1_load = load i64 %net_outputs_1_1"   --->   Operation 89 'load' 'net_outputs_1_1_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_24 : Operation 90 [1/1] (0.00ns)   --->   "%net_outputs_2_1_load = load i64 %net_outputs_2_1"   --->   Operation 90 'load' 'net_outputs_2_1_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_24 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %net_outputs_2_1_out, i64 %net_outputs_2_1_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_24 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %net_outputs_1_1_out, i64 %net_outputs_1_1_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_24 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %net_outputs_0_1_out, i64 %net_outputs_0_1_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_24 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 5.60>
ST_25 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [data/benchmarks/backprop/backprop.c:17->data/benchmarks/backprop/backprop.c:373]   --->   Operation 78 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:28->data/benchmarks/backprop/backprop.c:373]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/backprop/backprop.c:27->data/benchmarks/backprop/backprop.c:373]   --->   Operation 80 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 81 [1/14] (5.22ns)   --->   "%net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 81 'ddiv' 'net_outputs_1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln29 = store i64 %net_outputs_1, i64 %net_outputs_1_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 82 'store' 'store_ln29' <Predicate = (i == 1)> <Delay = 0.38>
ST_25 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc9.i.split30" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 83 'br' 'br_ln29' <Predicate = (i == 1)> <Delay = 0.00>
ST_25 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln29 = store i64 %net_outputs_1, i64 %net_outputs_0_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 84 'store' 'store_ln29' <Predicate = (i == 0)> <Delay = 0.38>
ST_25 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc9.i.split30" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 85 'br' 'br_ln29' <Predicate = (i == 0)> <Delay = 0.00>
ST_25 : Operation 86 [1/1] (0.38ns)   --->   "%store_ln29 = store i64 %net_outputs_1, i64 %net_outputs_2_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 86 'store' 'store_ln29' <Predicate = (i != 0 & i != 1)> <Delay = 0.38>
ST_25 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc9.i.split30" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 87 'br' 'br_ln29' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ net_outputs_2_06]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_outputs_1_05]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_outputs_0_04]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activations3_0_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activations3_1_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activations3_2_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_outputs_2_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ net_outputs_1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ net_outputs_0_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_19                         (alloca           ) [ 01000000000000000000000000]
net_outputs_0_1              (alloca           ) [ 01111111111111111111111111]
net_outputs_1_1              (alloca           ) [ 01111111111111111111111111]
net_outputs_2_1              (alloca           ) [ 01111111111111111111111111]
sum_reload_read              (read             ) [ 01111111111111111111111111]
activations3_2_4_reload_read (read             ) [ 00000000000000000000000000]
activations3_1_4_reload_read (read             ) [ 00000000000000000000000000]
activations3_0_4_reload_read (read             ) [ 00000000000000000000000000]
net_outputs_0_04_read        (read             ) [ 00000000000000000000000000]
net_outputs_1_05_read        (read             ) [ 00000000000000000000000000]
net_outputs_2_06_read        (read             ) [ 00000000000000000000000000]
store_ln0                    (store            ) [ 00000000000000000000000000]
store_ln0                    (store            ) [ 00000000000000000000000000]
store_ln0                    (store            ) [ 00000000000000000000000000]
store_ln17                   (store            ) [ 00000000000000000000000000]
br_ln0                       (br               ) [ 00000000000000000000000000]
i                            (load             ) [ 01111111111111111111111111]
icmp_ln27                    (icmp             ) [ 01111111111111111111111110]
add_ln27                     (add              ) [ 00000000000000000000000000]
br_ln27                      (br               ) [ 00000000000000000000000000]
tmp_7                        (mux              ) [ 01100000000000000000000000]
switch_ln29                  (switch           ) [ 00000000000000000000000000]
store_ln17                   (store            ) [ 00000000000000000000000000]
br_ln27                      (br               ) [ 00000000000000000000000000]
bitcast_ln29                 (bitcast          ) [ 00000000000000000000000000]
xor_ln29                     (xor              ) [ 00000000000000000000000000]
bitcast_ln29_1               (bitcast          ) [ 01011111111100000000000000]
tmp_4                        (dexp             ) [ 01000000000011111111111111]
specpipeline_ln17            (specpipeline     ) [ 00000000000000000000000000]
speclooptripcount_ln28       (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln27            (specloopname     ) [ 00000000000000000000000000]
net_outputs_1                (ddiv             ) [ 00000000000000000000000000]
store_ln29                   (store            ) [ 00000000000000000000000000]
br_ln29                      (br               ) [ 00000000000000000000000000]
store_ln29                   (store            ) [ 00000000000000000000000000]
br_ln29                      (br               ) [ 00000000000000000000000000]
store_ln29                   (store            ) [ 00000000000000000000000000]
br_ln29                      (br               ) [ 00000000000000000000000000]
net_outputs_0_1_load         (load             ) [ 00000000000000000000000000]
net_outputs_1_1_load         (load             ) [ 00000000000000000000000000]
net_outputs_2_1_load         (load             ) [ 00000000000000000000000000]
write_ln0                    (write            ) [ 00000000000000000000000000]
write_ln0                    (write            ) [ 00000000000000000000000000]
write_ln0                    (write            ) [ 00000000000000000000000000]
ret_ln0                      (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="net_outputs_2_06">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_2_06"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="net_outputs_1_05">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_1_05"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="net_outputs_0_04">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_0_04"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="activations3_0_4_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations3_0_4_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="activations3_1_4_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations3_1_4_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activations3_2_4_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations3_2_4_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="net_outputs_2_1_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_2_1_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="net_outputs_1_1_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_1_1_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="net_outputs_0_1_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_0_1_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3double.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_19_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_19/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="net_outputs_0_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_outputs_0_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="net_outputs_1_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_outputs_1_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="net_outputs_2_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_outputs_2_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sum_reload_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_reload_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="activations3_2_4_reload_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activations3_2_4_reload_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="activations3_1_4_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activations3_1_4_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="activations3_0_4_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activations3_0_4_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="net_outputs_0_04_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_outputs_0_04_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="net_outputs_1_05_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_outputs_1_05_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="net_outputs_2_06_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_outputs_2_06_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="64" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/24 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln0_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="0" index="2" bw="64" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/24 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/24 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="0" index="1" bw="64" slack="11"/>
<pin id="136" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="net_outputs_1/12 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln17_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="2" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln27_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="2" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln27_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_7_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="0" index="2" bw="64" slack="0"/>
<pin id="181" dir="0" index="3" bw="64" slack="0"/>
<pin id="182" dir="0" index="4" bw="2" slack="0"/>
<pin id="183" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln17_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="0" index="1" bw="2" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="bitcast_ln29_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="1"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="xor_ln29_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="bitcast_ln29_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln29_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="24"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/25 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln29_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="24"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/25 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln29_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="24"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/25 "/>
</bind>
</comp>

<comp id="223" class="1004" name="net_outputs_0_1_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="23"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_outputs_0_1_load/24 "/>
</bind>
</comp>

<comp id="227" class="1004" name="net_outputs_1_1_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="23"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_outputs_1_1_load/24 "/>
</bind>
</comp>

<comp id="231" class="1004" name="net_outputs_2_1_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="23"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_outputs_2_1_load/24 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_19_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="242" class="1005" name="net_outputs_0_1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="net_outputs_0_1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="net_outputs_1_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="net_outputs_1_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="net_outputs_2_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="net_outputs_2_1 "/>
</bind>
</comp>

<comp id="263" class="1005" name="sum_reload_read_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="11"/>
<pin id="265" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="sum_reload_read "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="24"/>
<pin id="270" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="272" class="1005" name="icmp_ln27_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="23"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="276" class="1005" name="tmp_7_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="281" class="1005" name="bitcast_ln29_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29_1 "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_4_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="52" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="106" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="100" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="94" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="162" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="88" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="82" pin="2"/><net_sink comp="177" pin=2"/></net>

<net id="187"><net_src comp="76" pin="2"/><net_sink comp="177" pin=3"/></net>

<net id="188"><net_src comp="162" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="193"><net_src comp="171" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="212"><net_src comp="133" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="133" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="133" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="238"><net_src comp="54" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="245"><net_src comp="58" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="252"><net_src comp="62" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="259"><net_src comp="66" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="266"><net_src comp="70" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="271"><net_src comp="162" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="165" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="177" pin="5"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="284"><net_src comp="203" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="289"><net_src comp="137" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="133" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: net_outputs_2_1_out | {24 }
	Port: net_outputs_1_1_out | {24 }
	Port: net_outputs_0_1_out | {24 }
 - Input state : 
	Port: backprop_Pipeline_soft_max_loop2 : net_outputs_2_06 | {1 }
	Port: backprop_Pipeline_soft_max_loop2 : net_outputs_1_05 | {1 }
	Port: backprop_Pipeline_soft_max_loop2 : net_outputs_0_04 | {1 }
	Port: backprop_Pipeline_soft_max_loop2 : activations3_0_4_reload | {1 }
	Port: backprop_Pipeline_soft_max_loop2 : activations3_1_4_reload | {1 }
	Port: backprop_Pipeline_soft_max_loop2 : activations3_2_4_reload | {1 }
	Port: backprop_Pipeline_soft_max_loop2 : sum_reload | {1 }
  - Chain level:
	State 1
		store_ln17 : 1
		i : 1
		icmp_ln27 : 2
		add_ln27 : 2
		br_ln27 : 3
		tmp_7 : 2
		switch_ln29 : 2
		store_ln17 : 3
	State 2
		xor_ln29 : 1
		bitcast_ln29_1 : 1
		tmp_4 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 25
		store_ln29 : 1
		store_ln29 : 1
		store_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|   dexp   |                grp_fu_137               |    26   |   838   |   1844  |
|----------|-----------------------------------------|---------|---------|---------|
|    xor   |             xor_ln29_fu_197             |    0    |    0    |    64   |
|----------|-----------------------------------------|---------|---------|---------|
|    mux   |               tmp_7_fu_177              |    0    |    0    |    14   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln27_fu_165            |    0    |    0    |    9    |
|----------|-----------------------------------------|---------|---------|---------|
|    add   |             add_ln27_fu_171             |    0    |    0    |    9    |
|----------|-----------------------------------------|---------|---------|---------|
|          |        sum_reload_read_read_fu_70       |    0    |    0    |    0    |
|          | activations3_2_4_reload_read_read_fu_76 |    0    |    0    |    0    |
|          | activations3_1_4_reload_read_read_fu_82 |    0    |    0    |    0    |
|   read   | activations3_0_4_reload_read_read_fu_88 |    0    |    0    |    0    |
|          |     net_outputs_0_04_read_read_fu_94    |    0    |    0    |    0    |
|          |    net_outputs_1_05_read_read_fu_100    |    0    |    0    |    0    |
|          |    net_outputs_2_06_read_read_fu_106    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |          write_ln0_write_fu_112         |    0    |    0    |    0    |
|   write  |          write_ln0_write_fu_119         |    0    |    0    |    0    |
|          |          write_ln0_write_fu_126         |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   ddiv   |                grp_fu_133               |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    26   |   838   |   1940  |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| bitcast_ln29_1_reg_281|   64   |
|      i_19_reg_235     |    2   |
|       i_reg_268       |    2   |
|   icmp_ln27_reg_272   |    1   |
|net_outputs_0_1_reg_242|   64   |
|net_outputs_1_1_reg_249|   64   |
|net_outputs_2_1_reg_256|   64   |
|sum_reload_read_reg_263|   64   |
|     tmp_4_reg_286     |   64   |
|     tmp_7_reg_276     |   64   |
+-----------------------+--------+
|         Total         |   453  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_137 |  p1  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  0.387  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   26   |    -   |   838  |  1940  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   453  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   26   |    0   |  1291  |  1949  |
+-----------+--------+--------+--------+--------+
