 
****************************************
Report : area
Design : benes_simple_seq
Version: J-2014.09-SP3
Date   : Fri Jun 18 01:56:48 2021
****************************************

Library(s) Used:

    tcbn28hpcplusbwp30p140lvttt0p8v25c (File: /usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_180a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140lvt_180a/tcbn28hpcplusbwp30p140lvttt0p8v25c.db)

Number of ports:                          571
Number of nets:                          1971
Number of cells:                          364
Number of combinational cells:            264
Number of sequential cells:                80
Number of macros/black boxes:               0
Number of buf/inv:                        264
Number of references:                      22

Combinational area:               1597.679969
Buf/Inv area:                      533.231988
Noncombinational area:            2645.999980
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  4243.679949
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  --------------------------------------------------------
benes_simple_seq                  4243.6799    100.0   299.3760   151.2000  0.0000  benes_simple_seq
first_half_stages_0__group_first_half_0__switch_first_half_0__second_stage
                                   188.6220      4.4    63.8820   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_16
first_half_stages_0__group_first_half_0__switch_first_half_1__second_stage
                                   188.6220      4.4    63.8820   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_15
first_half_stages_0__group_first_half_0__switch_first_half_2__second_stage
                                   188.6220      4.4    63.8820   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_14
first_half_stages_0__group_first_half_0__switch_first_half_3__second_stage
                                   188.6220      4.4    63.8820   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_13
first_half_stages_1__group_first_half_0__switch_first_half_0__second_stage
                                   188.6220      4.4    63.8820   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_12
first_half_stages_1__group_first_half_0__switch_first_half_1__second_stage
                                   188.6220      4.4    63.8820   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_11
first_half_stages_1__group_first_half_1__switch_first_half_0__second_stage
                                   188.6220      4.4    63.8820   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_10
first_half_stages_1__group_first_half_1__switch_first_half_1__second_stage
                                   188.6220      4.4    63.8820   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_9
first_stage_switch_0__first_stage  192.2760      4.5    67.5360   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_0
first_stage_switch_1__first_stage  192.2760      4.5    67.5360   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_19
first_stage_switch_2__first_stage  192.2760      4.5    67.5360   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_18
first_stage_switch_3__first_stage  192.2760      4.5    67.5360   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_17
second_half_stages_2__group_sec_half_0__switch_sec_half_0__third_stage
                                   188.6220      4.4    63.8820   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_8
second_half_stages_2__group_sec_half_0__switch_sec_half_1__third_stage
                                   188.6220      4.4    63.8820   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_7
second_half_stages_2__group_sec_half_1__switch_sec_half_0__third_stage
                                   188.6220      4.4    63.8820   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_6
second_half_stages_2__group_sec_half_1__switch_sec_half_1__third_stage
                                   188.6220      4.4    63.8820   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_5
second_half_stages_3__group_sec_half_0__switch_sec_half_0__third_stage
                                   190.1340      4.5    65.3940   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_4
second_half_stages_3__group_sec_half_0__switch_sec_half_1__third_stage
                                   190.1340      4.5    65.3940   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_3
second_half_stages_3__group_sec_half_0__switch_sec_half_2__third_stage
                                   190.1340      4.5    65.3940   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_2
second_half_stages_3__group_sec_half_0__switch_sec_half_3__third_stage
                                   190.1340      4.5    65.3940   124.7400  0.0000  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_1
--------------------------------  ---------  -------  ---------  ---------  ------  --------------------------------------------------------
Total                                                 1597.6800  2646.0000  0.0000

1
