m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/simulation/modelsim
vControlDecode
Z1 !s110 1512410693
!i10b 1
!s100 Ml:imU>LQT;2WS74K[cI01
I3OcTY4AVM:8DeOl265i4D1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1512246898
8C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ControlDecode.v
FC:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ControlDecode.v
Z4 L0 12
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1512410693.000000
!s107 C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ControlDecode.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline|C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ControlDecode.v|
!i113 1
Z7 o-vlog01compat -work work
Z8 !s92 -vlog01compat -work work +incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline
Z9 tCvgOpt 0
n@control@decode
vControlExecute
R1
!i10b 1
!s100 LE[Lh=QDRDa4<3A8S^CCn1
ITCoEFe7Wc;T;CIzLPka481
R2
R0
R3
8C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ControlExecute.v
FC:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ControlExecute.v
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ControlExecute.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline|C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ControlExecute.v|
!i113 1
R7
R8
R9
n@control@execute
vControlWriteback
R1
!i10b 1
!s100 QgcM;@SU;MFO^EDdl4DgH2
ILT9PG6>bG54CaKag1DHLd2
R2
R0
R3
8C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ControlWriteback.v
FC:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ControlWriteback.v
L0 11
R5
r1
!s85 0
31
R6
!s107 C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ControlWriteback.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline|C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ControlWriteback.v|
!i113 1
R7
R8
R9
n@control@writeback
vDecoder
Z10 !s110 1512410692
!i10b 1
!s100 3<KeF5Y_82k??bH2LGQ=]0
IjzQZ]FHb<?5kHf2nd=O0I2
R2
R0
R3
8C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Decoder.v
FC:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Decoder.v
L0 9
R5
r1
!s85 0
31
Z11 !s108 1512410691.000000
!s107 C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline|C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Decoder.v|
!i113 1
R7
R8
R9
n@decoder
vInstrMemory
R10
!i10b 1
!s100 _B09Q[ciSjQoT;>eY6j[32
IIk9Q3jE@g@32nKWHMkA3c1
R2
R0
R3
8C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/InstrMemory.v
FC:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/InstrMemory.v
L0 39
R5
r1
!s85 0
31
Z12 !s108 1512410692.000000
!s107 C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/InstrMemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline|C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/InstrMemory.v|
!i113 1
R7
R8
R9
n@instr@memory
vMicroprocessor
R10
!i10b 1
!s100 e55:<?c]JEQ^3CYGE2b[W3
IecC^P7fTDV1iMXiANN37k2
R2
R0
R3
8C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Microprocessor.v
FC:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Microprocessor.v
L0 7
R5
r1
!s85 0
31
R12
!s107 C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Microprocessor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline|C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Microprocessor.v|
!i113 1
R7
R8
R9
n@microprocessor
vMult
R10
!i10b 1
!s100 @gDYBTRfU^3jzUE=z9UFh1
I537NBZm@V83d76>0z@M0l3
R2
R0
R3
8C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Mult.v
FC:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Mult.v
L0 9
R5
r1
!s85 0
31
R12
!s107 C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Mult.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline|C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Mult.v|
!i113 1
R7
R8
R9
n@mult
vMux16bit2x1
!s110 1512410691
!i10b 1
!s100 cmEzF3GzZdMjAB?aLN?<k0
I?SG2g_b`S1P_91QF?kfmn0
R2
R0
R3
8C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Mux16bit2x1.v
FC:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Mux16bit2x1.v
L0 7
R5
r1
!s85 0
31
R11
!s107 C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Mux16bit2x1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline|C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/Mux16bit2x1.v|
!i113 1
R7
R8
R9
n@mux16bit2x1
vRegisterBank
R10
!i10b 1
!s100 Vc@Jo>O@T:aK=]B?6o=U>0
IDzK9F9E^n9iEBl2ZD^5g73
R2
R0
R3
8C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/RegisterBank.v
FC:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/RegisterBank.v
L0 7
R5
r1
!s85 0
31
R12
!s107 C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/RegisterBank.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline|C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/RegisterBank.v|
!i113 1
R7
R8
R9
n@register@bank
vULA
R10
!i10b 1
!s100 zAO@fZJ>QOQnlhINmNXj=3
IQ[J;iUW<6??YZ=Jh6H@Cn1
R2
R0
R3
8C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ULA.v
FC:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ULA.v
L0 26
R5
r1
!s85 0
31
R12
!s107 C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ULA.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline|C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline/ULA.v|
!i113 1
R7
R8
R9
n@u@l@a
