<h1 id="id-2019-03-22+2019-03-29Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li><p>Symphony <span class="legacy-color-text-default"><strong>RTL only bugs</strong> s</span>tatistics in last 2 weeks: <strong>Created=3, Resolved=1, Updated=3</strong>. Details in table below.</p></li><li><p>Symphony <strong>RTL+DV bugs</strong> statistics in last 2 weeks: <strong>Created=8, Resolved=9, Updated=13.</strong> Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810</a></p></li><li><p><strong>Legato components TACHL coverage closure is put on-hold</strong> till we will get the Maestro randomizer released and integrated into Symphony environment.</p></li><li>Plan is to keep maintaining current JS-Randomizer till Maestro randomizer is ready for use.</li><li>CTL layer bring-up is put on-hold due to unavailable resources (Sumit was owning this).</li><li>Moving to new interfaces format is in progress... approximately 80% done. Now mostly finding simulation run-time errors which are taking time to debug and resolve.</li><li>Initial sample migration of top_atp testbench to make it fully TACHL-ize (with library functions) is done. <strong>Now working with Maestro team to make TB to be generated via Maestro.</strong></li><li><p>Three days Symphony architecture review meetings with Benoit.  </p></li><li>Worked with <a class="confluence-userlink user-mention" data-account-id="624b3771f813eb00692cb1d7" href="https://arterisip.atlassian.net/wiki/people/624b3771f813eb00692cb1d7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Khaled Labib (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624674b5f40798007056fc6f" href="https://arterisip.atlassian.net/wiki/people/624674b5f40798007056fc6f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Steve Kromer (Deactivated)</a> &amp; <a class="confluence-userlink user-mention" data-account-id="624b374a258562006fa6926d" href="https://arterisip.atlassian.net/wiki/people/624b374a258562006fa6926d?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chandra Veedhi (Deactivated)</a> on Chandra's transition plan to Ncore3 performance modeling. Details shown below in &quot;Miscellaneous items&quot; section.</li><li>Two new consultants will be starting from AumRaj on April 4th 2019.</li><li><strong>Ncore3 &amp; Symphony regressions wont be able to complete in past whole week</strong> due to following issues,<ol><li>Current unfair scheduling configuration in SGE.</li><li>Increase in regression load from Coda-cache regressions.</li><li>Potentially slowness in running regression (due to I/O read-write or general storage slowness) </li></ol></li><li><p><strong>Added 4 critical IT infrastructure issues in Symphony JIRA project to keep track of the progress</strong>.... please see the JIRA table below for details.</p></li><li>Graph below show the gap between total-licenses vs licenses-in-use over time. For more details click this link... <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html</a></li><li>Top graph below shows un-fair and un-balance scheduling scheme we are using all along... we need to immediate attention to fix these issues. <br/><h5 id="id-2019-03-22+2019-03-29Progress:-"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16156431/unfair_scheduling.jpg?api=v2"></span></h5></li><li><h5 id="id-2019-03-22+2019-03-29Progress:-.1"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16156431/sim_licenses.jpg?api=v2"></span></h5></li></ol><h1 id="id-2019-03-22+2019-03-29Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-03-22+2019-03-29Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=12944" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16156431/blockers.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-03-22+2019-03-29Progress:-BugsStatistics:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16156431/bugs_table.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16156431/bugs_trend.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-03-22+2019-03-29Progress:-Symphonyregressiontrendanddetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16156431/regr.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-03-22+2019-03-29Progress:-LegatoTACHLCoverageDetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16156431/tachl_cov.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-03-22+2019-03-29Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Made major break through in generating dv lib and proved it on atp.</p></li><li><p>Made changes to rsimMethods to have the dv libs setup work in parallel with the current test setup</p></li><li><p>Prepared for presentation on Symphony Performance Model.</p></li><li><p>Switch cfg failure debug help to the teammates.</p></li><li><p>Found issues on cpr packet generation while debugging data width adapter configs.</p></li><li><p>Fixed failures from the TACHL lib conversions on switch config.</p></li><li><p>atp vip changes done.Added capability to query on transaction items from interface map.</p></li><li><p>Added test in Runsim using atp dv libs.</p></li><li>Finished with the integration of current ctl_top rtl (gen_wrapper version) into top_ctl testbench. It is compiling and si</li><li>File the following bug(s):<ul><li><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-952" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-952</a></li></ul></li><li>Debugging a failure for READ request which seems like a scoreboard issue due to zero delay RTL (Also point to point connection between Initiator and Taregt)</li><li>Will work on polishing the ctl_scoreboard for completion of any initiated request</li><li><p>Will work on implementing the get_destination/get_source in the ctl_seq_item </p></li><li>Migrated top_smi_4x4_blue and top_smi_5x5_yellow to new interface.</li><li>Migrating top_smi_7x7_hier_yellow</li><li>Made fixes in checkin build but still a lot of simulation errors</li><li>Moved top_atp configs to new interface. Have 2 configs which are yet to be pushed, need to make few changes in them, will move them by the weekend.</li><li><p>fixed bugs in ATP VIP that were causing codegen failures in switch static configs</p></li><li><p>switch coverage waiver work: this is a known bug in Istanbul, per <a class="external-link" href="https://github.com/istanbuljs/nyc/issues/595" rel="nofollow">https://github.com/istanbuljs/nyc/issues/595</a>, and I am trying to track down the resolution, if there was one</p></li></ul><ul><li>Migrated top_smi_7x7_hier_yellow. Need some help as the test fails due to route issue.</li><li><p>Migrating top_smi_16x16_cfg*.</p></li><li>Moved all the top_atp configs to new interface format.</li><li><p>All of these configs have simulation error which is identified primarily because the tb is not getting generated as expected.</p></li><li><p>Have started debugging &amp; fixed 2 configs. There are ATP_VIP issues which is not supporting new format json files. The time consuming factor is that nature of these fixes are different for different configs.</p></li></ul></li></ul><p style="margin-left: 60.0px;"> </p><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Make some progress on sym_sw_arb master locking work.</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-03-22+2019-03-29Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Fixed bug in runsim causing ncore jobs to fail. <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-949?filter=-1" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-949?filter=-1</a></li><li>A lot of discussions with Bhavin regarding grid usage/ scratch3 area. Made a script to cleanup regression scratch3 area of files older than 2 months.<br/> Will maintain the json files though to generate regression trend graphs &amp; tables.</li><li>Moved failing tests with checkin label temporarily to “checkintemp” so that checkin tests are clean.</li><li>Regressions were being queued up a lot so killed old regressions. Hopefully we get in routine with regressions now.</li><li>One observation I made in grid utilization statistics is we always run no more than 73 jobs at any given time. If we have majority of the jobs as compile in this bracket, we are not running simulation jobs even though we have licenses &amp; slots available to run simulation jobs. Till the time we have new grid setup maybe we can ask Bhavin to re-configure.<br/><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16156431/grid_issue1.jpg?api=v2"></span> <span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16156431/grid_issue2.jpg?api=v2"></span></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-03-22+2019-03-29Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Three days of Symphony architecture reviews with Benoit.</li><li>Meeting on nightly regression issues.</li><li>Meeting with Maestro on Testbench parameters passing and DV library organization.</li><li>Phone call / email to potential full time DV candidates.</li><li>Schedule one full time DV candidate on-site interview.</li><li>Multiple sycn-up meetings between DV and Design on our outstanding / blocking items.</li><li>Chandra's transition plan to Ncore performance modeling and bandwidth allocation is as follows,</li></ul></li></ul><p style="margin-left: 90.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16156431/transition_plan.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-03-22+2019-03-29Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>none...</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-03-22+2019-03-29Progress:-LegatoDeliveryStatus:"><u><strong>Legato Delivery Status:</strong></u></h2><p style="margin-left: 30.0px;"><u><strong><br/></strong></u><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16156431/legato_delivery_status.jpg?api=v2"></span></p>