// Seed: 716767233
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wand id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = -1'd0;
  wire id_5;
  wor  id_6 = id_2;
  wire id_7;
  pmos (-1, 1, id_2);
  logic id_8 = -1;
  generate
    if (-1) begin : LABEL_0
      assign id_6 = -1;
    end else begin : LABEL_1
      wire id_9;
    end
  endgenerate
endmodule
module module_1 #(
    parameter id_4 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_10,
      id_9
  );
  inout wire id_5;
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic [1 : id_4] id_13;
  wire id_14;
  logic id_15;
endmodule
