# Cusum-Anomaly-Detection

![Language](https://img.shields.io/badge/languages-VHDL%20%7C%20Python-blue)
![Status](https://img.shields.io/badge/status-active-green)

## Overview
A hardware-software co-design of the **CUSUM (Cumulative Sum)** streaming anomaly detector. This repository includes:
* **Hardware Modules:** A synthesizable VHDL implementation of the CUSUM algorithm.
* **Software Reference:** A Python implementation serving as the "golden model."
* **Validation Tools:** Scripts to compare hardware simulation outputs against software results to verify correctness.

The system is designed to detect anomalies in streaming time-series data (e.g., temperature measurements) by monitoring deviations from a target mean.

## Repository Structure

```text
Cusum-Anomaly-Detection/
├── comparison/                  # Validation tools
│   ├── hardware_detection_output/ # Output logs from VHDL simulation
│   ├── software_detection_outputs/# Output logs from Python script
│   └── compare_outputs.py       # Script to cross-verify HW vs SW results
│
├── hardware_sources/            # VHDL Design Files (Vivado Project Structure)
│   └── sources_1/new/
│       ├── top.vhd              # Top-level module connecting components
│       ├── cusum.vhd            # Core CUSUM algorithm logic
│       ├── cusum_with_feedback.vhd
│       ├── counter.vhd          # Address counter for ROM/Data stream
│       ├── rom_memory.vhd       # Stores test data (temperature values)
│       ├── threashold_comp.vhd  # Logic for threshold comparison
│       └── max.vhd              # Max function implementation
│
├── software_sources/            # Python Reference Implementation
│   ├── binary_values/           # Converted binary data for HW testing
│   ├── integer_values/          # Standard integer data
│   ├── 04-12-22_temperature_measurements.csv # Raw dataset
│   ├── convert_to_binary.py     # Tool to convert CSV data to binary for VHDL
│   └── cusum.py                 # Pure Python CUSUM implementation
│
└── README.md
```
## Workflow
This project follows a verification workflow where software defines the expected behavior for the hardware.

### 1. Data Preparation
Raw data (CSV) is processed using the software tools to generate inputs for both the software model and the hardware testbench.
Script: ```software_sources/convert_to_binary.py```
Input: ```04-12-22_temperature_measurements.csv```
Output: Generates binary files (for VHDL ROM initialization) and integer files.

### 2. Software Reference Run
The Python script runs the CUSUM algorithm on the data to establish the ground truth.
Script: ```software_sources/cusum.py```
Output: Stores detection results in ```comparison/software_detection_outputs/```.

### 3. Hardware Simulation
The VHDL files in hardware_sources/ implement the actual hardware detector.
Top Module: ```top.vhd```
Simulation: Run your Vivado/ModelSim simulation.
Output: Capture the simulation output into ```comparison/hardware_detection_output/```.

### 4. Verification
Finally, the results are compared to ensure the hardware behaves exactly like the software model.
Script: ```text comparison/compare_outputs.py```
Action: Reads both output folders and flags any discrepancies.

## Hardware Implementation 
The hardware design is modular, breaking down the CUSUM calculation into distinct components: 
**ROM Memory:** simulates a sensor stream by reading pre-loaded values.CUSUM Core: Calculates the positive ($S^+$) and negative ($S^-$) drift sums. 
**Threshold Comparator:** Triggers an alarm signal when sums exceed the pre-defined limit ($h$).

## Getting Started
### Prerequisites
Python 3.x (for reference model and validation).
Xilinx Vivado (or any standard VHDL simulator) for hardware synthesis/simulation.

### Running the Comparison
To validate the current outputs, navigate to the comparison folder and run:
```bash
cd comparison
python compare_outputs.py
```
