Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 24 09:42:17 2024
| Host         : abdalrahim_ps running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.697        0.000                      0                   64        0.227        0.000                      0                   64        4.500        0.000                       0                   201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.697        0.000                      0                   64        0.227        0.000                      0                   64        4.500        0.000                       0                   201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 pwm_unit/q_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/q_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.828ns (19.360%)  route 3.449ns (80.640%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.627     5.148    pwm_unit/clk
    SLICE_X1Y31          FDCE                                         r  pwm_unit/q_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  pwm_unit/q_reg_reg[23]/Q
                         net (fo=2, routed)           1.253     6.857    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_3_0[23]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.981 f  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6/O
                         net (fo=1, routed)           0.870     7.851    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.975 f  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_4/O
                         net (fo=33, routed)          1.326     9.301    pwm_unit/gen[0].pwm_helper_n_121
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.124     9.425 r  pwm_unit/q_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     9.425    pwm_unit/q_next[27]
    SLICE_X1Y32          FDCE                                         r  pwm_unit/q_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.511    14.852    pwm_unit/clk
    SLICE_X1Y32          FDCE                                         r  pwm_unit/q_reg_reg[27]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)        0.031    15.122    pwm_unit/q_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 pwm_unit/q_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/q_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.828ns (19.369%)  route 3.447ns (80.631%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.627     5.148    pwm_unit/clk
    SLICE_X1Y31          FDCE                                         r  pwm_unit/q_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  pwm_unit/q_reg_reg[23]/Q
                         net (fo=2, routed)           1.253     6.857    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_3_0[23]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.981 f  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6/O
                         net (fo=1, routed)           0.870     7.851    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.975 f  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_4/O
                         net (fo=33, routed)          1.324     9.299    pwm_unit/gen[0].pwm_helper_n_121
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.124     9.423 r  pwm_unit/q_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     9.423    pwm_unit/q_next[26]
    SLICE_X1Y32          FDCE                                         r  pwm_unit/q_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.511    14.852    pwm_unit/clk
    SLICE_X1Y32          FDCE                                         r  pwm_unit/q_reg_reg[26]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)        0.029    15.120    pwm_unit/q_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 pwm_unit/q_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/q_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.856ns (19.885%)  route 3.449ns (80.115%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.627     5.148    pwm_unit/clk
    SLICE_X1Y31          FDCE                                         r  pwm_unit/q_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  pwm_unit/q_reg_reg[23]/Q
                         net (fo=2, routed)           1.253     6.857    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_3_0[23]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.981 f  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6/O
                         net (fo=1, routed)           0.870     7.851    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.975 f  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_4/O
                         net (fo=33, routed)          1.326     9.301    pwm_unit/gen[0].pwm_helper_n_121
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.152     9.453 r  pwm_unit/q_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     9.453    pwm_unit/q_next[28]
    SLICE_X1Y32          FDCE                                         r  pwm_unit/q_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.511    14.852    pwm_unit/clk
    SLICE_X1Y32          FDCE                                         r  pwm_unit/q_reg_reg[28]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)        0.075    15.166    pwm_unit/q_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 pwm_unit/q_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/q_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 0.856ns (19.894%)  route 3.447ns (80.106%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.627     5.148    pwm_unit/clk
    SLICE_X1Y31          FDCE                                         r  pwm_unit/q_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  pwm_unit/q_reg_reg[23]/Q
                         net (fo=2, routed)           1.253     6.857    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_3_0[23]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.981 f  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6/O
                         net (fo=1, routed)           0.870     7.851    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.975 f  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_4/O
                         net (fo=33, routed)          1.324     9.299    pwm_unit/gen[0].pwm_helper_n_121
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.152     9.451 r  pwm_unit/q_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     9.451    pwm_unit/q_next[29]
    SLICE_X1Y32          FDCE                                         r  pwm_unit/q_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.511    14.852    pwm_unit/clk
    SLICE_X1Y32          FDCE                                         r  pwm_unit/q_reg_reg[29]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)        0.075    15.166    pwm_unit/q_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 pwm_unit/q_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/gen[0].pwm_helper/d_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.828ns (21.398%)  route 3.041ns (78.602%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.627     5.148    pwm_unit/clk
    SLICE_X1Y31          FDCE                                         r  pwm_unit/q_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  pwm_unit/q_reg_reg[23]/Q
                         net (fo=2, routed)           1.253     6.857    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_3_0[23]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.981 r  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6/O
                         net (fo=1, routed)           0.870     7.851    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.975 r  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_4/O
                         net (fo=33, routed)          0.434     8.409    pwm_unit/gen[0].pwm_helper/q_reg_reg[19]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.533 r  pwm_unit/gen[0].pwm_helper/d_reg[7]_i_1/O
                         net (fo=8, routed)           0.485     9.018    pwm_unit/gen[0].pwm_helper/tick
    SLICE_X4Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.506    14.847    pwm_unit/gen[0].pwm_helper/clk
    SLICE_X4Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.867    pwm_unit/gen[0].pwm_helper/d_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 pwm_unit/q_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/gen[0].pwm_helper/d_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.828ns (21.398%)  route 3.041ns (78.602%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.627     5.148    pwm_unit/clk
    SLICE_X1Y31          FDCE                                         r  pwm_unit/q_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  pwm_unit/q_reg_reg[23]/Q
                         net (fo=2, routed)           1.253     6.857    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_3_0[23]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.981 r  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6/O
                         net (fo=1, routed)           0.870     7.851    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.975 r  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_4/O
                         net (fo=33, routed)          0.434     8.409    pwm_unit/gen[0].pwm_helper/q_reg_reg[19]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.533 r  pwm_unit/gen[0].pwm_helper/d_reg[7]_i_1/O
                         net (fo=8, routed)           0.485     9.018    pwm_unit/gen[0].pwm_helper/tick
    SLICE_X4Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.506    14.847    pwm_unit/gen[0].pwm_helper/clk
    SLICE_X4Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.867    pwm_unit/gen[0].pwm_helper/d_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 pwm_unit/q_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/gen[0].pwm_helper/d_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.828ns (21.398%)  route 3.041ns (78.602%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.627     5.148    pwm_unit/clk
    SLICE_X1Y31          FDCE                                         r  pwm_unit/q_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  pwm_unit/q_reg_reg[23]/Q
                         net (fo=2, routed)           1.253     6.857    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_3_0[23]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.981 r  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6/O
                         net (fo=1, routed)           0.870     7.851    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.975 r  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_4/O
                         net (fo=33, routed)          0.434     8.409    pwm_unit/gen[0].pwm_helper/q_reg_reg[19]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.533 r  pwm_unit/gen[0].pwm_helper/d_reg[7]_i_1/O
                         net (fo=8, routed)           0.485     9.018    pwm_unit/gen[0].pwm_helper/tick
    SLICE_X4Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.506    14.847    pwm_unit/gen[0].pwm_helper/clk
    SLICE_X4Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[4]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.867    pwm_unit/gen[0].pwm_helper/d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 pwm_unit/q_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/gen[0].pwm_helper/d_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.828ns (21.398%)  route 3.041ns (78.602%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.627     5.148    pwm_unit/clk
    SLICE_X1Y31          FDCE                                         r  pwm_unit/q_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  pwm_unit/q_reg_reg[23]/Q
                         net (fo=2, routed)           1.253     6.857    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_3_0[23]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.981 r  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6/O
                         net (fo=1, routed)           0.870     7.851    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.975 r  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_4/O
                         net (fo=33, routed)          0.434     8.409    pwm_unit/gen[0].pwm_helper/q_reg_reg[19]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.533 r  pwm_unit/gen[0].pwm_helper/d_reg[7]_i_1/O
                         net (fo=8, routed)           0.485     9.018    pwm_unit/gen[0].pwm_helper/tick
    SLICE_X4Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.506    14.847    pwm_unit/gen[0].pwm_helper/clk
    SLICE_X4Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[6]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.867    pwm_unit/gen[0].pwm_helper/d_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 pwm_unit/q_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/gen[0].pwm_helper/d_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.828ns (21.398%)  route 3.041ns (78.602%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.627     5.148    pwm_unit/clk
    SLICE_X1Y31          FDCE                                         r  pwm_unit/q_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  pwm_unit/q_reg_reg[23]/Q
                         net (fo=2, routed)           1.253     6.857    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_3_0[23]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.981 r  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6/O
                         net (fo=1, routed)           0.870     7.851    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.975 r  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_4/O
                         net (fo=33, routed)          0.434     8.409    pwm_unit/gen[0].pwm_helper/q_reg_reg[19]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.533 r  pwm_unit/gen[0].pwm_helper/d_reg[7]_i_1/O
                         net (fo=8, routed)           0.485     9.018    pwm_unit/gen[0].pwm_helper/tick
    SLICE_X4Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.506    14.847    pwm_unit/gen[0].pwm_helper/clk
    SLICE_X4Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[7]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.867    pwm_unit/gen[0].pwm_helper/d_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 pwm_unit/q_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/gen[0].pwm_helper/d_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.828ns (21.455%)  route 3.031ns (78.545%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.627     5.148    pwm_unit/clk
    SLICE_X1Y31          FDCE                                         r  pwm_unit/q_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  pwm_unit/q_reg_reg[23]/Q
                         net (fo=2, routed)           1.253     6.857    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_3_0[23]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.981 r  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6/O
                         net (fo=1, routed)           0.870     7.851    pwm_unit/gen[0].pwm_helper/q_reg[31]_i_6_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.975 r  pwm_unit/gen[0].pwm_helper/q_reg[31]_i_4/O
                         net (fo=33, routed)          0.434     8.409    pwm_unit/gen[0].pwm_helper/q_reg_reg[19]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.533 r  pwm_unit/gen[0].pwm_helper/d_reg[7]_i_1/O
                         net (fo=8, routed)           0.475     9.008    pwm_unit/gen[0].pwm_helper/tick
    SLICE_X3Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.508    14.849    pwm_unit/gen[0].pwm_helper/clk
    SLICE_X3Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.883    pwm_unit/gen[0].pwm_helper/d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  5.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 pwm_unit/gen[0].pwm_helper/d_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/gen[0].pwm_helper/d_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.223%)  route 0.170ns (47.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.584     1.467    pwm_unit/gen[0].pwm_helper/clk
    SLICE_X4Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  pwm_unit/gen[0].pwm_helper/d_reg_reg[3]/Q
                         net (fo=37, routed)          0.170     1.778    pwm_unit/gen[0].pwm_helper/gen[15].pwm_helper/d_reg_reg[3]
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  pwm_unit/gen[0].pwm_helper/d_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    pwm_unit/gen[0].pwm_helper/plusOp[5]
    SLICE_X3Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.855     1.982    pwm_unit/gen[0].pwm_helper/clk
    SLICE_X3Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[5]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.092     1.596    pwm_unit/gen[0].pwm_helper/d_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 pwm_unit/resolution_regs_reg[13][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/gen[13].pwm_helper/pwm_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.258ns (68.427%)  route 0.119ns (31.573%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.557     1.440    pwm_unit/clk
    SLICE_X9Y29          FDCE                                         r  pwm_unit/resolution_regs_reg[13][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  pwm_unit/resolution_regs_reg[13][8]/Q
                         net (fo=2, routed)           0.119     1.700    pwm_unit/gen[13].pwm_helper/Q[0]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.117     1.817 r  pwm_unit/gen[13].pwm_helper/pwm_reg0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     1.817    pwm_unit/gen[13].pwm_helper/pwm_reg0_carry__0_n_3
    SLICE_X8Y28          FDCE                                         r  pwm_unit/gen[13].pwm_helper/pwm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.824     1.951    pwm_unit/gen[13].pwm_helper/clk
    SLICE_X8Y28          FDCE                                         r  pwm_unit/gen[13].pwm_helper/pwm_reg_reg/C
                         clock pessimism             -0.498     1.453    
    SLICE_X8Y28          FDCE (Hold_fdce_C_D)         0.129     1.582    pwm_unit/gen[13].pwm_helper/pwm_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 pwm_unit/resolution_regs_reg[3][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/gen[3].pwm_helper/pwm_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.283ns (74.038%)  route 0.099ns (25.962%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    pwm_unit/clk
    SLICE_X7Y28          FDCE                                         r  pwm_unit/resolution_regs_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  pwm_unit/resolution_regs_reg[3][8]/Q
                         net (fo=2, routed)           0.099     1.706    pwm_unit/gen[3].pwm_helper/Q[0]
    SLICE_X6Y28          LUT1 (Prop_lut1_I0_O)        0.045     1.751 r  pwm_unit/gen[3].pwm_helper/pwm_reg0_carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     1.751    pwm_unit/gen[3].pwm_helper/pwm_reg0_carry__0_i_1__2_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     1.848 r  pwm_unit/gen[3].pwm_helper/pwm_reg0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     1.848    pwm_unit/gen[3].pwm_helper/pwm_reg0_carry__0_n_3
    SLICE_X6Y28          FDCE                                         r  pwm_unit/gen[3].pwm_helper/pwm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.852     1.979    pwm_unit/gen[3].pwm_helper/clk
    SLICE_X6Y28          FDCE                                         r  pwm_unit/gen[3].pwm_helper/pwm_reg_reg/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y28          FDCE (Hold_fdce_C_D)         0.129     1.608    pwm_unit/gen[3].pwm_helper/pwm_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 pwm_unit/resolution_regs_reg[14][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/gen[14].pwm_helper/pwm_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.283ns (74.038%)  route 0.099ns (25.962%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.586     1.469    pwm_unit/clk
    SLICE_X7Y31          FDCE                                         r  pwm_unit/resolution_regs_reg[14][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  pwm_unit/resolution_regs_reg[14][8]/Q
                         net (fo=2, routed)           0.099     1.709    pwm_unit/gen[14].pwm_helper/Q[0]
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.045     1.754 r  pwm_unit/gen[14].pwm_helper/pwm_reg0_carry__0_i_1__13/O
                         net (fo=1, routed)           0.000     1.754    pwm_unit/gen[14].pwm_helper/pwm_reg0_carry__0_i_1__13_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     1.851 r  pwm_unit/gen[14].pwm_helper/pwm_reg0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     1.851    pwm_unit/gen[14].pwm_helper/pwm_reg0_carry__0_n_3
    SLICE_X6Y31          FDCE                                         r  pwm_unit/gen[14].pwm_helper/pwm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.855     1.982    pwm_unit/gen[14].pwm_helper/clk
    SLICE_X6Y31          FDCE                                         r  pwm_unit/gen[14].pwm_helper/pwm_reg_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y31          FDCE (Hold_fdce_C_D)         0.129     1.611    pwm_unit/gen[14].pwm_helper/pwm_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 pwm_unit/resolution_regs_reg[7][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/gen[7].pwm_helper/pwm_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.283ns (74.038%)  route 0.099ns (25.962%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.553     1.436    pwm_unit/clk
    SLICE_X9Y25          FDCE                                         r  pwm_unit/resolution_regs_reg[7][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.141     1.577 f  pwm_unit/resolution_regs_reg[7][8]/Q
                         net (fo=2, routed)           0.099     1.676    pwm_unit/gen[7].pwm_helper/Q[0]
    SLICE_X8Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.721 r  pwm_unit/gen[7].pwm_helper/pwm_reg0_carry__0_i_1__6/O
                         net (fo=1, routed)           0.000     1.721    pwm_unit/gen[7].pwm_helper/pwm_reg0_carry__0_i_1__6_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     1.818 r  pwm_unit/gen[7].pwm_helper/pwm_reg0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     1.818    pwm_unit/gen[7].pwm_helper/pwm_reg0_carry__0_n_3
    SLICE_X8Y25          FDCE                                         r  pwm_unit/gen[7].pwm_helper/pwm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.820     1.947    pwm_unit/gen[7].pwm_helper/clk
    SLICE_X8Y25          FDCE                                         r  pwm_unit/gen[7].pwm_helper/pwm_reg_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X8Y25          FDCE (Hold_fdce_C_D)         0.129     1.578    pwm_unit/gen[7].pwm_helper/pwm_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 pwm_unit/gen[0].pwm_helper/d_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/gen[0].pwm_helper/d_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.899%)  route 0.159ns (46.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.584     1.467    pwm_unit/gen[0].pwm_helper/clk
    SLICE_X4Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  pwm_unit/gen[0].pwm_helper/d_reg_reg[3]/Q
                         net (fo=37, routed)          0.159     1.767    pwm_unit/gen[0].pwm_helper/gen[15].pwm_helper/d_reg_reg[3]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.045     1.812 r  pwm_unit/gen[0].pwm_helper/d_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.812    pwm_unit/gen[0].pwm_helper/plusOp[6]
    SLICE_X4Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.853     1.980    pwm_unit/gen[0].pwm_helper/clk
    SLICE_X4Y29          FDCE                                         r  pwm_unit/gen[0].pwm_helper/d_reg_reg[6]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X4Y29          FDCE (Hold_fdce_C_D)         0.092     1.559    pwm_unit/gen[0].pwm_helper/d_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 pwm_unit/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    pwm_unit/clk
    SLICE_X1Y26          FDCE                                         r  pwm_unit/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  pwm_unit/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.179     1.786    pwm_unit/q_reg[0]
    SLICE_X1Y26          LUT4 (Prop_lut4_I0_O)        0.045     1.831 r  pwm_unit/q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    pwm_unit/q_next[0]
    SLICE_X1Y26          FDCE                                         r  pwm_unit/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.851     1.978    pwm_unit/clk
    SLICE_X1Y26          FDCE                                         r  pwm_unit/q_reg_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y26          FDCE (Hold_fdce_C_D)         0.091     1.557    pwm_unit/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 pwm_unit/resolution_regs_reg[12][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/gen[12].pwm_helper/pwm_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.299ns (70.911%)  route 0.123ns (29.089%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.588     1.471    pwm_unit/clk
    SLICE_X7Y33          FDCE                                         r  pwm_unit/resolution_regs_reg[12][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.128     1.599 r  pwm_unit/resolution_regs_reg[12][8]/Q
                         net (fo=2, routed)           0.123     1.722    pwm_unit/gen[12].pwm_helper/Q[0]
    SLICE_X6Y34          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.171     1.893 r  pwm_unit/gen[12].pwm_helper/pwm_reg0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     1.893    pwm_unit/gen[12].pwm_helper/pwm_reg0_carry__0_n_3
    SLICE_X6Y34          FDCE                                         r  pwm_unit/gen[12].pwm_helper/pwm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.858     1.985    pwm_unit/gen[12].pwm_helper/clk
    SLICE_X6Y34          FDCE                                         r  pwm_unit/gen[12].pwm_helper/pwm_reg_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.129     1.615    pwm_unit/gen[12].pwm_helper/pwm_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pwm_unit/resolution_regs_reg[8][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/gen[8].pwm_helper/pwm_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.299ns (69.552%)  route 0.131ns (30.448%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.559     1.442    pwm_unit/clk
    SLICE_X11Y31         FDCE                                         r  pwm_unit/resolution_regs_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  pwm_unit/resolution_regs_reg[8][8]/Q
                         net (fo=2, routed)           0.131     1.701    pwm_unit/gen[8].pwm_helper/Q[0]
    SLICE_X10Y31         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.171     1.872 r  pwm_unit/gen[8].pwm_helper/pwm_reg0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     1.872    pwm_unit/gen[8].pwm_helper/pwm_reg0_carry__0_n_3
    SLICE_X10Y31         FDCE                                         r  pwm_unit/gen[8].pwm_helper/pwm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.827     1.954    pwm_unit/gen[8].pwm_helper/clk
    SLICE_X10Y31         FDCE                                         r  pwm_unit/gen[8].pwm_helper/pwm_reg_reg/C
                         clock pessimism             -0.499     1.455    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)         0.129     1.584    pwm_unit/gen[8].pwm_helper/pwm_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 pwm_unit/resolution_regs_reg[10][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_unit/gen[10].pwm_helper/pwm_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.308ns (76.559%)  route 0.094ns (23.441%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.588     1.471    pwm_unit/clk
    SLICE_X2Y31          FDCE                                         r  pwm_unit/resolution_regs_reg[10][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164     1.635 f  pwm_unit/resolution_regs_reg[10][8]/Q
                         net (fo=2, routed)           0.094     1.729    pwm_unit/gen[10].pwm_helper/Q[0]
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.045     1.774 r  pwm_unit/gen[10].pwm_helper/pwm_reg0_carry__0_i_1__9/O
                         net (fo=1, routed)           0.000     1.774    pwm_unit/gen[10].pwm_helper/pwm_reg0_carry__0_i_1__9_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     1.873 r  pwm_unit/gen[10].pwm_helper/pwm_reg0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     1.873    pwm_unit/gen[10].pwm_helper/pwm_reg0_carry__0_n_3
    SLICE_X3Y31          FDCE                                         r  pwm_unit/gen[10].pwm_helper/pwm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.857     1.984    pwm_unit/gen[10].pwm_helper/clk
    SLICE_X3Y31          FDCE                                         r  pwm_unit/gen[10].pwm_helper/pwm_reg_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X3Y31          FDCE (Hold_fdce_C_D)         0.100     1.584    pwm_unit/gen[10].pwm_helper/pwm_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    pwm_unit/q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    pwm_unit/q_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    pwm_unit/q_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    pwm_unit/q_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    pwm_unit/q_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    pwm_unit/q_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    pwm_unit/q_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    pwm_unit/q_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    pwm_unit/q_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    pwm_unit/q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    pwm_unit/q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    pwm_unit/q_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    pwm_unit/q_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    pwm_unit/q_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    pwm_unit/q_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    pwm_unit/q_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    pwm_unit/q_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    pwm_unit/q_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    pwm_unit/q_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    pwm_unit/q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    pwm_unit/q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    pwm_unit/q_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    pwm_unit/q_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    pwm_unit/q_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    pwm_unit/q_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    pwm_unit/q_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    pwm_unit/q_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    pwm_unit/q_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    pwm_unit/q_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_unit/gen[15].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 3.977ns (43.464%)  route 5.174ns (56.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.617     5.138    pwm_unit/gen[15].pwm_helper/clk
    SLICE_X7Y26          FDCE                                         r  pwm_unit/gen[15].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  pwm_unit/gen[15].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           5.174    10.768    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.289 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.289    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[13].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.708ns  (logic 4.025ns (46.227%)  route 4.683ns (53.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.555     5.076    pwm_unit/gen[13].pwm_helper/clk
    SLICE_X8Y28          FDCE                                         r  pwm_unit/gen[13].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  pwm_unit/gen[13].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           4.683    10.277    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.784 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.784    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[12].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.592ns  (logic 4.036ns (46.976%)  route 4.556ns (53.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.628     5.149    pwm_unit/gen[12].pwm_helper/clk
    SLICE_X6Y34          FDCE                                         r  pwm_unit/gen[12].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.518     5.667 r  pwm_unit/gen[12].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           4.556    10.223    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.741 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.741    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[14].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.334ns  (logic 4.033ns (48.395%)  route 4.301ns (51.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.624     5.145    pwm_unit/gen[14].pwm_helper/clk
    SLICE_X6Y31          FDCE                                         r  pwm_unit/gen[14].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  pwm_unit/gen[14].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           4.301     9.964    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.480 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.480    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[10].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.637ns  (logic 3.981ns (52.133%)  route 3.656ns (47.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.627     5.148    pwm_unit/gen[10].pwm_helper/clk
    SLICE_X3Y31          FDCE                                         r  pwm_unit/gen[10].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  pwm_unit/gen[10].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           3.656     9.260    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.785 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.785    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[9].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.407ns  (logic 3.964ns (53.523%)  route 3.442ns (46.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.555     5.076    pwm_unit/gen[9].pwm_helper/clk
    SLICE_X11Y28         FDCE                                         r  pwm_unit/gen[9].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  pwm_unit/gen[9].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           3.442     8.975    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.483 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.483    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[11].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.293ns  (logic 3.960ns (54.292%)  route 3.334ns (45.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.561     5.082    pwm_unit/gen[11].pwm_helper/clk
    SLICE_X9Y33          FDCE                                         r  pwm_unit/gen[11].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  pwm_unit/gen[11].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           3.334     8.872    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.376 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.376    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[8].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 4.022ns (57.237%)  route 3.005ns (42.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.558     5.079    pwm_unit/gen[8].pwm_helper/clk
    SLICE_X10Y31         FDCE                                         r  pwm_unit/gen[8].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  pwm_unit/gen[8].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           3.005     8.602    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.106 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.106    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[7].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.814ns  (logic 4.019ns (58.974%)  route 2.796ns (41.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.549     5.070    pwm_unit/gen[7].pwm_helper/clk
    SLICE_X8Y25          FDCE                                         r  pwm_unit/gen[7].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.518     5.588 r  pwm_unit/gen[7].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           2.796     8.384    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.885 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.885    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[5].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.730ns  (logic 4.032ns (59.916%)  route 2.698ns (40.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.630     5.151    pwm_unit/gen[5].pwm_helper/clk
    SLICE_X2Y33          FDCE                                         r  pwm_unit/gen[5].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  pwm_unit/gen[5].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           2.698     8.367    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.881 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.881    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_unit/gen[1].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.372ns (74.157%)  route 0.478ns (25.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.591     1.474    pwm_unit/gen[1].pwm_helper/clk
    SLICE_X3Y34          FDCE                                         r  pwm_unit/gen[1].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  pwm_unit/gen[1].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           0.478     2.093    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.324 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.324    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[2].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.343ns (71.863%)  route 0.526ns (28.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.584     1.467    pwm_unit/gen[2].pwm_helper/clk
    SLICE_X5Y29          FDCE                                         r  pwm_unit/gen[2].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  pwm_unit/gen[2].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           0.526     2.134    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.336 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.336    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[3].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.374ns (72.846%)  route 0.512ns (27.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    pwm_unit/gen[3].pwm_helper/clk
    SLICE_X6Y28          FDCE                                         r  pwm_unit/gen[3].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  pwm_unit/gen[3].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           0.512     2.142    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.352 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.352    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[4].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.351ns (67.329%)  route 0.655ns (32.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.558     1.441    pwm_unit/gen[4].pwm_helper/clk
    SLICE_X11Y30         FDCE                                         r  pwm_unit/gen[4].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  pwm_unit/gen[4].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           0.655     2.238    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.447 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.447    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[6].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.348ns (63.633%)  route 0.771ns (36.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.585     1.468    pwm_unit/gen[6].pwm_helper/clk
    SLICE_X3Y28          FDCE                                         r  pwm_unit/gen[6].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  pwm_unit/gen[6].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           0.771     2.380    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.587 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.587    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[5].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.380ns (63.978%)  route 0.777ns (36.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.473    pwm_unit/gen[5].pwm_helper/clk
    SLICE_X2Y33          FDCE                                         r  pwm_unit/gen[5].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  pwm_unit/gen[5].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           0.777     2.414    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.629 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.629    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[0].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.347ns (60.916%)  route 0.864ns (39.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.556     1.439    pwm_unit/gen[0].pwm_helper/clk
    SLICE_X9Y28          FDCE                                         r  pwm_unit/gen[0].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  pwm_unit/gen[0].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           0.864     2.444    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.650 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.650    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[7].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.366ns (60.744%)  route 0.883ns (39.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.553     1.436    pwm_unit/gen[7].pwm_helper/clk
    SLICE_X8Y25          FDCE                                         r  pwm_unit/gen[7].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164     1.600 r  pwm_unit/gen[7].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           0.883     2.483    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.685 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.685    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[8].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.369ns (58.836%)  route 0.958ns (41.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.559     1.442    pwm_unit/gen[8].pwm_helper/clk
    SLICE_X10Y31         FDCE                                         r  pwm_unit/gen[8].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  pwm_unit/gen[8].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           0.958     2.564    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.769 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.769    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_unit/gen[11].pwm_helper/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.346ns (53.760%)  route 1.158ns (46.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.561     1.444    pwm_unit/gen[11].pwm_helper/clk
    SLICE_X9Y33          FDCE                                         r  pwm_unit/gen[11].pwm_helper/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  pwm_unit/gen[11].pwm_helper/pwm_reg_reg/Q
                         net (fo=1, routed)           1.158     2.743    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.948 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.948    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           488 Endpoints
Min Delay           488 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[1][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.605ns  (logic 1.607ns (24.331%)  route 4.998ns (75.669%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          3.845     5.301    pwm_unit/sw_IBUF[11]
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.152     5.453 r  pwm_unit/resolution_regs[1][8]_i_1/O
                         net (fo=9, routed)           1.153     6.605    pwm_unit/resolution_regs[1]_1
    SLICE_X3Y33          FDCE                                         r  pwm_unit/resolution_regs_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.512     4.853    pwm_unit/clk
    SLICE_X3Y33          FDCE                                         r  pwm_unit/resolution_regs_reg[1][4]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[1][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.605ns  (logic 1.607ns (24.331%)  route 4.998ns (75.669%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          3.845     5.301    pwm_unit/sw_IBUF[11]
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.152     5.453 r  pwm_unit/resolution_regs[1][8]_i_1/O
                         net (fo=9, routed)           1.153     6.605    pwm_unit/resolution_regs[1]_1
    SLICE_X3Y33          FDCE                                         r  pwm_unit/resolution_regs_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.512     4.853    pwm_unit/clk
    SLICE_X3Y33          FDCE                                         r  pwm_unit/resolution_regs_reg[1][6]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[1][7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.605ns  (logic 1.607ns (24.331%)  route 4.998ns (75.669%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          3.845     5.301    pwm_unit/sw_IBUF[11]
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.152     5.453 r  pwm_unit/resolution_regs[1][8]_i_1/O
                         net (fo=9, routed)           1.153     6.605    pwm_unit/resolution_regs[1]_1
    SLICE_X3Y33          FDCE                                         r  pwm_unit/resolution_regs_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.512     4.853    pwm_unit/clk
    SLICE_X3Y33          FDCE                                         r  pwm_unit/resolution_regs_reg[1][7]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[1][8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.605ns  (logic 1.607ns (24.331%)  route 4.998ns (75.669%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          3.845     5.301    pwm_unit/sw_IBUF[11]
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.152     5.453 r  pwm_unit/resolution_regs[1][8]_i_1/O
                         net (fo=9, routed)           1.153     6.605    pwm_unit/resolution_regs[1]_1
    SLICE_X3Y33          FDCE                                         r  pwm_unit/resolution_regs_reg[1][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.512     4.853    pwm_unit/clk
    SLICE_X3Y33          FDCE                                         r  pwm_unit/resolution_regs_reg[1][8]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[15][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 1.579ns (23.923%)  route 5.022ns (76.077%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          3.845     5.301    pwm_unit/sw_IBUF[11]
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.124     5.425 r  pwm_unit/resolution_regs[15][8]_i_1/O
                         net (fo=9, routed)           1.177     6.601    pwm_unit/resolution_regs[15]_15
    SLICE_X6Y25          FDCE                                         r  pwm_unit/resolution_regs_reg[15][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.500     4.841    pwm_unit/clk
    SLICE_X6Y25          FDCE                                         r  pwm_unit/resolution_regs_reg[15][4]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[15][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 1.579ns (23.923%)  route 5.022ns (76.077%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          3.845     5.301    pwm_unit/sw_IBUF[11]
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.124     5.425 r  pwm_unit/resolution_regs[15][8]_i_1/O
                         net (fo=9, routed)           1.177     6.601    pwm_unit/resolution_regs[15]_15
    SLICE_X6Y25          FDCE                                         r  pwm_unit/resolution_regs_reg[15][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.500     4.841    pwm_unit/clk
    SLICE_X6Y25          FDCE                                         r  pwm_unit/resolution_regs_reg[15][5]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[15][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 1.579ns (23.923%)  route 5.022ns (76.077%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          3.845     5.301    pwm_unit/sw_IBUF[11]
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.124     5.425 r  pwm_unit/resolution_regs[15][8]_i_1/O
                         net (fo=9, routed)           1.177     6.601    pwm_unit/resolution_regs[15]_15
    SLICE_X6Y25          FDCE                                         r  pwm_unit/resolution_regs_reg[15][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.500     4.841    pwm_unit/clk
    SLICE_X6Y25          FDCE                                         r  pwm_unit/resolution_regs_reg[15][6]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[15][7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 1.579ns (23.923%)  route 5.022ns (76.077%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          3.845     5.301    pwm_unit/sw_IBUF[11]
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.124     5.425 r  pwm_unit/resolution_regs[15][8]_i_1/O
                         net (fo=9, routed)           1.177     6.601    pwm_unit/resolution_regs[15]_15
    SLICE_X6Y25          FDCE                                         r  pwm_unit/resolution_regs_reg[15][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.500     4.841    pwm_unit/clk
    SLICE_X6Y25          FDCE                                         r  pwm_unit/resolution_regs_reg[15][7]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[1][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.466ns  (logic 1.607ns (24.858%)  route 4.858ns (75.142%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          3.845     5.301    pwm_unit/sw_IBUF[11]
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.152     5.453 r  pwm_unit/resolution_regs[1][8]_i_1/O
                         net (fo=9, routed)           1.013     6.466    pwm_unit/resolution_regs[1]_1
    SLICE_X3Y30          FDCE                                         r  pwm_unit/resolution_regs_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.508     4.849    pwm_unit/clk
    SLICE_X3Y30          FDCE                                         r  pwm_unit/resolution_regs_reg[1][5]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[15][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.419ns  (logic 1.579ns (24.603%)  route 4.839ns (75.397%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          3.845     5.301    pwm_unit/sw_IBUF[11]
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.124     5.425 r  pwm_unit/resolution_regs[15][8]_i_1/O
                         net (fo=9, routed)           0.994     6.419    pwm_unit/resolution_regs[15]_15
    SLICE_X7Y25          FDCE                                         r  pwm_unit/resolution_regs_reg[15][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.500     4.841    pwm_unit/clk
    SLICE_X7Y25          FDCE                                         r  pwm_unit/resolution_regs_reg[15][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.221ns (27.343%)  route 0.587ns (72.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          0.587     0.808    pwm_unit/sw_IBUF[0]
    SLICE_X3Y27          FDCE                                         r  pwm_unit/resolution_regs_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.853     1.980    pwm_unit/clk
    SLICE_X3Y27          FDCE                                         r  pwm_unit/resolution_regs_reg[6][0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[10][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.229ns (26.235%)  route 0.645ns (73.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          0.645     0.874    pwm_unit/sw_IBUF[1]
    SLICE_X2Y30          FDCE                                         r  pwm_unit/resolution_regs_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.856     1.983    pwm_unit/clk
    SLICE_X2Y30          FDCE                                         r  pwm_unit/resolution_regs_reg[10][1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.221ns (25.215%)  route 0.655ns (74.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          0.655     0.876    pwm_unit/sw_IBUF[0]
    SLICE_X5Y28          FDCE                                         r  pwm_unit/resolution_regs_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.852     1.979    pwm_unit/clk
    SLICE_X5Y28          FDCE                                         r  pwm_unit/resolution_regs_reg[2][0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[6][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.227ns (25.368%)  route 0.668ns (74.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=16, routed)          0.668     0.895    pwm_unit/sw_IBUF[7]
    SLICE_X2Y27          FDCE                                         r  pwm_unit/resolution_regs_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.853     1.980    pwm_unit/clk
    SLICE_X2Y27          FDCE                                         r  pwm_unit/resolution_regs_reg[6][7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pwm_unit/q_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.222ns (24.540%)  route 0.682ns (75.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=200, routed)         0.682     0.904    pwm_unit/reset
    SLICE_X1Y28          FDCE                                         f  pwm_unit/q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.854     1.981    pwm_unit/clk
    SLICE_X1Y28          FDCE                                         r  pwm_unit/q_reg_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pwm_unit/q_reg_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.222ns (24.540%)  route 0.682ns (75.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=200, routed)         0.682     0.904    pwm_unit/reset
    SLICE_X1Y28          FDCE                                         f  pwm_unit/q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.854     1.981    pwm_unit/clk
    SLICE_X1Y28          FDCE                                         r  pwm_unit/q_reg_reg[12]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.234ns (25.883%)  route 0.670ns (74.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=16, routed)          0.670     0.904    pwm_unit/sw_IBUF[5]
    SLICE_X3Y30          FDCE                                         r  pwm_unit/resolution_regs_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.856     1.983    pwm_unit/clk
    SLICE_X3Y30          FDCE                                         r  pwm_unit/resolution_regs_reg[1][5]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[6][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.232ns (25.296%)  route 0.685ns (74.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=16, routed)          0.685     0.916    pwm_unit/sw_IBUF[2]
    SLICE_X3Y27          FDCE                                         r  pwm_unit/resolution_regs_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.853     1.980    pwm_unit/clk
    SLICE_X3Y27          FDCE                                         r  pwm_unit/resolution_regs_reg[6][2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[6][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.217ns (23.581%)  route 0.702ns (76.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          0.702     0.919    pwm_unit/sw_IBUF[3]
    SLICE_X3Y27          FDCE                                         r  pwm_unit/resolution_regs_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.853     1.980    pwm_unit/clk
    SLICE_X3Y27          FDCE                                         r  pwm_unit/resolution_regs_reg[6][3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pwm_unit/resolution_regs_reg[14][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.229ns (24.522%)  route 0.706ns (75.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          0.706     0.935    pwm_unit/sw_IBUF[1]
    SLICE_X6Y30          FDCE                                         r  pwm_unit/resolution_regs_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.854     1.981    pwm_unit/clk
    SLICE_X6Y30          FDCE                                         r  pwm_unit/resolution_regs_reg[14][1]/C





