{
    "llvmpipe_shader": {
        "instruction_count": 225,
        "expected_asm": [
            "LD              s3, a1, 0x0(0)",
            "LWU             s3, s3, 0x4(4)",
            "ADDI            ra, s1, 0x70(112)",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v7, ra, none, 1",
            "ADDI            ra, s1, 0x60(96)",
            "VLE8.V          v10, ra, none, 1",
            "ADDI            ra, s1, 0x50(80)",
            "VLE8.V          v2, ra, none, 1",
            "ADDI            ra, s1, 0x30(48)",
            "VLE8.V          v3, ra, none, 1",
            "ADDI            ra, s1, 0x10(16)",
            "VLE8.V          v4, ra, none, 1",
            "ADDI            ra, s1, 0x40(64)",
            "VLE8.V          v5, ra, none, 1",
            "ADDI            ra, s1, 0x20(32)",
            "VLE8.V          v9, ra, none, 1",
            "VLE8.V          v11, s1, none, 1",
            "VLE8.V          v6, a2, none, 1",
            "ADDI            ra, s1, 0xffffff80(-128)",
            "VSE8.V          v13, ra, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VRGATHEREI16.VV v27, v7, v26, none",
            "VRGATHEREI16.VV v28, v7, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v7, v27",
            "VMV.V.I         v26, 0x0(0)",
            "VRGATHEREI16.VV v27, v10, v26, none",
            "VRGATHEREI16.VV v28, v10, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v10, v27",
            "LUI             ra, 0x30(48)",
            "ADDIW           ra, ra, 0x3(3)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v2, v26, none",
            "VRGATHEREI16.VV v28, v2, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v2, v27",
            "LUI             ra, 0x30(48)",
            "ADDIW           ra, ra, 0x3(3)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v3, v26, none",
            "VRGATHEREI16.VV v28, v3, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v3, v27",
            "LUI             ra, 0x30(48)",
            "ADDIW           ra, ra, 0x3(3)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v4, v26, none",
            "VRGATHEREI16.VV v28, v4, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v4, v27",
            "VMV.V.V         v14, v9",
            "VMV.V.V         v17, v9",
            "VMV.V.V         v8, v9",
            "ADDI            ra, s1, 0xa0(160)",
            "ADD             ra, ra, s10",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFADD.VV        v7, v7, v26, none",
            "ADDI            ra, s1, 0xe0(224)",
            "ADD             ra, ra, s10",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFADD.VV        v10, v10, v26, none",
            "VMV.V.I         v26, 0x0(0)",
            "VRGATHEREI16.VV v27, v14, v26, none",
            "VRGATHEREI16.VV v28, v9, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v14, v27",
            "LUI             ra, 0x10(16)",
            "ADDIW           ra, ra, 0x1(1)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v17, v26, none",
            "VRGATHEREI16.VV v28, v9, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v17, v27",
            "LUI             ra, 0x20(32)",
            "ADDIW           ra, ra, 0x2(2)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v8, v26, none",
            "VRGATHEREI16.VV v28, v9, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v8, v27",
            "VFMUL.VV        v2, v2, v7, none",
            "VFMUL.VV        v3, v3, v10, none",
            "VFMUL.VV        v14, v14, v10, none",
            "VFMUL.VV        v17, v17, v10, none",
            "VFMUL.VV        v8, v8, v10, none",
            "VFADD.VV        v2, v2, v4, none",
            "VMV.V.V         v4, v11",
            "VFADD.VV        v3, v3, v2, none",
            "VMV.V.V         v2, v5",
            "VMV.V.I         v26, 0x0(0)",
            "VRGATHEREI16.VV v27, v4, v26, none",
            "VRGATHEREI16.VV v28, v11, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v4, v27",
            "VMV.V.I         v26, 0x0(0)",
            "VRGATHEREI16.VV v27, v2, v26, none",
            "VRGATHEREI16.VV v28, v5, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v2, v27",
            "VFDIV.VV        v6, v6, v3, none",
            "VMV.V.V         v3, v11",
            "VFMUL.VV        v2, v2, v7, none",
            "LUI             ra, 0x10(16)",
            "ADDIW           ra, ra, 0x1(1)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v3, v26, none",
            "VRGATHEREI16.VV v28, v11, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v3, v27",
            "VFADD.VV        v2, v2, v4, none",
            "VMV.V.V         v4, v11",
            "VFADD.VV        v14, v14, v2, none",
            "VMV.V.V         v2, v5",
            "LUI             ra, 0x30(48)",
            "ADDIW           ra, ra, 0x3(3)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v4, v26, none",
            "VRGATHEREI16.VV v28, v11, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v4, v27",
            "LUI             ra, 0x10(16)",
            "ADDIW           ra, ra, 0x1(1)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v2, v26, none",
            "VRGATHEREI16.VV v28, v5, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v2, v27",
            "VFMUL.VV        v2, v2, v7, none",
            "VFADD.VV        v2, v2, v3, none",
            "VMV.V.V         v3, v11",
            "VFADD.VV        v17, v17, v2, none",
            "VMV.V.V         v2, v5",
            "LUI             ra, 0x20(32)",
            "ADDIW           ra, ra, 0x2(2)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v3, v26, none",
            "VRGATHEREI16.VV v28, v11, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v3, v27",
            "LUI             ra, 0x20(32)",
            "ADDIW           ra, ra, 0x2(2)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v2, v26, none",
            "VRGATHEREI16.VV v28, v5, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v2, v27",
            "VFMUL.VV        v2, v2, v7, none",
            "VFADD.VV        v2, v2, v3, none",
            "VMV.V.V         v3, v5",
            "VFMUL.VV        v14, v14, v6, none",
            "VFMUL.VV        v17, v17, v6, none",
            "VFADD.VV        v8, v8, v2, none",
            "LUI             ra, 0x30(48)",
            "ADDIW           ra, ra, 0x3(3)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v3, v26, none",
            "VRGATHEREI16.VV v28, v5, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v3, v27",
            "VMV.V.V         v2, v9",
            "LUI             ra, 0x30(48)",
            "ADDIW           ra, ra, 0x3(3)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v2, v26, none",
            "VRGATHEREI16.VV v28, v9, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v2, v27",
            "VFMUL.VV        v3, v3, v7, none",
            "VFMUL.VV        v8, v8, v6, none",
            "VFADD.VV        v3, v3, v4, none",
            "VFMUL.VV        v2, v2, v10, none",
            "VFADD.VV        v2, v2, v3, none",
            "ADD.UW          ra, s3, zero",
            "VMV.V.I         v0, 0xe(14)",
            "VXOR.VV         v3, v3, v3, v0.t",
            "VMV.S.X         v3, ra",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "ADDIW           ra, zero, 0x0(0)",
            "VMV.S.X         v27, ra",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VRGATHEREI16.VV v26, v3, v27, none",
            "VMV.V.V         v4, v26",
            "VFMUL.VV        v2, v2, v6, none",
            "VMV.V.V         v3, v4",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VAND.VV         v3, v3, v13, none",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VMSEQ.VV        v0, v3, v12, none",
            "VMERGE.VIM      v3, v26, 0xffffffff(-1)",
            "VMSLT.VX        v26, v3, zero, none",
            "VMV.X.S         ra, v26",
            "ANDI            ra, ra, 0xf(15)",
            "ADD.UW          s3, ra, zero",
            "ADDIW           t1, zero, 0xf(15)",
            "ADD.UW          t3, s3, zero",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          s3, ra, zero",
            "BNE             zero, s7, 0x10(16)",
            "ADDI            gp, gp, 0x13a(314)",
            "AUIPC           t6, 0xffffffea(-22)",
            "JALR            zero, t6, 0xffffff20(-224)",
            "LUI             ra, 0xd(13)",
            "ADDIW           ra, ra, 0xfffffc32(-974)",
            "ADD             gp, gp, ra",
            "AUIPC           t6, 0xffffffea(-22)",
            "JALR            zero, t6, 0xffffff0c(-244)"
        ]
    },
    "dotnet rotate": {
        "instruction_count": 3875,
        "expected_asm": [
            "ADD.UW          t0, a6, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s10, a3, zero",
            "XOR             s10, s10, a4",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          t1, s3, zero",
            "ADD.UW          t3, s10, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s10, ra, zero",
            "XOR             s10, s10, a4",
            "ADD.UW          s10, s10, zero",
            "ADDW            a5, a5, s10",
            "ADD.UW          a5, a5, zero",
            "ADDW            a5, a5, t0",
            "ADD.UW          a5, a5, zero",
            "LWU             t0, s2, 0xfffffe90(-368)",
            "ADD             ra, t0, a5",
            "ADD.UW          s4, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, s4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s4, ra, zero",
            "ADD.UW          ra, s3, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          s3, ra, zero",
            "ADD.UW          s10, s4, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a2, s3, zero",
            "XOR             a2, a2, a3",
            "ADD.UW          a2, a2, zero",
            "ADD.UW          t1, a6, zero",
            "ADD.UW          t3, a2, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a2, ra, zero",
            "XOR             a2, a2, a3",
            "ADD.UW          a2, a2, zero",
            "ADDW            a2, a2, a4",
            "ADD.UW          a2, a2, zero",
            "LWU             ra, s2, 0xfffffe94(-364)",
            "ADDW            a2, a2, ra",
            "ADD.UW          a2, a2, zero",
            "ADD             ra, s10, a2",
            "ADD.UW          a5, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a5, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          ra, a6, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a6, ra, zero",
            "ADD.UW          s10, a5, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "LWU             a4, s2, 0xfffffea4(-348)",
            "ADD.UW          a2, a6, zero",
            "XOR             a2, a2, s3",
            "ADD.UW          a2, a2, zero",
            "ADD.UW          t1, s4, zero",
            "ADD.UW          t3, a2, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a2, ra, zero",
            "XOR             a2, a2, s3",
            "ADD.UW          a2, a2, zero",
            "LWU             ra, s2, 0xfffffe98(-360)",
            "ADDW            a3, a3, ra",
            "ADD.UW          a3, a3, zero",
            "ADDW            a3, a3, a2",
            "ADD.UW          a3, a3, zero",
            "ADD             ra, s10, a3",
            "ADD.UW          t0, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, t0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero",
            "ADD.UW          ra, s4, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          s4, ra, zero",
            "ADD.UW          s10, t0, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a1, s4, zero",
            "XOR             a1, a1, a6",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a5, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "LWU             ra, s2, 0xfffffe9c(-356)",
            "ADDW            s3, s3, ra",
            "ADD.UW          s3, s3, zero",
            "XOR             a1, a1, a6",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a1, zero",
            "ADD.UW          t3, s3, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s3, ra, zero",
            "RORIW           a5, a5, 0x2(2)",
            "ADD.UW          a5, a5, zero",
            "ADD             ra, s10, s3",
            "ADD.UW          a1, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a1, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          s10, a1, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          s0, a5, zero",
            "XOR             s0, s0, s4",
            "ADD.UW          s0, s0, zero",
            "ADD.UW          t1, t0, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "XOR             s0, s0, s4",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xfffffea0(-352)",
            "ADDW            a6, a6, ra",
            "ADD.UW          a6, a6, zero",
            "ADDW            a6, a6, s0",
            "ADD.UW          a6, a6, zero",
            "ADD             ra, s10, a6",
            "ADD.UW          a3, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a3, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a3, ra, zero",
            "ADD.UW          ra, t0, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, ra, zero",
            "ADD.UW          s10, a3, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a2, t0, zero",
            "XOR             a2, a2, a5",
            "ADD.UW          a2, a2, zero",
            "ADD.UW          t1, a1, zero",
            "ADD.UW          t3, a2, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a2, ra, zero",
            "XOR             a2, a2, a5",
            "ADD.UW          a2, a2, zero",
            "ADDW            a2, a2, s4",
            "ADD.UW          a2, a2, zero",
            "ADDW            a2, a2, s10",
            "ADD.UW          a2, a2, zero",
            "ADD             ra, a4, a2",
            "ADD.UW          a4, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          ra, a1, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          a2, a4, zero",
            "RORIW           a2, a2, 0x1b(27)",
            "ADD.UW          a2, a2, zero",
            "ADD.UW          s10, a1, zero",
            "XOR             s10, s10, t0",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          t1, a3, zero",
            "ADD.UW          t3, s10, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s10, ra, zero",
            "XOR             s10, s10, t0",
            "ADD.UW          s10, s10, zero",
            "ADDW            s10, s10, a5",
            "ADD.UW          s10, s10, zero",
            "LWU             ra, s2, 0xfffffea8(-344)",
            "ADDW            s10, s10, ra",
            "ADD.UW          s10, s10, zero",
            "ADD             ra, a2, s10",
            "ADD.UW          a5, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a5, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          ra, a3, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a3, ra, zero",
            "ADD.UW          s10, a5, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a2, a3, zero",
            "XOR             a2, a2, a1",
            "ADD.UW          a2, a2, zero",
            "ADD.UW          t1, a4, zero",
            "ADD.UW          t3, a2, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a2, ra, zero",
            "XOR             a2, a2, a1",
            "ADD.UW          a2, a2, zero",
            "LWU             ra, s2, 0xfffffeac(-340)",
            "ADDW            t0, t0, ra",
            "ADD.UW          t0, t0, zero",
            "ADDW            t0, t0, a2",
            "ADD.UW          t0, t0, zero",
            "ADD             ra, s10, t0",
            "ADD.UW          s0, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, s0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          ra, a4, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          s10, s0, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a2, a4, zero",
            "XOR             a2, a2, a3",
            "ADD.UW          a2, a2, zero",
            "ADD.UW          t1, a5, zero",
            "ADD.UW          t3, a2, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a2, ra, zero",
            "XOR             a2, a2, a3",
            "ADD.UW          a2, a2, zero",
            "LWU             ra, s2, 0xfffffeb0(-336)",
            "ADDW            a1, a1, ra",
            "ADD.UW          a1, a1, zero",
            "ADDW            a1, a1, a2",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, s10, a1",
            "ADD.UW          a2, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a2, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          ra, a5, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          t0, a2, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a1, a5, zero",
            "XOR             a1, a1, a4",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, s0, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "XOR             a1, a1, a4",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xfffffeb4(-332)",
            "ADDW            a3, a3, ra",
            "ADD.UW          a3, a3, zero",
            "ADDW            a3, a3, a1",
            "ADD.UW          a3, a3, zero",
            "ADD             ra, t0, a3",
            "ADD.UW          a6, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a6, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a6, ra, zero",
            "ADD.UW          ra, s0, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          s10, a6, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          t0, s0, zero",
            "XOR             t0, t0, a5",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          t1, a2, zero",
            "ADD.UW          t3, t0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          t0, ra, zero",
            "XOR             t0, t0, a5",
            "ADD.UW          t0, t0, zero",
            "LWU             a3, s2, 0xfffffeb8(-328)",
            "ADDW            t0, t0, a4",
            "ADD.UW          t0, t0, zero",
            "ADDW            t0, t0, s10",
            "ADD.UW          t0, t0, zero",
            "ADD             ra, a3, t0",
            "ADD.UW          a3, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a3, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a3, ra, zero",
            "ADD.UW          ra, a2, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          t0, a3, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s10, a2, zero",
            "XOR             s10, s10, s0",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          t1, a6, zero",
            "ADD.UW          t3, s10, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s10, ra, zero",
            "XOR             s10, s10, s0",
            "ADD.UW          s10, s10, zero",
            "ADDW            s10, s10, a5",
            "ADD.UW          s10, s10, zero",
            "LWU             ra, s2, 0xfffffebc(-324)",
            "ADDW            s10, s10, ra",
            "ADD.UW          s10, s10, zero",
            "ADD             ra, t0, s10",
            "ADD.UW          a4, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          ra, a6, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a6, ra, zero",
            "ADD.UW          t0, a4, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s10, a6, zero",
            "XOR             s10, s10, a2",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          t1, a3, zero",
            "ADD.UW          t3, s10, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s10, ra, zero",
            "XOR             s10, s10, a2",
            "ADD.UW          s10, s10, zero",
            "LWU             ra, s2, 0xfffffec0(-320)",
            "ADDW            s0, s0, ra",
            "ADD.UW          s0, s0, zero",
            "ADDW            s0, s0, s10",
            "ADD.UW          s0, s0, zero",
            "ADD             ra, t0, s0",
            "ADD.UW          a1, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a1, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          ra, a3, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a3, ra, zero",
            "ADD.UW          s10, a1, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          s0, a3, zero",
            "XOR             s0, s0, a6",
            "ADD.UW          s0, s0, zero",
            "ADD.UW          t1, a4, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "XOR             s0, s0, a6",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xfffffec4(-316)",
            "ADDW            a2, a2, ra",
            "ADD.UW          a2, a2, zero",
            "ADDW            a2, a2, s0",
            "ADD.UW          a2, a2, zero",
            "ADD             ra, s10, a2",
            "ADD.UW          a2, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a2, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          ra, a4, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          t0, a2, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s0, a4, zero",
            "XOR             s0, s0, a3",
            "ADD.UW          s0, s0, zero",
            "ADD.UW          t1, a1, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "XOR             s0, s0, a3",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xfffffec8(-312)",
            "ADDW            a6, a6, ra",
            "ADD.UW          a6, a6, zero",
            "ADDW            a6, a6, s0",
            "ADD.UW          a6, a6, zero",
            "ADD             ra, t0, a6",
            "ADD.UW          a6, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a6, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a6, ra, zero",
            "ADD.UW          ra, a1, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          s10, a6, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          t0, a1, zero",
            "XOR             t0, t0, a4",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          t1, a2, zero",
            "ADD.UW          t3, t0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          t0, ra, zero",
            "XOR             t0, t0, a4",
            "ADD.UW          t0, t0, zero",
            "LWU             a5, s2, 0xfffffecc(-308)",
            "ADDW            t0, t0, a3",
            "ADD.UW          t0, t0, zero",
            "ADDW            t0, t0, s10",
            "ADD.UW          t0, t0, zero",
            "ADD             ra, a5, t0",
            "ADD.UW          a5, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a5, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          ra, a2, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          t0, a5, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s10, a2, zero",
            "XOR             s10, s10, a1",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          t1, a6, zero",
            "ADD.UW          t3, s10, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s10, ra, zero",
            "XOR             s10, s10, a1",
            "ADD.UW          s10, s10, zero",
            "ADDW            s10, s10, a4",
            "ADD.UW          s10, s10, zero",
            "LWU             ra, s2, 0xfffffed0(-304)",
            "ADDW            s10, s10, ra",
            "ADD.UW          s10, s10, zero",
            "ADD             ra, t0, s10",
            "ADD.UW          a4, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          ra, a6, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a6, ra, zero",
            "ADD.UW          t0, a4, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s10, a6, zero",
            "XOR             s10, s10, a2",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          t1, a5, zero",
            "ADD.UW          t3, s10, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s10, ra, zero",
            "XOR             s10, s10, a2",
            "ADD.UW          s10, s10, zero",
            "LWU             ra, s2, 0xfffffed4(-300)",
            "ADDW            a1, a1, ra",
            "ADD.UW          a1, a1, zero",
            "ADDW            a1, a1, s10",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, t0, a1",
            "ADD.UW          a3, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a3, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a3, ra, zero",
            "ADD.UW          ra, a5, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          s10, a3, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a1, a5, zero",
            "XOR             a1, a1, a6",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a4, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "XOR             a1, a1, a6",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xfffffed8(-296)",
            "ADDW            a2, a2, ra",
            "ADD.UW          a2, a2, zero",
            "ADDW            a2, a2, a1",
            "ADD.UW          a2, a2, zero",
            "ADD             ra, s10, a2",
            "ADD.UW          s0, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, s0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          ra, a4, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          a2, s0, zero",
            "RORIW           a2, a2, 0x1b(27)",
            "ADD.UW          a2, a2, zero",
            "ADD.UW          a1, a4, zero",
            "XOR             a1, a1, a5",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a3, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "XOR             a1, a1, a5",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xfffffedc(-292)",
            "ADDW            a6, a6, ra",
            "ADD.UW          a6, a6, zero",
            "ADDW            a6, a6, a1",
            "ADD.UW          a6, a6, zero",
            "ADD             ra, a2, a6",
            "ADD.UW          a6, ra, zero",
            "LUI             t1, 0x5a828(370728)",
            "ADDIW           t1, t1, 0xfffff999(-1639)",
            "ADD.UW          t3, a6, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a6, ra, zero",
            "ADD.UW          ra, a3, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a3, ra, zero",
            "ADD.UW          a1, a6, zero",
            "RORIW           a1, a1, 0x1b(27)",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t0, a3, zero",
            "XOR             t0, t0, a4",
            "ADD.UW          t0, t0, zero",
            "XOR             t0, t0, s0",
            "ADD.UW          t0, t0, zero",
            "LWU             s10, s2, 0xfffffee0(-288)",
            "ADDW            t0, t0, a5",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          t1, a1, zero",
            "ADD.UW          t3, t0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero",
            "RORIW           s0, s0, 0x2(2)",
            "ADD.UW          s0, s0, zero",
            "ADD             ra, s10, t0",
            "ADD.UW          a5, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a5, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          t0, a5, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s10, s0, zero",
            "XOR             s10, s10, a3",
            "ADD.UW          s10, s10, zero",
            "XOR             s10, s10, a6",
            "ADD.UW          s10, s10, zero",
            "ADDW            s10, s10, a4",
            "ADD.UW          s10, s10, zero",
            "LWU             ra, s2, 0xfffffee4(-284)",
            "ADDW            s10, s10, ra",
            "ADD.UW          s10, s10, zero",
            "ADD             ra, t0, s10",
            "ADD.UW          a4, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          ra, a6, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a6, ra, zero",
            "ADD.UW          t0, a4, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s10, a6, zero",
            "XOR             s10, s10, s0",
            "ADD.UW          s10, s10, zero",
            "XOR             s10, s10, a5",
            "ADD.UW          s10, s10, zero",
            "LWU             ra, s2, 0xfffffee8(-280)",
            "ADDW            a3, a3, ra",
            "ADD.UW          a3, a3, zero",
            "ADDW            a3, a3, s10",
            "ADD.UW          a3, a3, zero",
            "ADD             ra, t0, a3",
            "ADD.UW          a2, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a2, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          ra, a5, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          s10, a2, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a1, a5, zero",
            "XOR             a1, a1, a6",
            "ADD.UW          a1, a1, zero",
            "XOR             a1, a1, a4",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xfffffeec(-276)",
            "ADDW            s0, s0, ra",
            "ADD.UW          s0, s0, zero",
            "ADDW            s0, s0, a1",
            "ADD.UW          s0, s0, zero",
            "ADD             ra, s10, s0",
            "ADD.UW          a1, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a1, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          ra, a4, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          t0, a1, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s0, a4, zero",
            "XOR             s0, s0, a5",
            "ADD.UW          s0, s0, zero",
            "XOR             s0, s0, a2",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xfffffef0(-272)",
            "ADDW            a6, a6, ra",
            "ADD.UW          a6, a6, zero",
            "ADDW            a6, a6, s0",
            "ADD.UW          a6, a6, zero",
            "ADD             ra, t0, a6",
            "ADD.UW          a6, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a6, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a6, ra, zero",
            "ADD.UW          ra, a2, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          s10, a6, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          t0, a2, zero",
            "XOR             t0, t0, a4",
            "ADD.UW          t0, t0, zero",
            "XOR             t0, t0, a1",
            "ADD.UW          t0, t0, zero",
            "LWU             a3, s2, 0xfffffef4(-268)",
            "ADDW            t0, t0, a5",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          t1, s10, zero",
            "ADD.UW          t3, t0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero",
            "RORIW           a1, a1, 0x2(2)",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, a3, t0",
            "ADD.UW          a5, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a5, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          t0, a5, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s10, a1, zero",
            "XOR             s10, s10, a2",
            "ADD.UW          s10, s10, zero",
            "XOR             s10, s10, a6",
            "ADD.UW          s10, s10, zero",
            "ADDW            s10, s10, a4",
            "ADD.UW          s10, s10, zero",
            "LWU             ra, s2, 0xfffffef8(-264)",
            "ADDW            s10, s10, ra",
            "ADD.UW          s10, s10, zero",
            "ADD             ra, t0, s10",
            "ADD.UW          a4, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          ra, a6, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a6, ra, zero",
            "ADD.UW          t0, a4, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s10, a6, zero",
            "XOR             s10, s10, a1",
            "ADD.UW          s10, s10, zero",
            "XOR             s10, s10, a5",
            "ADD.UW          s10, s10, zero",
            "LWU             ra, s2, 0xfffffefc(-260)",
            "ADDW            a2, a2, ra",
            "ADD.UW          a2, a2, zero",
            "ADDW            a2, a2, s10",
            "ADD.UW          a2, a2, zero",
            "ADD             ra, t0, a2",
            "ADD.UW          s0, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, s0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          ra, a5, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          s10, s0, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a2, a5, zero",
            "XOR             a2, a2, a6",
            "ADD.UW          a2, a2, zero",
            "XOR             a2, a2, a4",
            "ADD.UW          a2, a2, zero",
            "LWU             ra, s2, 0xffffff00(-256)",
            "ADDW            a1, a1, ra",
            "ADD.UW          a1, a1, zero",
            "ADDW            a1, a1, a2",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, s10, a1",
            "ADD.UW          s10, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, s10, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s10, ra, zero",
            "ADD.UW          ra, a4, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          a2, s10, zero",
            "RORIW           a2, a2, 0x1b(27)",
            "ADD.UW          a2, a2, zero",
            "ADD.UW          a1, a4, zero",
            "XOR             a1, a1, a5",
            "ADD.UW          a1, a1, zero",
            "XOR             a1, a1, s0",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xffffff04(-252)",
            "ADDW            a6, a6, ra",
            "ADD.UW          a6, a6, zero",
            "ADDW            a6, a6, a1",
            "ADD.UW          a6, a6, zero",
            "ADD             ra, a2, a6",
            "ADD.UW          a6, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a6, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a6, ra, zero",
            "ADD.UW          ra, s0, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          a1, a6, zero",
            "RORIW           a1, a1, 0x1b(27)",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t0, s0, zero",
            "XOR             t0, t0, a4",
            "ADD.UW          t0, t0, zero",
            "XOR             t0, t0, s10",
            "ADD.UW          t0, t0, zero",
            "LWU             a3, s2, 0xffffff08(-248)",
            "ADDW            t0, t0, a5",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          t1, a1, zero",
            "ADD.UW          t3, t0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero",
            "RORIW           s10, s10, 0x2(2)",
            "ADD.UW          s10, s10, zero",
            "ADD             ra, a3, t0",
            "ADD.UW          a5, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a5, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          t0, a5, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a1, s10, zero",
            "XOR             a1, a1, s0",
            "ADD.UW          a1, a1, zero",
            "XOR             a1, a1, a6",
            "ADD.UW          a1, a1, zero",
            "ADDW            a1, a1, a4",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xffffff0c(-244)",
            "ADDW            a1, a1, ra",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, t0, a1",
            "ADD.UW          a4, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          ra, a6, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a6, ra, zero",
            "ADD.UW          t0, a4, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a1, a6, zero",
            "XOR             a1, a1, s10",
            "ADD.UW          a1, a1, zero",
            "XOR             a1, a1, a5",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xffffff10(-240)",
            "ADDW            s0, s0, ra",
            "ADD.UW          s0, s0, zero",
            "ADDW            s0, s0, a1",
            "ADD.UW          s0, s0, zero",
            "ADD             ra, t0, s0",
            "ADD.UW          a2, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a2, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          ra, a5, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          a1, a2, zero",
            "RORIW           a1, a1, 0x1b(27)",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          s0, a5, zero",
            "XOR             s0, s0, a6",
            "ADD.UW          s0, s0, zero",
            "XOR             s0, s0, a4",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xffffff14(-236)",
            "ADDW            s10, s10, ra",
            "ADD.UW          s10, s10, zero",
            "ADDW            s10, s10, s0",
            "ADD.UW          s10, s10, zero",
            "ADD             ra, a1, s10",
            "ADD.UW          s10, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, s10, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s10, ra, zero",
            "ADD.UW          ra, a4, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          t0, s10, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s0, a4, zero",
            "XOR             s0, s0, a5",
            "ADD.UW          s0, s0, zero",
            "XOR             s0, s0, a2",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xffffff18(-232)",
            "ADDW            a6, a6, ra",
            "ADD.UW          a6, a6, zero",
            "ADDW            a6, a6, s0",
            "ADD.UW          a6, a6, zero",
            "ADD             ra, t0, a6",
            "ADD.UW          s0, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, s0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          ra, a2, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          a1, s0, zero",
            "RORIW           a1, a1, 0x1b(27)",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t0, a2, zero",
            "XOR             t0, t0, a4",
            "ADD.UW          t0, t0, zero",
            "XOR             t0, t0, s10",
            "ADD.UW          t0, t0, zero",
            "LWU             a3, s2, 0xffffff1c(-228)",
            "ADDW            t0, t0, a5",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          t1, a1, zero",
            "ADD.UW          t3, t0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero",
            "RORIW           s10, s10, 0x2(2)",
            "ADD.UW          s10, s10, zero",
            "ADD             ra, a3, t0",
            "ADD.UW          a5, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a5, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          t0, a5, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a1, s10, zero",
            "XOR             a1, a1, a2",
            "ADD.UW          a1, a1, zero",
            "XOR             a1, a1, s0",
            "ADD.UW          a1, a1, zero",
            "ADDW            a1, a1, a4",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xffffff20(-224)",
            "ADDW            a1, a1, ra",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, t0, a1",
            "ADD.UW          a4, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          ra, s0, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          t0, a4, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a1, s0, zero",
            "XOR             a1, a1, s10",
            "ADD.UW          a1, a1, zero",
            "XOR             a1, a1, a5",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xffffff24(-220)",
            "ADDW            a2, a2, ra",
            "ADD.UW          a2, a2, zero",
            "ADDW            a2, a2, a1",
            "ADD.UW          a2, a2, zero",
            "ADD             ra, t0, a2",
            "ADD.UW          a3, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a3, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a3, ra, zero",
            "ADD.UW          ra, a5, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          t0, a3, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a2, a5, zero",
            "XOR             a2, a2, s0",
            "ADD.UW          a2, a2, zero",
            "XOR             a2, a2, a4",
            "ADD.UW          a2, a2, zero",
            "LWU             ra, s2, 0xffffff28(-216)",
            "ADDW            s10, s10, ra",
            "ADD.UW          s10, s10, zero",
            "ADDW            s10, s10, a2",
            "ADD.UW          s10, s10, zero",
            "ADD             ra, t0, s10",
            "ADD.UW          a2, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a2, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          ra, a4, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          t0, a2, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s10, a4, zero",
            "XOR             s10, s10, a5",
            "ADD.UW          s10, s10, zero",
            "XOR             s10, s10, a3",
            "ADD.UW          s10, s10, zero",
            "LWU             ra, s2, 0xffffff2c(-212)",
            "ADDW            s0, s0, ra",
            "ADD.UW          s0, s0, zero",
            "ADDW            s0, s0, s10",
            "ADD.UW          s0, s0, zero",
            "ADD             ra, t0, s0",
            "ADD.UW          a6, ra, zero",
            "LUI             t1, 0x6ed9f(454047)",
            "ADDIW           t1, t1, 0xfffffba1(-1119)",
            "ADD.UW          t3, a6, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a6, ra, zero",
            "ADD.UW          ra, a3, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a3, ra, zero",
            "ADD.UW          s10, a6, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a1, a2, zero",
            "OR              a1, a1, a4",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a3, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          s0, a2, zero",
            "ADD.UW          t1, a4, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "OR              s0, s0, a1",
            "ADD.UW          s0, s0, zero",
            "LWU             a1, s2, 0xffffff30(-208)",
            "ADDW            s10, s10, a5",
            "ADD.UW          s10, s10, zero",
            "ADDW            s10, s10, s0",
            "ADD.UW          s10, s10, zero",
            "ADD             ra, a1, s10",
            "ADD.UW          a5, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, a5, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          ra, a2, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          s10, a5, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a1, a6, zero",
            "OR              a1, a1, a3",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a2, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          t0, a6, zero",
            "ADD.UW          t1, a3, zero",
            "ADD.UW          t3, t0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          t0, ra, zero",
            "OR              t0, t0, a1",
            "ADD.UW          t0, t0, zero",
            "ADDW            t0, t0, a4",
            "ADD.UW          t0, t0, zero",
            "LWU             ra, s2, 0xffffff34(-204)",
            "ADDW            t0, t0, ra",
            "ADD.UW          t0, t0, zero",
            "ADD             ra, s10, t0",
            "ADD.UW          a4, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, a4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          ra, a6, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a6, ra, zero",
            "ADD.UW          t0, a4, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s10, a5, zero",
            "OR              s10, s10, a2",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          t1, a6, zero",
            "ADD.UW          t3, s10, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s10, ra, zero",
            "ADD.UW          a1, a5, zero",
            "ADD.UW          t1, a2, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "OR              a1, a1, s10",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xffffff38(-200)",
            "ADDW            a3, a3, ra",
            "ADD.UW          a3, a3, zero",
            "ADDW            a3, a3, a1",
            "ADD.UW          a3, a3, zero",
            "ADD             ra, t0, a3",
            "ADD.UW          s10, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, s10, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s10, ra, zero",
            "ADD.UW          ra, a5, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          t0, s10, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a1, a4, zero",
            "OR              a1, a1, a6",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a5, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          s0, a4, zero",
            "ADD.UW          t1, a6, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "OR              s0, s0, a1",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xffffff3c(-196)",
            "ADDW            a2, a2, ra",
            "ADD.UW          a2, a2, zero",
            "ADDW            a2, a2, s0",
            "ADD.UW          a2, a2, zero",
            "ADD             ra, t0, a2",
            "ADD.UW          a2, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, a2, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          ra, a4, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          t0, a2, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a1, s10, zero",
            "OR              a1, a1, a5",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a4, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          s0, s10, zero",
            "ADD.UW          t1, a5, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "OR              s0, s0, a1",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xffffff40(-192)",
            "ADDW            a6, a6, ra",
            "ADD.UW          a6, a6, zero",
            "ADDW            a6, a6, s0",
            "ADD.UW          a6, a6, zero",
            "ADD             ra, t0, a6",
            "ADD.UW          a3, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, a3, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a3, ra, zero",
            "ADD.UW          ra, s10, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          s10, ra, zero",
            "ADD.UW          a1, a3, zero",
            "RORIW           a1, a1, 0x1b(27)",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          s0, a2, zero",
            "OR              s0, s0, a4",
            "ADD.UW          s0, s0, zero",
            "ADD.UW          t1, s10, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          t0, a2, zero",
            "ADD.UW          t1, a4, zero",
            "ADD.UW          t3, t0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          t0, ra, zero",
            "OR              t0, t0, s0",
            "ADD.UW          t0, t0, zero",
            "LWU             s0, s2, 0xffffff44(-188)",
            "ADDW            a1, a1, a5",
            "ADD.UW          a1, a1, zero",
            "ADDW            a1, a1, t0",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, s0, a1",
            "ADD.UW          a5, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, a5, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          ra, a2, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          t0, a5, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s0, a3, zero",
            "OR              s0, s0, s10",
            "ADD.UW          s0, s0, zero",
            "ADD.UW          t1, a2, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          a1, a3, zero",
            "ADD.UW          t1, s10, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "OR              a1, a1, s0",
            "ADD.UW          a1, a1, zero",
            "ADDW            a1, a1, a4",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xffffff48(-184)",
            "ADDW            a1, a1, ra",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, t0, a1",
            "ADD.UW          a4, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, a4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          ra, a3, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a3, ra, zero",
            "ADD.UW          t0, a4, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a1, a5, zero",
            "OR              a1, a1, a2",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a3, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          s0, a5, zero",
            "ADD.UW          t1, a2, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "OR              s0, s0, a1",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xffffff4c(-180)",
            "ADDW            s10, s10, ra",
            "ADD.UW          s10, s10, zero",
            "ADDW            s10, s10, s0",
            "ADD.UW          s10, s10, zero",
            "ADD             ra, t0, s10",
            "ADD.UW          s10, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, s10, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s10, ra, zero",
            "ADD.UW          ra, a5, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          t0, s10, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a1, a4, zero",
            "OR              a1, a1, a3",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a5, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          s0, a4, zero",
            "ADD.UW          t1, a3, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "OR              s0, s0, a1",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xffffff50(-176)",
            "ADDW            a2, a2, ra",
            "ADD.UW          a2, a2, zero",
            "ADDW            a2, a2, s0",
            "ADD.UW          a2, a2, zero",
            "ADD             ra, t0, a2",
            "ADD.UW          a2, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, a2, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          ra, a4, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          t0, a2, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a1, s10, zero",
            "OR              a1, a1, a5",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a4, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          s0, s10, zero",
            "ADD.UW          t1, a5, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "OR              s0, s0, a1",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xffffff54(-172)",
            "ADDW            a3, a3, ra",
            "ADD.UW          a3, a3, zero",
            "ADDW            a3, a3, s0",
            "ADD.UW          a3, a3, zero",
            "ADD             ra, t0, a3",
            "ADD.UW          a3, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, a3, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a3, ra, zero",
            "ADD.UW          ra, s10, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          s10, ra, zero",
            "ADD.UW          a1, a3, zero",
            "RORIW           a1, a1, 0x1b(27)",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          s0, a2, zero",
            "OR              s0, s0, a4",
            "ADD.UW          s0, s0, zero",
            "ADD.UW          t1, s10, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          t0, a2, zero",
            "ADD.UW          t1, a4, zero",
            "ADD.UW          t3, t0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          t0, ra, zero",
            "OR              t0, t0, s0",
            "ADD.UW          t0, t0, zero",
            "LWU             s0, s2, 0xffffff58(-168)",
            "ADDW            a1, a1, a5",
            "ADD.UW          a1, a1, zero",
            "ADDW            a1, a1, t0",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, s0, a1",
            "ADD.UW          a5, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, a5, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          ra, a2, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          t0, a5, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s0, a3, zero",
            "OR              s0, s0, s10",
            "ADD.UW          s0, s0, zero",
            "ADD.UW          t1, a2, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          a1, a3, zero",
            "ADD.UW          t1, s10, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "OR              a1, a1, s0",
            "ADD.UW          a1, a1, zero",
            "ADDW            a1, a1, a4",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xffffff5c(-164)",
            "ADDW            a1, a1, ra",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, t0, a1",
            "ADD.UW          a4, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, a4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          ra, a3, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a3, ra, zero",
            "ADD.UW          t0, a4, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a1, a5, zero",
            "OR              a1, a1, a2",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a3, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          s0, a5, zero",
            "ADD.UW          t1, a2, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "OR              s0, s0, a1",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xffffff60(-160)",
            "ADDW            s10, s10, ra",
            "ADD.UW          s10, s10, zero",
            "ADDW            s10, s10, s0",
            "ADD.UW          s10, s10, zero",
            "ADD             ra, t0, s10",
            "ADD.UW          s10, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, s10, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s10, ra, zero",
            "ADD.UW          ra, a5, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          t0, s10, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a1, a4, zero",
            "OR              a1, a1, a3",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a5, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          s0, a4, zero",
            "ADD.UW          t1, a3, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "OR              s0, s0, a1",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xffffff64(-156)",
            "ADDW            a2, a2, ra",
            "ADD.UW          a2, a2, zero",
            "ADDW            a2, a2, s0",
            "ADD.UW          a2, a2, zero",
            "ADD             ra, t0, a2",
            "ADD.UW          a2, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, a2, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          ra, a4, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          t0, a2, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a1, s10, zero",
            "OR              a1, a1, a5",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a4, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          s0, s10, zero",
            "ADD.UW          t1, a5, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "OR              s0, s0, a1",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xffffff68(-152)",
            "ADDW            a3, a3, ra",
            "ADD.UW          a3, a3, zero",
            "ADDW            a3, a3, s0",
            "ADD.UW          a3, a3, zero",
            "ADD             ra, t0, a3",
            "ADD.UW          a3, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, a3, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a3, ra, zero",
            "ADD.UW          ra, s10, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          s10, ra, zero",
            "ADD.UW          a1, a3, zero",
            "RORIW           a1, a1, 0x1b(27)",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          s0, a2, zero",
            "OR              s0, s0, a4",
            "ADD.UW          s0, s0, zero",
            "ADD.UW          t1, s10, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          t0, a2, zero",
            "ADD.UW          t1, a4, zero",
            "ADD.UW          t3, t0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          t0, ra, zero",
            "OR              t0, t0, s0",
            "ADD.UW          t0, t0, zero",
            "LWU             s0, s2, 0xffffff6c(-148)",
            "ADDW            a1, a1, a5",
            "ADD.UW          a1, a1, zero",
            "ADDW            a1, a1, t0",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, s0, a1",
            "ADD.UW          a5, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, a5, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          ra, a2, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          t0, a5, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          s0, a3, zero",
            "OR              s0, s0, s10",
            "ADD.UW          s0, s0, zero",
            "ADD.UW          t1, a2, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          a1, a3, zero",
            "ADD.UW          t1, s10, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "OR              a1, a1, s0",
            "ADD.UW          a1, a1, zero",
            "ADDW            a1, a1, a4",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xffffff70(-144)",
            "ADDW            a1, a1, ra",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, t0, a1",
            "ADD.UW          a4, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, a4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          ra, a3, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a3, ra, zero",
            "ADD.UW          t0, a4, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a1, a5, zero",
            "OR              a1, a1, a2",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a3, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          s0, a5, zero",
            "ADD.UW          t1, a2, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "OR              s0, s0, a1",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xffffff74(-140)",
            "ADDW            s10, s10, ra",
            "ADD.UW          s10, s10, zero",
            "ADDW            s10, s10, s0",
            "ADD.UW          s10, s10, zero",
            "ADD             ra, t0, s10",
            "ADD.UW          t0, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, t0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero",
            "ADD.UW          ra, a5, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          s10, t0, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a1, a4, zero",
            "OR              a1, a1, a3",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a5, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          s0, a4, zero",
            "ADD.UW          t1, a3, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "OR              s0, s0, a1",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xffffff78(-136)",
            "ADDW            a2, a2, ra",
            "ADD.UW          a2, a2, zero",
            "ADDW            a2, a2, s0",
            "ADD.UW          a2, a2, zero",
            "ADD             ra, s10, a2",
            "ADD.UW          a6, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, a6, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a6, ra, zero",
            "ADD.UW          ra, a4, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          s10, a6, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a1, t0, zero",
            "OR              a1, a1, a5",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a4, zero",
            "ADD.UW          t3, a1, zero",
            "AND             ra, t3, t1",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          s0, t0, zero",
            "ADD.UW          t1, a5, zero",
            "ADD.UW          t3, s0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          s0, ra, zero",
            "OR              s0, s0, a1",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xffffff7c(-132)",
            "ADDW            a3, a3, ra",
            "ADD.UW          a3, a3, zero",
            "ADDW            a3, a3, s0",
            "ADD.UW          a3, a3, zero",
            "ADD             ra, s10, a3",
            "ADD.UW          s3, ra, zero",
            "LUI             t1, 0xfff8f1bc(-462404)",
            "ADDIW           t1, t1, 0xfffffcdc(-804)",
            "ADD.UW          t3, s3, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s3, ra, zero",
            "ADD.UW          ra, t0, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, ra, zero",
            "ADD.UW          a1, s3, zero",
            "RORIW           a1, a1, 0x1b(27)",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          s10, t0, zero",
            "XOR             s10, s10, a4",
            "ADD.UW          s10, s10, zero",
            "XOR             s10, s10, a6",
            "ADD.UW          s10, s10, zero",
            "LWU             a3, s2, 0xffffff80(-128)",
            "ADDW            s10, s10, a5",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          t1, a1, zero",
            "ADD.UW          t3, s10, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s10, ra, zero",
            "RORIW           a6, a6, 0x2(2)",
            "ADD.UW          a6, a6, zero",
            "ADD             ra, a3, s10",
            "ADD.UW          a5, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, a5, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          s10, a5, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a2, a6, zero",
            "XOR             a2, a2, t0",
            "ADD.UW          a2, a2, zero",
            "XOR             a2, a2, s3",
            "ADD.UW          a2, a2, zero",
            "ADDW            a2, a2, a4",
            "ADD.UW          a2, a2, zero",
            "LWU             ra, s2, 0xffffff84(-124)",
            "ADDW            a2, a2, ra",
            "ADD.UW          a2, a2, zero",
            "ADD             ra, s10, a2",
            "ADD.UW          a4, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, a4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          ra, s3, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          s3, ra, zero",
            "ADD.UW          s10, a4, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a2, s3, zero",
            "XOR             a2, a2, a6",
            "ADD.UW          a2, a2, zero",
            "XOR             a2, a2, a5",
            "ADD.UW          a2, a2, zero",
            "LWU             ra, s2, 0xffffff88(-120)",
            "ADDW            t0, t0, ra",
            "ADD.UW          t0, t0, zero",
            "ADDW            t0, t0, a2",
            "ADD.UW          t0, t0, zero",
            "ADD             ra, s10, t0",
            "ADD.UW          t0, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, t0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero",
            "ADD.UW          ra, a5, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          s10, t0, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a2, a5, zero",
            "XOR             a2, a2, s3",
            "ADD.UW          a2, a2, zero",
            "XOR             a2, a2, a4",
            "ADD.UW          a2, a2, zero",
            "LWU             ra, s2, 0xffffff8c(-116)",
            "ADDW            a6, a6, ra",
            "ADD.UW          a6, a6, zero",
            "ADDW            a6, a6, a2",
            "ADD.UW          a6, a6, zero",
            "ADD             ra, s10, a6",
            "ADD.UW          s0, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, s0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          ra, a4, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          s10, s0, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a1, a4, zero",
            "XOR             a1, a1, a5",
            "ADD.UW          a1, a1, zero",
            "XOR             a1, a1, t0",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xffffff90(-112)",
            "ADDW            s3, s3, ra",
            "ADD.UW          s3, s3, zero",
            "ADDW            s3, s3, a1",
            "ADD.UW          s3, s3, zero",
            "ADD             ra, s10, s3",
            "ADD.UW          a1, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, a1, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          ra, t0, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, ra, zero",
            "ADD.UW          a2, a1, zero",
            "RORIW           a2, a2, 0x1b(27)",
            "ADD.UW          a2, a2, zero",
            "ADD.UW          s10, t0, zero",
            "XOR             s10, s10, a4",
            "ADD.UW          s10, s10, zero",
            "XOR             s10, s10, s0",
            "ADD.UW          s10, s10, zero",
            "LWU             a3, s2, 0xffffff94(-108)",
            "ADDW            s10, s10, a5",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          t1, a2, zero",
            "ADD.UW          t3, s10, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s10, ra, zero",
            "RORIW           s0, s0, 0x2(2)",
            "ADD.UW          s0, s0, zero",
            "ADD             ra, a3, s10",
            "ADD.UW          a5, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, a5, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          s10, a5, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a2, s0, zero",
            "XOR             a2, a2, t0",
            "ADD.UW          a2, a2, zero",
            "XOR             a2, a2, a1",
            "ADD.UW          a2, a2, zero",
            "ADDW            a2, a2, a4",
            "ADD.UW          a2, a2, zero",
            "LWU             ra, s2, 0xffffff98(-104)",
            "ADDW            a2, a2, ra",
            "ADD.UW          a2, a2, zero",
            "ADD             ra, s10, a2",
            "ADD.UW          a4, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, a4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          ra, a1, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          s10, a4, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a2, a1, zero",
            "XOR             a2, a2, s0",
            "ADD.UW          a2, a2, zero",
            "XOR             a2, a2, a5",
            "ADD.UW          a2, a2, zero",
            "LWU             ra, s2, 0xffffff9c(-100)",
            "ADDW            t0, t0, ra",
            "ADD.UW          t0, t0, zero",
            "ADDW            t0, t0, a2",
            "ADD.UW          t0, t0, zero",
            "ADD             ra, s10, t0",
            "ADD.UW          t0, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, t0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero",
            "ADD.UW          ra, a5, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          s10, t0, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a2, a5, zero",
            "XOR             a2, a2, a1",
            "ADD.UW          a2, a2, zero",
            "XOR             a2, a2, a4",
            "ADD.UW          a2, a2, zero",
            "LWU             ra, s2, 0xffffffa0(-96)",
            "ADDW            s0, s0, ra",
            "ADD.UW          s0, s0, zero",
            "ADDW            s0, s0, a2",
            "ADD.UW          s0, s0, zero",
            "ADD             ra, s10, s0",
            "ADD.UW          a2, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, a2, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a2, ra, zero",
            "ADD.UW          ra, a4, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          s10, a2, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          s0, a4, zero",
            "XOR             s0, s0, a5",
            "ADD.UW          s0, s0, zero",
            "XOR             s0, s0, t0",
            "ADD.UW          s0, s0, zero",
            "LWU             ra, s2, 0xffffffa4(-92)",
            "ADDW            a1, a1, ra",
            "ADD.UW          a1, a1, zero",
            "ADDW            a1, a1, s0",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, s10, a1",
            "ADD.UW          s0, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, s0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          ra, t0, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, ra, zero",
            "ADD.UW          a1, s0, zero",
            "RORIW           a1, a1, 0x1b(27)",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          s10, t0, zero",
            "XOR             s10, s10, a4",
            "ADD.UW          s10, s10, zero",
            "XOR             s10, s10, a2",
            "ADD.UW          s10, s10, zero",
            "LWU             a3, s2, 0xffffffa8(-88)",
            "ADDW            s10, s10, a5",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          t1, a1, zero",
            "ADD.UW          t3, s10, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s10, ra, zero",
            "RORIW           a2, a2, 0x2(2)",
            "ADD.UW          a2, a2, zero",
            "ADD             ra, a3, s10",
            "ADD.UW          a5, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, a5, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          s10, a5, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a1, a2, zero",
            "XOR             a1, a1, t0",
            "ADD.UW          a1, a1, zero",
            "XOR             a1, a1, s0",
            "ADD.UW          a1, a1, zero",
            "ADDW            a1, a1, a4",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xffffffac(-84)",
            "ADDW            a1, a1, ra",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, s10, a1",
            "ADD.UW          a4, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, a4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          ra, s0, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          s10, a4, zero",
            "RORIW           s10, s10, 0x1b(27)",
            "ADD.UW          s10, s10, zero",
            "ADD.UW          a1, s0, zero",
            "XOR             a1, a1, a2",
            "ADD.UW          a1, a1, zero",
            "XOR             a1, a1, a5",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xffffffb0(-80)",
            "ADDW            t0, t0, ra",
            "ADD.UW          t0, t0, zero",
            "ADDW            t0, t0, a1",
            "ADD.UW          t0, t0, zero",
            "ADD             ra, s10, t0",
            "ADD.UW          t0, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, t0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero",
            "ADD.UW          ra, a5, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          a1, t0, zero",
            "RORIW           a1, a1, 0x1b(27)",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          s10, a5, zero",
            "XOR             s10, s10, s0",
            "ADD.UW          s10, s10, zero",
            "XOR             s10, s10, a4",
            "ADD.UW          s10, s10, zero",
            "LWU             ra, s2, 0xffffffb4(-76)",
            "ADDW            a2, a2, ra",
            "ADD.UW          a2, a2, zero",
            "ADDW            a2, a2, s10",
            "ADD.UW          a2, a2, zero",
            "ADD             ra, a1, a2",
            "ADD.UW          s10, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, s10, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s10, ra, zero",
            "ADD.UW          ra, a4, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          a1, s10, zero",
            "RORIW           a1, a1, 0x1b(27)",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          a2, a4, zero",
            "XOR             a2, a2, a5",
            "ADD.UW          a2, a2, zero",
            "XOR             a2, a2, t0",
            "ADD.UW          a2, a2, zero",
            "LWU             ra, s2, 0xffffffb8(-72)",
            "ADDW            s0, s0, ra",
            "ADD.UW          s0, s0, zero",
            "ADDW            s0, s0, a2",
            "ADD.UW          s0, s0, zero",
            "ADD             ra, a1, s0",
            "ADD.UW          s0, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, s0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          ra, t0, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, ra, zero",
            "ADD.UW          a2, s0, zero",
            "RORIW           a2, a2, 0x1b(27)",
            "ADD.UW          a2, a2, zero",
            "ADD.UW          a1, t0, zero",
            "XOR             a1, a1, a4",
            "ADD.UW          a1, a1, zero",
            "XOR             a1, a1, s10",
            "ADD.UW          a1, a1, zero",
            "LWU             a3, s2, 0xffffffbc(-68)",
            "ADDW            a1, a1, a5",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          t1, a2, zero",
            "ADD.UW          t3, a1, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a1, ra, zero",
            "RORIW           s10, s10, 0x2(2)",
            "ADD.UW          s10, s10, zero",
            "ADD             ra, a3, a1",
            "ADD.UW          a5, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, a5, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          a2, a5, zero",
            "RORIW           a2, a2, 0x1b(27)",
            "ADD.UW          a2, a2, zero",
            "ADD.UW          a1, s10, zero",
            "XOR             a1, a1, t0",
            "ADD.UW          a1, a1, zero",
            "XOR             a1, a1, s0",
            "ADD.UW          a1, a1, zero",
            "ADDW            a1, a1, a4",
            "ADD.UW          a1, a1, zero",
            "LWU             ra, s2, 0xffffffc0(-64)",
            "ADDW            a1, a1, ra",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, a2, a1",
            "ADD.UW          a4, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, a4, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a4, ra, zero",
            "ADD.UW          ra, s0, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          s0, ra, zero",
            "ADD.UW          a1, a4, zero",
            "RORIW           a1, a1, 0x1b(27)",
            "ADD.UW          a1, a1, zero",
            "ADD.UW          a2, s0, zero",
            "XOR             a2, a2, s10",
            "ADD.UW          a2, a2, zero",
            "XOR             a2, a2, a5",
            "ADD.UW          a2, a2, zero",
            "LWU             ra, s2, 0xffffffc4(-60)",
            "ADDW            t0, t0, ra",
            "ADD.UW          t0, t0, zero",
            "ADDW            t0, t0, a2",
            "ADD.UW          t0, t0, zero",
            "ADD             ra, a1, t0",
            "ADD.UW          a1, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, a1, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          a1, ra, zero",
            "ADD.UW          ra, a5, zero",
            "ADDIW           t1, zero, 0x1e(30)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t2, zero, t3",
            "ANDI            t2, t2, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t2, ra, t2",
            "OR              ra, t4, t2",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          a5, ra, zero",
            "ADD.UW          t0, a1, zero",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          a2, a5, zero",
            "XOR             a2, a2, s0",
            "ADD.UW          a2, a2, zero",
            "LWU             ra, s2, 0xffffffc8(-56)",
            "ADDW            s10, s10, ra",
            "ADD.UW          s10, s10, zero",
            "XOR             a2, a2, a4",
            "ADD.UW          a2, a2, zero",
            "ADD.UW          t1, a2, zero",
            "ADD.UW          t3, s10, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s10, ra, zero",
            "RORIW           a4, a4, 0x2(2)",
            "ADD.UW          a4, a4, zero",
            "ADD             ra, t0, s10",
            "ADD.UW          t0, ra, zero",
            "LUI             t1, 0xfffca62c(-219604)",
            "ADDIW           t1, t1, 0x1d6(470)",
            "ADD.UW          t3, t0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero",
            "ADD.UW          ra, t0, zero",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xe(14)",
            "VXOR.VV         v2, v2, v2, v0.t",
            "VMV.S.X         v2, ra",
            "RORIW           t0, t0, 0x1b(27)",
            "ADD.UW          t0, t0, zero",
            "ADD.UW          ra, a4, zero",
            "VMV.V.I         v0, 0xe(14)",
            "VXOR.VV         v3, v3, v3, v0.t",
            "VMV.S.X         v3, ra",
            "XOR             a4, a4, a5",
            "ADD.UW          a4, a4, zero",
            "LWU             ra, s2, 0xffffffcc(-52)",
            "ADDW            s0, s0, ra",
            "ADD.UW          s0, s0, zero",
            "XOR             a4, a4, a1",
            "ADD.UW          a4, a4, zero",
            "ADD.UW          t1, a4, zero",
            "ADD.UW          t3, s0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s0, ra, zero",
            "RORIW           a1, a1, 0x2(2)",
            "ADD.UW          a1, a1, zero",
            "ADD             ra, t0, s0",
            "ADD.UW          t0, ra, zero",
            "LUI             ra, 0xfffca62c(-219604)",
            "ADDIW           ra, ra, 0x1d6(470)",
            "ADDW            t0, t0, ra",
            "ADD.UW          t0, t0, zero",
            "ADDI            ra, a0, 0x44(68)",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v4, ra, none, 1",
            "ADD.UW          ra, t0, zero",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xe(14)",
            "VXOR.VV         v5, v5, v5, v0.t",
            "VMV.S.X         v5, ra",
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VWADDU.VX       v26, v5, zero, none",
            "VWADDU.VX       v27, v2, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VX         v27, v27, ra, none",
            "VOR.VV          v5, v26, v27, none",
            "ADD.UW          ra, a1, zero",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xe(14)",
            "VXOR.VV         v2, v2, v2, v0.t",
            "VMV.S.X         v2, ra",
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VWADDU.VX       v26, v2, zero, none",
            "VWADDU.VX       v27, v3, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VX         v27, v27, ra, none",
            "VOR.VV          v2, v26, v27, none",
            "VSLIDEUP.VI     v5, v2, 0x1(1), none",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VADD.VV         v5, v5, v4, none",
            "ADDI            ra, a0, 0x44(68)",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSE8.V          v5, ra, none, 1",
            "ADD.UW          t1, a5, zero",
            "LWU             t3, a0, 0x54(84)",
            "ADD             ra, t3, t1",
            "SW              ra, a0, 0x54(84)",
            "ADDIW           ra, zero, 0x28(40)",
            "LD              t1, s11, 0x1e8(488)",
            "ADD             ra, ra, t1",
            "LD              t0, ra, 0x0(0)",
            "LD              t1, s2, 0xffffffd8(-40)",
            "SUB             ra, t0, t1",
            "SLTU            s5, t0, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t0, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t0, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "XORI            ra, s7, 0x1(1)",
            "BNE             zero, ra, 0x18(24)",
            "LUI             t1, 0x1(1)",
            "ADDIW           t1, t1, 0xfffffc34(-972)",
            "ADD             gp, gp, t1",
            "AUIPC           t6, 0xffffffe6(-26)",
            "JALR            zero, t6, 0x290(656)",
            "LUI             t1, 0xfffb09a1(-325215)",
            "ADDIW           t1, t1, 0xffffffb3(-77)",
            "ADD             gp, gp, t1",
            "AUIPC           t6, 0xffffffe6(-26)",
            "JALR            zero, t6, 0x27c(636)"
        ]
    },
    "7z block": {
        "instruction_count": 115,
        "expected_asm": [
            "LD              s0, a0, 0x0(0)",
            "LD              a1, a0, 0x28(40)",
            "LBU             a2, s0, 0x0(0)",
            "ADDI            ra, s0, 0x2(2)",
            "LBU             a3, ra, 0x0(0)",
            "ADDI            ra, s0, 0x1(1)",
            "LBU             t0, ra, 0x0(0)",
            "ADD.UW          t1, a3, zero",
            "SLLI            ra, t1, 0x8(8)",
            "ADD.UW          a3, ra, zero",
            "SH2ADD          t1, a2, a0",
            "LWU             ra, t1, 0x78(120)",
            "XOR             t0, t0, ra",
            "ADD.UW          t0, t0, zero",
            "LWU             a2, a0, 0x8(8)",
            "XOR             a3, a3, t0",
            "ADD.UW          a3, a3, zero",
            "ADDIW           t1, zero, 0x3ff(1023)",
            "ADD.UW          t3, t0, zero",
            "AND             ra, t3, t1",
            "ADD.UW          t0, ra, zero",
            "SH2ADD          ra, t0, a1",
            "ADDI            a5, ra, 0x0(0)",
            "ZEXT.H          t0, a3",
            "ADD.UW          a0, a2, zero",
            "ADD.UW          s10, a2, zero",
            "LUI             ra, 0x1(1)",
            "ADD             ra, ra, a1",
            "SH2ADD          ra, t0, ra",
            "ADDI            a4, ra, 0x0(0)",
            "ADDI            ra, s0, 0x3(3)",
            "LBU             t0, ra, 0x0(0)",
            "LWU             ra, a5, 0x0(0)",
            "SUBW            a0, a0, ra",
            "ADD.UW          a0, a0, zero",
            "LWU             t1, a4, 0x0(0)",
            "ADD.UW          t4, s10, zero",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "XORI            t2, t4, 0xffffffff(-1)",
            "OR              s9, t2, t1",
            "AND             s9, s9, ra",
            "AND             t2, t2, t1",
            "OR              s9, s9, t2",
            "SRLI            t2, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t2",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          s10, ra, zero",
            "SH2ADD          ra, t0, a7",
            "LWU             t0, ra, 0x78(120)",
            "ADD.UW          t1, t0, zero",
            "SLLI            ra, t1, 0x5(5)",
            "ADD.UW          t0, ra, zero",
            "XOR             t0, t0, a3",
            "ADD.UW          t0, t0, zero",
            "LWU             t1, a7, 0x38(56)",
            "ADD.UW          t4, t0, zero",
            "AND             ra, t4, t1",
            "ADD.UW          t0, ra, zero",
            "LUI             ra, 0x41(65)",
            "ADD             ra, ra, a1",
            "SH2ADD          ra, t0, ra",
            "ADDI            t0, ra, 0x0(0)",
            "LWU             a1, t0, 0x0(0)",
            "SW              a2, a5, 0x0(0)",
            "SW              a2, a4, 0x0(0)",
            "SW              a2, t0, 0x0(0)",
            "LWU             t0, a7, 0x1c(28)",
            "ADD.UW          t1, t0, zero",
            "ADD.UW          t3, a2, zero",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "OR              ra, s5, s7",
            "XORI            ra, ra, 0x1(1)",
            "CZERO.NEZ       t3, a2, ra",
            "CZERO.EQZ       t4, t0, ra",
            "OR              t1, t3, t4",
            "ADD.UW          a2, t1, zero",
            "ADD.UW          t1, a2, zero",
            "ADD.UW          t3, a0, zero",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "XORI            ra, s5, 0x1(1)",
            "BNE             zero, ra, 0x10(16)",
            "ADDI            gp, gp, 0x74(116)",
            "AUIPC           t6, 0xffffffe6(-26)",
            "JALR            zero, t6, 0xb8(184)",
            "ADDI            gp, gp, 0x8b(139)",
            "AUIPC           t6, 0xffffffe6(-26)",
            "JALR            zero, t6, 0xac(172)"
        ]
    },
    "Outlast camera": {
        "instruction_count": 244,
        "expected_asm": [
            "LWU             s10, a0, 0x10(16)",
            "LD              s4, a0, 0x8(8)",
            "ADD             ra, a1, t0",
            "ADDI            s3, ra, 0x0(0)",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v6, s2, none, 1",
            "SH2ADD          ra, s10, s4",
            "ADDI            s10, ra, 0x0(0)",
            "LD              s4, a0, 0x20(32)",
            "VLE8.V          v10, s10, none, 1",
            "LWU             s10, a0, 0x28(40)",
            "VMV.V.V         v3, v10",
            "SH2ADD          ra, s10, s4",
            "ADDI            s10, ra, 0x0(0)",
            "LD              s4, a0, 0x38(56)",
            "VLE8.V          v5, s10, none, 1",
            "LWU             s10, a0, 0x40(64)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEUP.VI     v3, v5, 0x1(1), none",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "LUI             ra, 0x30(48)",
            "ADDIW           ra, ra, 0x2(2)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v10, v26, none",
            "VRGATHEREI16.VV v28, v5, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v10, v27",
            "SH2ADD          ra, s10, s4",
            "ADDI            s10, ra, 0x0(0)",
            "LD              s4, a0, 0x50(80)",
            "VMV.V.V         v11, v10",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, s10, none, 1",
            "LWU             s10, a0, 0x58(88)",
            "VMV.V.V         v5, v2",
            "SH2ADD          ra, s10, s4",
            "ADDI            s10, ra, 0x0(0)",
            "VLE8.V          v4, s10, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEUP.VI     v5, v4, 0x1(1), none",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "LUI             ra, 0x30(48)",
            "ADDIW           ra, ra, 0x2(2)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v2, v26, none",
            "VRGATHEREI16.VV v28, v4, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v2, v27",
            "VMV.V.V         v4, v3",
            "LUI             ra, 0x30(48)",
            "ADDIW           ra, ra, 0x1(1)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v3, v26, none",
            "VRGATHEREI16.VV v28, v5, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v3, v27",
            "LUI             ra, 0x20(32)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v4, v26, none",
            "VRGATHEREI16.VV v28, v5, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v4, v27",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v5, a6, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "LUI             ra, 0x20(32)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v11, v26, none",
            "VRGATHEREI16.VV v28, v2, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v11, v27",
            "LUI             ra, 0x30(48)",
            "ADDIW           ra, ra, 0x1(1)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v10, v26, none",
            "VRGATHEREI16.VV v28, v2, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v10, v27",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, s0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMUL.VV        v4, v4, v6, none",
            "VFMUL.VV        v5, v5, v2, none",
            "VFMUL.VV        v3, v3, v6, none",
            "VFMUL.VV        v11, v11, v6, none",
            "VFADD.VV        v5, v5, v4, none",
            "VFMUL.VV        v10, v10, v6, none",
            "VMV.V.V         v4, v5",
            "VFMUL.VV        v4, v4, v2, none",
            "VFADD.VV        v4, v4, v3, none",
            "VMV.V.V         v3, v4",
            "VFMUL.VV        v3, v3, v2, none",
            "VFADD.VV        v3, v3, v11, none",
            "VFMUL.VV        v2, v2, v3, none",
            "VMV.V.V         v6, v3",
            "VFADD.VV        v2, v2, v10, none",
            "VMV.V.V         v10, v5",
            "LUI             ra, 0x30(48)",
            "ADDIW           ra, ra, 0x2(2)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v5, v26, none",
            "VRGATHEREI16.VV v28, v4, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v5, v27",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEUP.VI     v10, v4, 0x1(1), none",
            "VSLIDEUP.VI     v6, v2, 0x1(1), none",
            "VMV.V.V         v4, v10",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "LUI             ra, 0x30(48)",
            "ADDIW           ra, ra, 0x2(2)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v3, v26, none",
            "VRGATHEREI16.VV v28, v2, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v3, v27",
            "LUI             ra, 0x30(48)",
            "ADDIW           ra, ra, 0x1(1)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v10, v26, none",
            "VRGATHEREI16.VV v28, v6, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v10, v27",
            "LUI             ra, 0x20(32)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v4, v26, none",
            "VRGATHEREI16.VV v28, v6, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v4, v27",
            "VMV.V.V         v6, v5",
            "ADDI            ra, s1, 0xffffffc8(-56)",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSE8.V          v2, ra, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "LUI             ra, 0x20(32)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v6, v26, none",
            "VRGATHEREI16.VV v28, v3, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v6, v27",
            "VMV.V.V         v11, v4",
            "LUI             ra, 0x30(48)",
            "ADDIW           ra, ra, 0x1(1)",
            "VMV.V.X         v26, ra",
            "VRGATHEREI16.VV v27, v5, v26, none",
            "VRGATHEREI16.VV v28, v3, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v5, v27",
            "VMV.V.V         v2, v10",
            "VFADD.VV        v11, v11, v6, none",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v3, s3, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFADD.VV        v2, v2, v5, none",
            "VFADD.VV        v3, v3, v11, none",
            "VFSUB.VV        v3, v3, v2, none",
            "VMV.V.V         v2, v4",
            "VFADD.VV        v2, v2, v10, none",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSE8.V          v3, s3, none, 1",
            "LWU             s10, a0, 0x10(16)",
            "LD              s3, a0, 0x8(8)",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFADD.VV        v2, v2, v6, none",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v3, t0, none, 1",
            "ADDIW           ra, zero, 0x10(16)",
            "ADD             t0, t0, ra",
            "SH2ADD          ra, s10, s3",
            "ADDI            s10, ra, 0x0(0)",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFADD.VV        v2, v2, v5, none",
            "VFMUL.VV        v2, v2, v7, none",
            "VFADD.VV        v2, v2, v3, none",
            "VFADD.VV        v10, v10, v2, none",
            "VFADD.VV        v6, v6, v2, none",
            "VFADD.VV        v5, v5, v2, none",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSE8.V          v10, s10, none, 1",
            "LWU             s10, a0, 0x28(40)",
            "LD              s4, a0, 0x20(32)",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFADD.VV        v2, v2, v4, none",
            "ADDIW           t1, zero, 0x4(4)",
            "LWU             t3, a0, 0x10(16)",
            "ADD             ra, t3, t1",
            "SW              ra, a0, 0x10(16)",
            "SH2ADD          ra, s10, s4",
            "ADDI            s10, ra, 0x0(0)",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSE8.V          v6, s10, none, 1",
            "LWU             s10, a0, 0x40(64)",
            "LD              s3, a0, 0x38(56)",
            "ADDIW           t1, zero, 0x4(4)",
            "LWU             t3, a0, 0x28(40)",
            "ADD             ra, t3, t1",
            "SW              ra, a0, 0x28(40)",
            "SH2ADD          ra, s10, s3",
            "ADDI            s10, ra, 0x0(0)",
            "VSE8.V          v5, s10, none, 1",
            "LWU             s10, a0, 0x58(88)",
            "LD              s4, a0, 0x50(80)",
            "ADDIW           t1, zero, 0x4(4)",
            "LWU             t3, a0, 0x40(64)",
            "ADD             ra, t3, t1",
            "SW              ra, a0, 0x40(64)",
            "SH2ADD          ra, s10, s4",
            "ADDI            s10, ra, 0x0(0)",
            "VSE8.V          v2, s10, none, 1",
            "ADDIW           t1, zero, 0x4(4)",
            "LWU             t3, a0, 0x58(88)",
            "ADD             ra, t3, t1",
            "SW              ra, a0, 0x58(88)",
            "SUB             ra, a4, t0",
            "SLTU            s5, a4, t0",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ANDI            t1, t0, 0xf(15)",
            "ANDI            t3, a4, 0xf(15)",
            "SLTU            t1, t3, t1",
            "SB              t1, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t1, a4, 0xffffffff(-1)",
            "OR              s9, t1, t0",
            "AND             s9, s9, ra",
            "AND             t1, t1, t0",
            "OR              s9, s9, t1",
            "SRLI            t1, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t1",
            "ANDI            s9, s9, 0x1(1)",
            "XORI            ra, s7, 0x1(1)",
            "BNE             zero, ra, 0x10(16)",
            "ADDI            gp, gp, 0x16f(367)",
            "AUIPC           t6, 0xffffffe6(-26)",
            "JALR            zero, t6, 0xfffffce4(-796)",
            "AUIPC           t6, 0xffffffe6(-26)",
            "JALR            zero, t6, 0xfffffcdc(-804)"
        ]
    },
    "Outlast camera 2": {
        "instruction_count": 249,
        "expected_asm": [
            "ADDI            ra, t0, 0x214(532)",
            "LHU             s6, ra, 0x0(0)",
            "ADDI            ra, a2, 0x14(20)",
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v2, 0x0(0)",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VMV.V.V         v2, v26",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VRGATHEREI16.VV v27, v2, v26, none",
            "VRGATHEREI16.VV v28, v2, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v2, v27",
            "ADDI            ra, t0, 0x216(534)",
            "LHU             a7, ra, 0x0(0)",
            "ADDI            ra, t0, 0x218(536)",
            "LHU             s2, ra, 0x0(0)",
            "ADDI            ra, t0, 0x21a(538)",
            "LHU             s0, ra, 0x0(0)",
            "ADDIW           ra, zero, 0x4(4)",
            "ADDW            a5, a5, ra",
            "ADD.UW          a5, a5, zero",
            "ADDI            ra, t0, 0x294(660)",
            "LHU             a6, ra, 0x0(0)",
            "ADDI            ra, t0, 0x296(662)",
            "LHU             a3, ra, 0x0(0)",
            "ZEXT.H          s3, s6",
            "ADDI            ra, t0, 0x298(664)",
            "LHU             a4, ra, 0x0(0)",
            "ADDI            ra, t0, 0x29a(666)",
            "LHU             a0, ra, 0x0(0)",
            "SH2ADD          ra, s3, s10",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMUL.VV        v2, v2, v26, none",
            "ZEXT.H          s3, a7",
            "ADDIW           ra, zero, 0x4(4)",
            "ADDW            s6, s6, ra",
            "ADD.UW          s6, s6, zero",
            "ADDIW           ra, zero, 0x4(4)",
            "ADDW            a7, a7, ra",
            "ADD.UW          a7, a7, zero",
            "VFADD.VV        v2, v2, v4, none",
            "ADDI            ra, a2, 0x18(24)",
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v4, 0x0(0)",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VMV.V.V         v4, v26",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VRGATHEREI16.VV v27, v4, v26, none",
            "VRGATHEREI16.VV v28, v4, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v4, v27",
            "SH2ADD          ra, s3, s10",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMUL.VV        v4, v4, v26, none",
            "ZEXT.H          s3, s2",
            "ADDIW           ra, zero, 0x4(4)",
            "ADDW            s2, s2, ra",
            "ADD.UW          s2, s2, zero",
            "VFADD.VV        v4, v4, v2, none",
            "ADDI            ra, a2, 0x1c(28)",
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v2, 0x0(0)",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VMV.V.V         v2, v26",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VRGATHEREI16.VV v27, v2, v26, none",
            "VRGATHEREI16.VV v28, v2, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v2, v27",
            "SH2ADD          ra, s3, s10",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMUL.VV        v2, v2, v26, none",
            "ZEXT.H          s3, s0",
            "ADDIW           ra, zero, 0x4(4)",
            "ADDW            s0, s0, ra",
            "ADD.UW          s0, s0, zero",
            "VFADD.VV        v2, v2, v4, none",
            "ADDI            ra, a2, 0x20(32)",
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v4, 0x0(0)",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VMV.V.V         v4, v26",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VRGATHEREI16.VV v27, v4, v26, none",
            "VRGATHEREI16.VV v28, v4, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v4, v27",
            "SH2ADD          ra, s3, s10",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMUL.VV        v4, v4, v26, none",
            "ZEXT.H          s3, a6",
            "ADDIW           ra, zero, 0x4(4)",
            "ADDW            a6, a6, ra",
            "ADD.UW          a6, a6, zero",
            "VFADD.VV        v4, v4, v2, none",
            "ADDI            ra, a2, 0x114(276)",
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v2, 0x0(0)",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VMV.V.V         v2, v26",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VRGATHEREI16.VV v27, v2, v26, none",
            "VRGATHEREI16.VV v28, v2, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v2, v27",
            "SH2ADD          ra, s3, s10",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMUL.VV        v2, v2, v26, none",
            "ZEXT.H          s3, a3",
            "ADDIW           ra, zero, 0x4(4)",
            "ADDW            a3, a3, ra",
            "ADD.UW          a3, a3, zero",
            "VFADD.VV        v2, v2, v3, none",
            "ADDI            ra, a2, 0x118(280)",
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v3, 0x0(0)",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VMV.V.V         v3, v26",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VRGATHEREI16.VV v27, v3, v26, none",
            "VRGATHEREI16.VV v28, v3, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v3, v27",
            "SH2ADD          ra, s3, s10",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMUL.VV        v3, v3, v26, none",
            "ZEXT.H          s3, a4",
            "ADDIW           ra, zero, 0x4(4)",
            "ADDW            a4, a4, ra",
            "ADD.UW          a4, a4, zero",
            "VFADD.VV        v3, v3, v2, none",
            "ADDI            ra, a2, 0x11c(284)",
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v2, 0x0(0)",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VMV.V.V         v2, v26",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VRGATHEREI16.VV v27, v2, v26, none",
            "VRGATHEREI16.VV v28, v2, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v2, v27",
            "SH2ADD          ra, s3, s10",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMUL.VV        v2, v2, v26, none",
            "ZEXT.H          s3, a0",
            "ADDIW           ra, zero, 0x4(4)",
            "ADDW            a0, a0, ra",
            "ADD.UW          a0, a0, zero",
            "VFADD.VV        v2, v2, v3, none",
            "ADDI            ra, a2, 0x120(288)",
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v3, 0x0(0)",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VMV.V.V         v3, v26",
            "ADDIW           ra, zero, 0x10(16)",
            "ADD             a2, a2, ra",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VRGATHEREI16.VV v27, v3, v26, none",
            "VRGATHEREI16.VV v28, v3, v26, none",
            "VSLIDEUP.VI     v27, v28, 0x2(2), none",
            "VMV.V.V         v3, v27",
            "SH2ADD          ra, s3, s10",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, ra, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMUL.VV        v3, v3, v26, none",
            "SH              s6, t0, 0x214(532)",
            "SH              a7, t0, 0x216(534)",
            "SH              s2, t0, 0x218(536)",
            "SH              s0, t0, 0x21a(538)",
            "SH              a6, t0, 0x294(660)",
            "SH              a3, t0, 0x296(662)",
            "SH              a4, t0, 0x298(664)",
            "SH              a0, t0, 0x29a(666)",
            "ADDIW           ra, zero, 0x8(8)",
            "ADD             t0, t0, ra",
            "ADD.UW          t1, a5, zero",
            "ADD.UW          t3, s4, zero",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t2, t3, 0xf(15)",
            "SLTU            t4, t2, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "VFADD.VV        v3, v3, v2, none",
            "OR              ra, s5, s7",
            "XORI            ra, ra, 0x1(1)",
            "BNE             zero, ra, 0x10(16)",
            "ADDI            gp, gp, 0x160(352)",
            "AUIPC           t6, 0xffffffe6(-26)",
            "JALR            zero, t6, 0xfffff8fc(-1796)",
            "AUIPC           t6, 0xffffffe6(-26)",
            "JALR            zero, t6, 0xfffff8f4(-1804)"
        ]
    }
}