TimeQuest Timing Analyzer report for SoC_Brain
Thu Aug 02 00:48:16 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'clk_llc'
 13. Slow 1200mV 100C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 100C Model Setup: 'clk_div[1]'
 15. Slow 1200mV 100C Model Setup: 'vadr[14]'
 16. Slow 1200mV 100C Model Setup: 'clk_llc2'
 17. Slow 1200mV 100C Model Setup: 'href'
 18. Slow 1200mV 100C Model Setup: 'odd'
 19. Slow 1200mV 100C Model Hold: 'clk_llc'
 20. Slow 1200mV 100C Model Hold: 'clk_div[1]'
 21. Slow 1200mV 100C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 100C Model Hold: 'clk_llc2'
 23. Slow 1200mV 100C Model Hold: 'vadr[14]'
 24. Slow 1200mV 100C Model Hold: 'href'
 25. Slow 1200mV 100C Model Hold: 'odd'
 26. Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc2'
 27. Slow 1200mV 100C Model Minimum Pulse Width: 'href'
 28. Slow 1200mV 100C Model Minimum Pulse Width: 'odd'
 29. Slow 1200mV 100C Model Minimum Pulse Width: 'clk_div[1]'
 30. Slow 1200mV 100C Model Minimum Pulse Width: 'vadr[14]'
 31. Slow 1200mV 100C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. MTBF Summary
 40. Synchronizer Summary
 41. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
100. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
101. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
102. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
116. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
117. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
118. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
143. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
144. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
146. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
147. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
148. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
149. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
150. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
151. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
152. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
153. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
154. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
155. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
156. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
157. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
158. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
159. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
160. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
161. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
162. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
163. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
164. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
165. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
166. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
167. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
168. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
169. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
170. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
171. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
172. Slow 1200mV -40C Model Fmax Summary
173. Slow 1200mV -40C Model Setup Summary
174. Slow 1200mV -40C Model Hold Summary
175. Slow 1200mV -40C Model Recovery Summary
176. Slow 1200mV -40C Model Removal Summary
177. Slow 1200mV -40C Model Minimum Pulse Width Summary
178. Slow 1200mV -40C Model Setup: 'clk_llc'
179. Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
180. Slow 1200mV -40C Model Setup: 'clk_div[1]'
181. Slow 1200mV -40C Model Setup: 'vadr[14]'
182. Slow 1200mV -40C Model Setup: 'clk_llc2'
183. Slow 1200mV -40C Model Setup: 'href'
184. Slow 1200mV -40C Model Setup: 'odd'
185. Slow 1200mV -40C Model Hold: 'clk_llc'
186. Slow 1200mV -40C Model Hold: 'clk_div[1]'
187. Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
188. Slow 1200mV -40C Model Hold: 'vadr[14]'
189. Slow 1200mV -40C Model Hold: 'clk_llc2'
190. Slow 1200mV -40C Model Hold: 'href'
191. Slow 1200mV -40C Model Hold: 'odd'
192. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'
193. Slow 1200mV -40C Model Minimum Pulse Width: 'href'
194. Slow 1200mV -40C Model Minimum Pulse Width: 'odd'
195. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'
196. Slow 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'
197. Slow 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
198. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc'
199. Setup Times
200. Hold Times
201. Clock to Output Times
202. Minimum Clock to Output Times
203. Propagation Delay
204. Minimum Propagation Delay
205. MTBF Summary
206. Synchronizer Summary
207. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
208. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
209. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
210. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
211. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
212. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
213. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
214. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
215. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
216. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
217. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
218. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
219. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
220. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
221. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
222. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
223. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
224. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
225. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
226. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
227. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
228. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
229. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
230. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
231. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
232. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
233. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
234. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
235. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
236. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
237. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
238. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
239. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
240. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
241. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
242. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
243. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
244. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
245. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
246. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
247. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
248. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
249. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
250. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
251. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
252. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
253. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
254. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
255. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
256. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
257. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
258. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
259. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
260. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
261. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
262. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
263. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
264. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
265. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
266. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
267. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
268. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
269. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
270. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
271. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
272. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
273. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
274. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
275. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
276. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
277. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
278. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
279. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
280. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
281. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
282. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
283. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
284. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
285. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
286. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
287. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
288. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
289. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
290. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
291. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
292. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
293. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
294. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
295. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
296. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
297. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
298. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
299. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
300. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
301. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
302. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
303. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
304. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
305. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
306. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
307. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
308. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
309. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
310. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
311. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
312. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
313. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
314. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
315. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
316. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
317. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
318. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
319. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
320. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
321. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
322. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
323. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
324. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
325. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
326. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
327. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
328. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
329. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
330. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
331. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
332. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
333. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
334. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
335. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
336. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
337. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
338. Fast 1200mV -40C Model Setup Summary
339. Fast 1200mV -40C Model Hold Summary
340. Fast 1200mV -40C Model Recovery Summary
341. Fast 1200mV -40C Model Removal Summary
342. Fast 1200mV -40C Model Minimum Pulse Width Summary
343. Fast 1200mV -40C Model Setup: 'clk_llc'
344. Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
345. Fast 1200mV -40C Model Setup: 'clk_div[1]'
346. Fast 1200mV -40C Model Setup: 'clk_llc2'
347. Fast 1200mV -40C Model Setup: 'vadr[14]'
348. Fast 1200mV -40C Model Setup: 'href'
349. Fast 1200mV -40C Model Setup: 'odd'
350. Fast 1200mV -40C Model Hold: 'clk_llc'
351. Fast 1200mV -40C Model Hold: 'clk_div[1]'
352. Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
353. Fast 1200mV -40C Model Hold: 'clk_llc2'
354. Fast 1200mV -40C Model Hold: 'vadr[14]'
355. Fast 1200mV -40C Model Hold: 'href'
356. Fast 1200mV -40C Model Hold: 'odd'
357. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'
358. Fast 1200mV -40C Model Minimum Pulse Width: 'href'
359. Fast 1200mV -40C Model Minimum Pulse Width: 'odd'
360. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'
361. Fast 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'
362. Fast 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
363. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc'
364. Setup Times
365. Hold Times
366. Clock to Output Times
367. Minimum Clock to Output Times
368. Propagation Delay
369. Minimum Propagation Delay
370. MTBF Summary
371. Synchronizer Summary
372. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
373. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
374. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
375. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
376. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
377. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
378. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
379. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
380. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
381. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
382. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
383. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
384. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
385. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
386. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
387. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
388. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
389. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
390. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
391. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
392. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
393. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
394. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
395. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
396. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
397. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
398. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
399. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
400. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
401. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
402. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
403. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
404. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
405. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
406. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
407. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
408. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
409. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
410. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
411. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
412. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
413. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
414. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
415. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
416. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
417. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
418. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
419. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
420. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
421. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
422. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
423. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
424. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
425. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
426. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
427. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
428. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
429. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
430. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
431. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
432. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
433. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
434. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
435. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
436. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
437. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
438. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
439. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
440. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
441. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
442. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
443. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
444. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
445. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
446. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
447. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
448. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
449. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
450. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
451. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
452. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
453. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
454. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
455. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
456. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
457. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
458. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
459. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
460. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
461. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
462. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
463. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
464. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
465. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
466. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
467. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
468. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
469. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
470. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
471. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
472. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
473. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
474. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
475. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
476. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
477. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
478. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
479. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
480. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
481. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
482. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
483. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
484. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
485. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
486. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
487. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
488. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
489. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
490. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
491. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
492. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
493. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
494. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
495. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
496. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
497. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
498. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
499. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
500. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
501. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
502. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
503. Multicorner Timing Analysis Summary
504. Setup Times
505. Hold Times
506. Clock to Output Times
507. Minimum Clock to Output Times
508. Propagation Delay
509. Minimum Propagation Delay
510. Board Trace Model Assignments
511. Input Transition Times
512. Signal Integrity Metrics (Slow 1200mv n40c Model)
513. Signal Integrity Metrics (Slow 1200mv 100c Model)
514. Signal Integrity Metrics (Fast 1200mv n40c Model)
515. Setup Transfers
516. Hold Transfers
517. Report TCCS
518. Report RSKM
519. Unconstrained Paths
520. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; SoC_Brain                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE75U19I7                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.15        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  84.6%      ;
;     Processor 3            ;  30.8%      ;
;     Processor 4            ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; clk_div[1]                                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_div[1] }                                           ;
; clk_llc                                              ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_llc }                                              ;
; clk_llc2                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_llc2 }                                             ;
; href                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { href }                                                 ;
; odd                                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { odd }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 9.999  ; 100.01 MHz ; 0.000 ; 4.999  ; 50.00      ; 27        ; 100         ;       ;        ;           ;            ; false    ; clk_llc ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; vadr[14]                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { vadr[14] }                                             ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 4.57 MHz    ; 4.57 MHz        ; clk_llc                                              ;                                                               ;
; 105.15 MHz  ; 105.15 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 134.48 MHz  ; 134.48 MHz      ; clk_div[1]                                           ;                                                               ;
; 509.42 MHz  ; 437.64 MHz      ; vadr[14]                                             ; limit due to minimum period restriction (tmin)                ;
; 710.23 MHz  ; 250.0 MHz       ; clk_llc2                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1254.71 MHz ; 250.0 MHz       ; href                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1254.71 MHz ; 250.0 MHz       ; odd                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                            ;
+------------------------------------------------------+----------+---------------+
; Clock                                                ; Slack    ; End Point TNS ;
+------------------------------------------------------+----------+---------------+
; clk_llc                                              ; -181.762 ; -2284.153     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -32.327  ; -12738.062    ;
; clk_div[1]                                           ; -6.436   ; -395.328      ;
; vadr[14]                                             ; -0.963   ; -3.565        ;
; clk_llc2                                             ; -0.408   ; -0.408        ;
; href                                                 ; 0.203    ; 0.000         ;
; odd                                                  ; 0.203    ; 0.000         ;
+------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc                                              ; -1.872 ; -20.198       ;
; clk_div[1]                                           ; -1.234 ; -11.477       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.161  ; 0.000         ;
; clk_llc2                                             ; 0.312  ; 0.000         ;
; vadr[14]                                             ; 0.414  ; 0.000         ;
; href                                                 ; 0.449  ; 0.000         ;
; odd                                                  ; 0.449  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc2                                             ; -3.000 ; -5.570        ;
; href                                                 ; -3.000 ; -4.285        ;
; odd                                                  ; -3.000 ; -4.285        ;
; clk_div[1]                                           ; -2.710 ; -179.050      ;
; vadr[14]                                             ; -1.285 ; -7.710        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.703  ; 0.000         ;
; clk_llc                                              ; 18.269 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_llc'                                                                 ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node  ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; -181.762 ; DELTA[8]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.101     ; 218.696    ;
; -181.759 ; DELTA[0]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.101     ; 218.693    ;
; -181.711 ; DELTA[8]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 218.656    ;
; -181.708 ; DELTA[0]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 218.653    ;
; -181.697 ; DELTA[8]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.093     ; 218.639    ;
; -181.694 ; DELTA[0]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.093     ; 218.636    ;
; -181.597 ; DELTA[3]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.101     ; 218.531    ;
; -181.585 ; DELTA[1]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.101     ; 218.519    ;
; -181.563 ; DELTA[5]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.101     ; 218.497    ;
; -181.546 ; DELTA[3]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 218.491    ;
; -181.534 ; DELTA[1]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 218.479    ;
; -181.532 ; DELTA[3]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.093     ; 218.474    ;
; -181.520 ; DELTA[1]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.093     ; 218.462    ;
; -181.512 ; DELTA[5]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 218.457    ;
; -181.498 ; DELTA[5]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.093     ; 218.440    ;
; -181.443 ; DELTA[2]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.101     ; 218.377    ;
; -181.392 ; DELTA[2]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 218.337    ;
; -181.378 ; DELTA[2]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.093     ; 218.320    ;
; -181.332 ; DELTA[8]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.317      ; 218.684    ;
; -181.329 ; DELTA[0]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.317      ; 218.681    ;
; -181.326 ; DELTA[8]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 218.271    ;
; -181.323 ; DELTA[0]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 218.268    ;
; -181.167 ; DELTA[3]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.317      ; 218.519    ;
; -181.161 ; DELTA[3]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 218.106    ;
; -181.155 ; DELTA[1]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.317      ; 218.507    ;
; -181.149 ; DELTA[1]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 218.094    ;
; -181.133 ; DELTA[5]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.317      ; 218.485    ;
; -181.127 ; DELTA[5]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 218.072    ;
; -181.087 ; DELTA[4]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.101     ; 218.021    ;
; -181.036 ; DELTA[4]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 217.981    ;
; -181.022 ; DELTA[4]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.093     ; 217.964    ;
; -181.013 ; DELTA[2]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.317      ; 218.365    ;
; -181.007 ; DELTA[2]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 217.952    ;
; -180.783 ; DELTA[8]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 218.144    ;
; -180.780 ; DELTA[0]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 218.141    ;
; -180.727 ; DELTA[7]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.101     ; 217.661    ;
; -180.676 ; DELTA[7]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 217.621    ;
; -180.662 ; DELTA[7]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.093     ; 217.604    ;
; -180.657 ; DELTA[4]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.317      ; 218.009    ;
; -180.651 ; DELTA[4]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 217.596    ;
; -180.637 ; DELTA[8]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.324      ; 217.996    ;
; -180.634 ; DELTA[0]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.324      ; 217.993    ;
; -180.618 ; DELTA[3]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 217.979    ;
; -180.606 ; DELTA[1]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 217.967    ;
; -180.584 ; DELTA[5]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 217.945    ;
; -180.526 ; DELTA[6]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.101     ; 217.460    ;
; -180.475 ; DELTA[6]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 217.420    ;
; -180.472 ; DELTA[3]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.324      ; 217.831    ;
; -180.464 ; DELTA[2]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 217.825    ;
; -180.461 ; DELTA[6]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.093     ; 217.403    ;
; -180.460 ; DELTA[1]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.324      ; 217.819    ;
; -180.438 ; DELTA[5]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.324      ; 217.797    ;
; -180.318 ; DELTA[2]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.324      ; 217.677    ;
; -180.297 ; DELTA[7]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.317      ; 217.649    ;
; -180.291 ; DELTA[7]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 217.236    ;
; -180.108 ; DELTA[4]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 217.469    ;
; -180.096 ; DELTA[6]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.317      ; 217.448    ;
; -180.090 ; DELTA[6]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.090     ; 217.035    ;
; -180.054 ; DELTA[8]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 217.415    ;
; -180.051 ; DELTA[0]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 217.412    ;
; -179.962 ; DELTA[4]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.324      ; 217.321    ;
; -179.889 ; DELTA[3]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 217.250    ;
; -179.877 ; DELTA[1]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 217.238    ;
; -179.855 ; DELTA[5]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 217.216    ;
; -179.748 ; DELTA[7]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 217.109    ;
; -179.735 ; DELTA[2]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 217.096    ;
; -179.602 ; DELTA[7]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.324      ; 216.961    ;
; -179.547 ; DELTA[6]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 216.908    ;
; -179.401 ; DELTA[6]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.324      ; 216.760    ;
; -179.379 ; DELTA[4]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 216.740    ;
; -179.019 ; DELTA[7]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 216.380    ;
; -178.818 ; DELTA[6]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 216.179    ;
; -136.821 ; H_DIFF[31] ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.096     ; 173.760    ;
; -136.770 ; H_DIFF[31] ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 173.720    ;
; -136.756 ; H_DIFF[31] ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.088     ; 173.703    ;
; -136.391 ; H_DIFF[31] ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.322      ; 173.748    ;
; -136.385 ; H_DIFF[31] ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 173.335    ;
; -136.371 ; H_DIFF[0]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.096     ; 173.310    ;
; -136.320 ; H_DIFF[0]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 173.270    ;
; -136.311 ; H_DIFF[2]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.096     ; 173.250    ;
; -136.306 ; H_DIFF[0]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.088     ; 173.253    ;
; -136.260 ; H_DIFF[2]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 173.210    ;
; -136.246 ; H_DIFF[2]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.088     ; 173.193    ;
; -135.941 ; H_DIFF[0]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.322      ; 173.298    ;
; -135.935 ; H_DIFF[0]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 172.885    ;
; -135.928 ; H_DIFF[1]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.096     ; 172.867    ;
; -135.899 ; H_DIFF[3]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.096     ; 172.838    ;
; -135.881 ; H_DIFF[2]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.322      ; 173.238    ;
; -135.877 ; H_DIFF[1]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 172.827    ;
; -135.875 ; H_DIFF[2]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 172.825    ;
; -135.863 ; H_DIFF[1]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.088     ; 172.810    ;
; -135.848 ; H_DIFF[3]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 172.798    ;
; -135.842 ; H_DIFF[31] ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.331      ; 173.208    ;
; -135.834 ; H_DIFF[3]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.088     ; 172.781    ;
; -135.696 ; H_DIFF[31] ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.329      ; 173.060    ;
; -135.675 ; H_DIFF[4]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.096     ; 172.614    ;
; -135.624 ; H_DIFF[4]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 172.574    ;
; -135.610 ; H_DIFF[4]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.088     ; 172.557    ;
; -135.544 ; H_DIFF[5]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.096     ; 172.483    ;
; -135.498 ; H_DIFF[1]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.322      ; 172.855    ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -32.327 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.140     ; 28.177     ;
; -32.319 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.132     ; 28.177     ;
; -32.312 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.132     ; 28.170     ;
; -32.305 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.125     ; 28.170     ;
; -32.302 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.121     ; 28.171     ;
; -32.284 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.125     ; 28.149     ;
; -32.283 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.110     ; 28.163     ;
; -32.282 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.114     ; 28.158     ;
; -32.268 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.140     ; 28.118     ;
; -32.260 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.132     ; 28.118     ;
; -32.253 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.132     ; 28.111     ;
; -32.246 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.125     ; 28.111     ;
; -32.243 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.121     ; 28.112     ;
; -32.239 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.105     ; 28.124     ;
; -32.225 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.125     ; 28.090     ;
; -32.224 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.110     ; 28.104     ;
; -32.223 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.114     ; 28.099     ;
; -32.196 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.114     ; 28.072     ;
; -32.192 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.140     ; 28.042     ;
; -32.184 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.132     ; 28.042     ;
; -32.180 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.105     ; 28.065     ;
; -32.177 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.132     ; 28.035     ;
; -32.170 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.125     ; 28.035     ;
; -32.167 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.121     ; 28.036     ;
; -32.149 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.125     ; 28.014     ;
; -32.148 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.110     ; 28.028     ;
; -32.147 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.114     ; 28.023     ;
; -32.137 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.114     ; 28.013     ;
; -32.131 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.142     ; 27.979     ;
; -32.130 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.094     ; 28.026     ;
; -32.127 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.163     ; 27.954     ;
; -32.110 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.097     ; 28.003     ;
; -32.110 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.101     ; 27.999     ;
; -32.104 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.105     ; 27.989     ;
; -32.100 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.126     ; 27.964     ;
; -32.100 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.140     ; 27.950     ;
; -32.095 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.145     ; 27.940     ;
; -32.092 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.132     ; 27.950     ;
; -32.088 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.111     ; 27.967     ;
; -32.085 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.132     ; 27.943     ;
; -32.082 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.126     ; 27.946     ;
; -32.078 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.125     ; 27.943     ;
; -32.075 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.121     ; 27.944     ;
; -32.071 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.094     ; 27.967     ;
; -32.069 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.125     ; 27.934     ;
; -32.066 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.141     ; 27.915     ;
; -32.062 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.131     ; 27.921     ;
; -32.062 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.162     ; 27.890     ;
; -32.061 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.100     ; 27.951     ;
; -32.061 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.114     ; 27.937     ;
; -32.057 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.125     ; 27.922     ;
; -32.056 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.110     ; 27.936     ;
; -32.055 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.114     ; 27.931     ;
; -32.054 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.129     ; 27.915     ;
; -32.053 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.125     ; 27.918     ;
; -32.051 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.097     ; 27.944     ;
; -32.051 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.101     ; 27.940     ;
; -32.041 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.142     ; 27.889     ;
; -32.041 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.126     ; 27.905     ;
; -32.037 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.163     ; 27.864     ;
; -32.030 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.144     ; 27.876     ;
; -32.029 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.111     ; 27.908     ;
; -32.023 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.126     ; 27.887     ;
; -32.022 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.127     ; 27.885     ;
; -32.012 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.105     ; 27.897     ;
; -32.010 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.125     ; 27.875     ;
; -32.005 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.145     ; 27.850     ;
; -32.003 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.120     ; 27.873     ;
; -32.003 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.131     ; 27.862     ;
; -32.002 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.100     ; 27.892     ;
; -31.995 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.094     ; 27.891     ;
; -31.995 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.129     ; 27.856     ;
; -31.994 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.125     ; 27.859     ;
; -31.993 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.142     ; 27.841     ;
; -31.989 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.163     ; 27.816     ;
; -31.975 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.097     ; 27.868     ;
; -31.975 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.101     ; 27.864     ;
; -31.969 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.114     ; 27.845     ;
; -31.965 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.126     ; 27.829     ;
; -31.963 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.127     ; 27.826     ;
; -31.957 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.145     ; 27.802     ;
; -31.953 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.111     ; 27.832     ;
; -31.947 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.126     ; 27.811     ;
; -31.938 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.141     ; 27.787     ;
; -31.938 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.119     ; 27.809     ;
; -31.934 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.162     ; 27.762     ;
; -31.934 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.125     ; 27.799     ;
; -31.927 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.131     ; 27.786     ;
; -31.926 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.100     ; 27.816     ;
; -31.919 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.129     ; 27.780     ;
; -31.918 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.125     ; 27.783     ;
; -31.913 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.120     ; 27.783     ;
; -31.907 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.110     ; 27.787     ;
; -31.903 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.094     ; 27.799     ;
; -31.902 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.142     ; 27.750     ;
; -31.902 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.144     ; 27.748     ;
; -31.898 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.163     ; 27.725     ;
; -31.891 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.090     ; 27.791     ;
; -31.887 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.127     ; 27.750     ;
; -31.883 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.148     ; 27.725     ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_div[1]'                                                                                                                                                              ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.436 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.212      ; 7.687      ;
; -6.378 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.211      ; 7.628      ;
; -6.278 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.211      ; 7.528      ;
; -6.258 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.197      ; 7.494      ;
; -6.233 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.196      ; 7.468      ;
; -6.200 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.196      ; 7.435      ;
; -6.198 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.211      ; 7.448      ;
; -6.180 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.215      ; 7.434      ;
; -6.175 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.195      ; 7.409      ;
; -6.153 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.206      ; 7.398      ;
; -6.143 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.211      ; 7.393      ;
; -6.141 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.211      ; 7.391      ;
; -6.126 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.222      ; 7.387      ;
; -6.122 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.214      ; 7.375      ;
; -6.107 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.210      ; 7.356      ;
; -6.105 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.206      ; 7.350      ;
; -6.103 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.221      ; 7.363      ;
; -6.100 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.196      ; 7.335      ;
; -6.090 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.202      ; 7.331      ;
; -6.085 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.195      ; 7.319      ;
; -6.079 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.301      ;
; -6.075 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.195      ; 7.309      ;
; -6.071 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.207      ; 7.317      ;
; -6.071 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.201      ; 7.311      ;
; -6.070 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.212      ; 7.321      ;
; -6.066 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.200      ; 7.305      ;
; -6.066 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.206      ; 7.311      ;
; -6.060 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.182      ; 7.281      ;
; -6.049 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.209      ; 7.297      ;
; -6.047 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.194      ; 7.280      ;
; -6.042 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.224      ; 7.305      ;
; -6.042 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.211      ; 7.292      ;
; -6.028 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.199      ; 7.266      ;
; -6.022 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.203      ; 7.264      ;
; -6.022 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.214      ; 7.275      ;
; -6.020 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.196      ; 7.255      ;
; -6.019 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.223      ; 7.281      ;
; -6.013 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.206      ; 7.258      ;
; -6.012 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.211      ; 7.262      ;
; -6.004 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.238      ; 7.281      ;
; -6.001 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.234      ; 7.274      ;
; -6.000 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.231      ; 7.270      ;
; -5.995 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.195      ; 7.229      ;
; -5.989 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.224      ; 7.252      ;
; -5.975 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.191      ; 7.205      ;
; -5.970 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.236      ; 7.245      ;
; -5.968 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.221      ; 7.228      ;
; -5.965 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.196      ; 7.200      ;
; -5.964 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.202      ; 7.205      ;
; -5.963 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.196      ; 7.198      ;
; -5.963 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.233      ; 7.235      ;
; -5.959 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.214      ; 7.212      ;
; -5.956 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.215      ; 7.210      ;
; -5.955 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.237      ; 7.231      ;
; -5.951 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.223      ; 7.213      ;
; -5.950 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.190      ; 7.179      ;
; -5.949 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.209      ; 7.197      ;
; -5.947 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.236      ; 7.222      ;
; -5.942 ; vadr_B[2]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.214      ; 7.195      ;
; -5.942 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.230      ; 7.211      ;
; -5.940 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.195      ; 7.174      ;
; -5.938 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.195      ; 7.172      ;
; -5.932 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.201      ; 7.172      ;
; -5.927 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.191      ; 7.157      ;
; -5.927 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.194      ; 7.160      ;
; -5.926 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.208      ; 7.173      ;
; -5.923 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.221      ; 7.183      ;
; -5.922 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.200      ; 7.161      ;
; -5.921 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.182      ; 7.142      ;
; -5.914 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.226      ; 7.179      ;
; -5.913 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.206      ; 7.158      ;
; -5.912 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.211      ; 7.162      ;
; -5.912 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.235      ; 7.186      ;
; -5.911 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.240      ; 7.190      ;
; -5.909 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.220      ; 7.168      ;
; -5.908 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.199      ; 7.146      ;
; -5.902 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.190      ; 7.131      ;
; -5.901 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.213      ; 7.153      ;
; -5.898 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.214      ; 7.151      ;
; -5.897 ; vadr_B[12] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.209      ; 7.145      ;
; -5.894 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.235      ; 7.168      ;
; -5.891 ; vadr_B[2]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.201      ; 7.131      ;
; -5.888 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.191      ; 7.118      ;
; -5.887 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.214      ; 7.140      ;
; -5.886 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.219      ; 7.144      ;
; -5.885 ; vadr_B[3]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.214      ; 7.138      ;
; -5.884 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.223      ; 7.146      ;
; -5.880 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.198      ; 7.117      ;
; -5.880 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.182      ; 7.101      ;
; -5.878 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.216      ; 7.133      ;
; -5.874 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.203      ; 7.116      ;
; -5.869 ; vadr_B[2]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.209      ; 7.117      ;
; -5.868 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.221      ; 7.128      ;
; -5.868 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.207      ; 7.114      ;
; -5.867 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.194      ; 7.100      ;
; -5.865 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.222      ; 7.126      ;
; -5.864 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.196      ; 7.099      ;
; -5.864 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.202      ; 7.105      ;
; -5.864 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.199      ; 7.102      ;
; -5.863 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.190      ; 7.092      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'vadr[14]'                                                                   ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; -0.963 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.883      ;
; -0.875 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.795      ;
; -0.871 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.791      ;
; -0.840 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.760      ;
; -0.832 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.752      ;
; -0.829 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.749      ;
; -0.827 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.747      ;
; -0.813 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.733      ;
; -0.741 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.661      ;
; -0.739 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.659      ;
; -0.737 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.657      ;
; -0.706 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.626      ;
; -0.698 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.618      ;
; -0.698 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.618      ;
; -0.239 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.159      ;
; -0.227 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.147      ;
; -0.225 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.145      ;
; -0.222 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.142      ;
; -0.200 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.120      ;
; -0.198 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.118      ;
; 0.148  ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 0.772      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_llc2'                                                               ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.408 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.077     ; 1.329      ;
; -0.347 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.500        ; 2.809      ; 3.876      ;
; 0.149  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.077     ; 0.772      ;
; 0.199  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 1.000        ; 2.809      ; 3.830      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'href'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.203 ; href2     ; href2   ; href         ; href        ; 1.000        ; -0.043     ; 0.772      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'odd'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.203 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 1.000        ; -0.043     ; 0.772      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_llc'                                                                                                                               ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.872 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 1.458      ;
; -1.669 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.977      ; 1.653      ;
; -1.597 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.977      ; 1.725      ;
; -1.558 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 1.772      ;
; -1.026 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.986      ; 2.305      ;
; -0.932 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.398      ;
; -0.889 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.983      ; 2.439      ;
; -0.889 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.983      ; 2.439      ;
; -0.874 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.456      ;
; -0.871 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.982      ; 2.456      ;
; -0.871 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.982      ; 2.456      ;
; -0.871 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.459      ;
; -0.871 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.982      ; 2.456      ;
; -0.870 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.460      ;
; -0.868 ; RAM_CLEAN_2:RAM_inst_M|result[5] ; vdata_B[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.973      ; 2.450      ;
; -0.844 ; RAM_CLEAN_2:RAM_inst_M|result[6] ; vdata_B[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.970      ; 2.471      ;
; -0.816 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.514      ;
; -0.800 ; RAM_CLEAN_2:RAM_inst_M|result[4] ; vdata_B[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.967      ; 2.512      ;
; -0.791 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.539      ;
; -0.781 ; RAM_CLEAN_2:RAM_inst_M|result[1] ; vdata_B[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.970      ; 2.534      ;
; -0.778 ; RAM_CLEAN_2:RAM_inst_M|result[2] ; vdata_B[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.964      ; 2.531      ;
; -0.759 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.571      ;
; -0.758 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.572      ;
; -0.756 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.574      ;
; -0.756 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.574      ;
; -0.748 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.582      ;
; -0.742 ; RAM_CLEAN_2:RAM_inst_M|result[0] ; vdata_B[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.969      ; 2.572      ;
; -0.724 ; RAM_CLEAN_2:RAM_inst_M|result[3] ; vdata_B[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.966      ; 2.587      ;
; -0.702 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.977      ; 2.620      ;
; -0.697 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.977      ; 2.625      ;
; -0.682 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.648      ;
; -0.666 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.664      ;
; -0.656 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.674      ;
; -0.616 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.976      ; 2.705      ;
; -0.554 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.976      ; 2.767      ;
; -0.532 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.798      ;
; -0.301 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.878      ; 3.025      ;
; -0.273 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.878      ; 3.053      ;
; 0.410  ; CodeCnt[1]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.674      ;
; 0.414  ; CodeCnt[0]                       ; CodeCnt[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.678      ;
; 0.423  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.900      ; 3.539      ;
; 0.433  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.900      ; 3.549      ;
; 0.457  ; Cr_Data1[0]                      ; A_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.721      ;
; 0.457  ; Cb_Data1[2]                      ; B2_int[6]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.721      ;
; 0.460  ; Cr_Data1[1]                      ; B1_int[7]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.724      ;
; 0.554  ; BK_B                             ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.094      ; 0.834      ;
; 0.557  ; BK_B                             ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.094      ; 0.837      ;
; 0.562  ; BK_B                             ; SP_B       ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.094      ; 0.842      ;
; 0.609  ; CodeCnt[0]                       ; X_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.873      ;
; 0.610  ; CodeCnt[0]                       ; X_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.874      ;
; 0.617  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.900      ; 3.733      ;
; 0.628  ; Cb_Data1[0]                      ; B2_int[4]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.893      ;
; 0.630  ; Cb_Data1[4]                      ; C_int[8]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.894      ;
; 0.640  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.900      ; 3.756      ;
; 0.642  ; C_int[10]                        ; B_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.906      ;
; 0.643  ; B2_int[11]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.907      ;
; 0.643  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 2.878      ; 3.737      ;
; 0.644  ; C_int[12]                        ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 0.907      ;
; 0.645  ; C_H                              ; Y_B        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.094      ; 0.925      ;
; 0.645  ; C_int[17]                        ; B_int[17]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 0.908      ;
; 0.646  ; C_int[16]                        ; B_int[16]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 0.909      ;
; 0.646  ; C_int[15]                        ; B_int[15]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 0.909      ;
; 0.646  ; C_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.910      ;
; 0.647  ; A_int[16]                        ; R_int[16]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.911      ;
; 0.649  ; C_int[13]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 0.912      ;
; 0.650  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 2.878      ; 3.744      ;
; 0.678  ; href                             ; vdata[5]   ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.778      ;
; 0.678  ; href                             ; vdata[8]   ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.778      ;
; 0.678  ; href                             ; vdata[9]   ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.778      ;
; 0.678  ; href                             ; vdata[10]  ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.778      ;
; 0.678  ; href                             ; vdata[11]  ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.778      ;
; 0.678  ; href                             ; vdata[13]  ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.778      ;
; 0.678  ; href                             ; vdata[14]  ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.778      ;
; 0.678  ; href                             ; vdata[15]  ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.778      ;
; 0.707  ; CodeCnt[0]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.971      ;
; 0.707  ; CodeCnt[1]                       ; X_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.971      ;
; 0.709  ; CodeCnt[1]                       ; X_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.973      ;
; 0.717  ; href                             ; vdata[5]   ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.817      ;
; 0.717  ; href                             ; vdata[8]   ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.817      ;
; 0.717  ; href                             ; vdata[9]   ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.817      ;
; 0.717  ; href                             ; vdata[10]  ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.817      ;
; 0.717  ; href                             ; vdata[11]  ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.817      ;
; 0.717  ; href                             ; vdata[13]  ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.817      ;
; 0.717  ; href                             ; vdata[14]  ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.817      ;
; 0.717  ; href                             ; vdata[15]  ; href                                                 ; clk_llc     ; 0.000        ; 2.884      ; 3.817      ;
; 0.775  ; vpo_wrxd2                        ; vpo_wrxd3  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.038      ;
; 0.808  ; A_int[14]                        ; R_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.071      ;
; 0.810  ; A_int[20]                        ; R_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.075      ; 1.071      ;
; 0.811  ; B2_int[10]                       ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.075      ;
; 0.828  ; vpo_wrxd1                        ; vpo_wrxd2  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.091      ;
; 0.866  ; href                             ; vdata[0]   ; href                                                 ; clk_llc     ; 0.000        ; 2.885      ; 3.967      ;
; 0.866  ; href                             ; vdata[1]   ; href                                                 ; clk_llc     ; 0.000        ; 2.885      ; 3.967      ;
; 0.866  ; href                             ; vdata[3]   ; href                                                 ; clk_llc     ; 0.000        ; 2.885      ; 3.967      ;
; 0.866  ; href                             ; vdata[6]   ; href                                                 ; clk_llc     ; 0.000        ; 2.885      ; 3.967      ;
; 0.866  ; href                             ; vdata[12]  ; href                                                 ; clk_llc     ; 0.000        ; 2.885      ; 3.967      ;
; 0.874  ; C_MAX[7]                         ; BK_B       ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.456      ; 1.516      ;
; 0.885  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.878      ; 3.979      ;
; 0.899  ; CodeCnt[1]                       ; X_int[7]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.075      ; 1.160      ;
; 0.905  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.878      ; 3.999      ;
; 0.919  ; href                             ; vdata[0]   ; href                                                 ; clk_llc     ; 0.000        ; 2.885      ; 4.020      ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_div[1]'                                                                                                                                               ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.234 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; 0.000        ; 4.390      ; 3.372      ;
; -1.073 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; 0.000        ; 4.390      ; 3.533      ;
; -0.733 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; -0.500       ; 4.390      ; 3.373      ;
; -0.578 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; -0.500       ; 4.390      ; 3.528      ;
; -0.496 ; vadr[14]   ; vadr[14]                                                                                    ; vadr[14]     ; clk_div[1]  ; 0.000        ; 4.406      ; 4.348      ;
; -0.475 ; href       ; vadr_B[6]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.392      ; 4.133      ;
; -0.456 ; href       ; vadr_B[7]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.386      ; 4.146      ;
; -0.430 ; href       ; vadr_B[1]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.387      ; 4.173      ;
; -0.423 ; odd        ; vadr[14]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 4.406      ; 4.199      ;
; -0.423 ; odd        ; vadr[0]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.406      ; 4.199      ;
; -0.423 ; odd        ; vadr[1]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.406      ; 4.199      ;
; -0.423 ; odd        ; vadr[2]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.406      ; 4.199      ;
; -0.423 ; odd        ; vadr[3]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.406      ; 4.199      ;
; -0.423 ; odd        ; vadr[4]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.406      ; 4.199      ;
; -0.423 ; odd        ; vadr[5]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.406      ; 4.199      ;
; -0.423 ; odd        ; vadr[6]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.406      ; 4.199      ;
; -0.423 ; odd        ; vadr[7]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.406      ; 4.199      ;
; -0.423 ; odd        ; vadr[8]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.406      ; 4.199      ;
; -0.423 ; odd        ; vadr[9]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.406      ; 4.199      ;
; -0.423 ; odd        ; vadr[10]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 4.406      ; 4.199      ;
; -0.423 ; odd        ; vadr[11]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 4.406      ; 4.199      ;
; -0.423 ; odd        ; vadr[12]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 4.406      ; 4.199      ;
; -0.423 ; odd        ; vadr[13]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 4.406      ; 4.199      ;
; -0.351 ; href       ; vadr_B[11]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 4.392      ; 4.257      ;
; -0.348 ; href       ; vadr_B[10]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 4.392      ; 4.260      ;
; -0.346 ; href       ; vadr_B[9]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.392      ; 4.262      ;
; -0.346 ; href       ; vadr_B[12]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 4.392      ; 4.262      ;
; -0.138 ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; 0.000        ; 1.400      ; 1.478      ;
; 0.012  ; href       ; vadr_B[7]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.386      ; 4.114      ;
; 0.035  ; vadr[14]   ; vadr[14]                                                                                    ; vadr[14]     ; clk_div[1]  ; -0.500       ; 4.406      ; 4.379      ;
; 0.052  ; href       ; vadr_B[6]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.392      ; 4.160      ;
; 0.099  ; odd        ; vadr[14]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 4.406      ; 4.221      ;
; 0.099  ; odd        ; vadr[0]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.406      ; 4.221      ;
; 0.099  ; odd        ; vadr[1]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.406      ; 4.221      ;
; 0.099  ; odd        ; vadr[2]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.406      ; 4.221      ;
; 0.099  ; odd        ; vadr[3]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.406      ; 4.221      ;
; 0.099  ; odd        ; vadr[4]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.406      ; 4.221      ;
; 0.099  ; odd        ; vadr[5]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.406      ; 4.221      ;
; 0.099  ; odd        ; vadr[6]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.406      ; 4.221      ;
; 0.099  ; odd        ; vadr[7]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.406      ; 4.221      ;
; 0.099  ; odd        ; vadr[8]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.406      ; 4.221      ;
; 0.099  ; odd        ; vadr[9]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.406      ; 4.221      ;
; 0.099  ; odd        ; vadr[10]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 4.406      ; 4.221      ;
; 0.099  ; odd        ; vadr[11]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 4.406      ; 4.221      ;
; 0.099  ; odd        ; vadr[12]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 4.406      ; 4.221      ;
; 0.099  ; odd        ; vadr[13]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 4.406      ; 4.221      ;
; 0.107  ; href       ; vadr_B[1]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.387      ; 4.210      ;
; 0.125  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; 0.000        ; 1.400      ; 1.741      ;
; 0.167  ; href       ; vadr_B[11]                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 4.392      ; 4.275      ;
; 0.170  ; href       ; vadr_B[10]                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 4.392      ; 4.278      ;
; 0.171  ; href       ; vadr_B[9]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.392      ; 4.279      ;
; 0.172  ; href       ; vadr_B[12]                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 4.392      ; 4.280      ;
; 0.411  ; vadr_B[6]  ; vadr_B[6]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.674      ;
; 0.412  ; vadr_B[12] ; vadr_B[12]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.076      ; 0.674      ;
; 0.412  ; vadr_B[11] ; vadr_B[11]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.076      ; 0.674      ;
; 0.412  ; vadr_B[10] ; vadr_B[10]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.076      ; 0.674      ;
; 0.412  ; vadr_B[9]  ; vadr_B[9]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.076      ; 0.674      ;
; 0.412  ; vadr_B[7]  ; vadr_B[7]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.076      ; 0.674      ;
; 0.412  ; vadr_B[1]  ; vadr_B[1]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.076      ; 0.674      ;
; 0.621  ; href2      ; vadr_B[6]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.402      ; 2.239      ;
; 0.665  ; vadr[5]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.928      ;
; 0.666  ; vadr[2]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.929      ;
; 0.666  ; vadr[1]    ; vadr[1]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.929      ;
; 0.666  ; href2      ; vadr_B[1]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.397      ; 2.279      ;
; 0.667  ; vadr[12]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[11]   ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[10]   ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[9]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[7]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[4]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[3]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.670  ; vadr[8]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.933      ;
; 0.670  ; vadr[6]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.933      ;
; 0.688  ; vadr[13]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.951      ;
; 0.692  ; vadr[0]    ; vadr[0]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.955      ;
; 0.791  ; href2      ; vadr_B[7]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.396      ; 2.403      ;
; 0.873  ; href2      ; vadr_B[9]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.402      ; 2.491      ;
; 0.874  ; href2      ; vadr_B[12]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 1.402      ; 2.492      ;
; 0.876  ; href2      ; vadr_B[10]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 1.402      ; 2.494      ;
; 0.881  ; href2      ; vadr_B[11]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 1.402      ; 2.499      ;
; 0.984  ; vadr[5]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.247      ;
; 0.985  ; vadr[1]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.248      ;
; 0.986  ; vadr[11]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.249      ;
; 0.986  ; vadr[9]    ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.249      ;
; 0.986  ; vadr[3]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.249      ;
; 0.986  ; vadr[7]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.249      ;
; 0.996  ; vadr[2]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.259      ;
; 0.997  ; vadr[4]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.260      ;
; 0.997  ; vadr[10]   ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.260      ;
; 0.997  ; vadr[12]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.260      ;
; 0.999  ; vadr[0]    ; vadr[1]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.262      ;
; 1.000  ; vadr[2]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.263      ;
; 1.001  ; vadr[12]   ; vadr[14]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.264      ;
; 1.001  ; vadr[8]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.264      ;
; 1.001  ; vadr[6]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.264      ;
; 1.001  ; vadr[4]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.264      ;
; 1.001  ; vadr[10]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.264      ;
; 1.003  ; vadr[0]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.266      ;
; 1.005  ; vadr[8]    ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.268      ;
; 1.005  ; vadr[6]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.268      ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.161 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.084      ;
; 0.235 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.158      ;
; 0.375 ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.039      ;
; 0.378 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.042      ;
; 0.385 ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.049      ;
; 0.410 ; cs[3]                             ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.413 ; cs[0]                             ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.678      ;
; 0.438 ; waitx_d7                          ; waitx_d8                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.703      ;
; 0.439 ; waitx_d4                          ; waitx_d5                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; waitx_d3                          ; waitx_d4                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.704      ;
; 0.441 ; waitx_d8                          ; waitx_d9                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.706      ;
; 0.599 ; waitx_d1                          ; waitx_d2                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.881      ;
; 0.605 ; oddframe_d2                       ; oddframe_d3                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.870      ;
; 0.611 ; waitx_d9                          ; waitx_d10                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.876      ;
; 0.614 ; waitx_d6                          ; waitx_d7                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.879      ;
; 0.615 ; waitx_d5                          ; waitx_d6                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.880      ;
; 0.623 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.288      ;
; 0.636 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.298      ;
; 0.647 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.307      ;
; 0.664 ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.326      ;
; 0.675 ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.339      ;
; 0.677 ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.343      ;
; 0.678 ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.344      ;
; 0.684 ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.344      ;
; 0.688 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.346      ;
; 0.690 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.351      ;
; 0.691 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.346      ;
; 0.708 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.373      ;
; 0.711 ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.368      ;
; 0.711 ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.372      ;
; 0.713 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.370      ;
; 0.714 ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.371      ;
; 0.715 ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.369      ;
; 0.716 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.382      ;
; 0.721 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.387      ;
; 0.722 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.376      ;
; 0.722 ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.383      ;
; 0.729 ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.388      ;
; 0.749 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.415      ;
; 0.755 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.421      ;
; 0.758 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.424      ;
; 0.855 ; waitx_d2                          ; waitx_d3                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.334     ; 0.707      ;
; 0.884 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.541      ;
; 0.889 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.556      ;
; 0.908 ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.572      ;
; 0.910 ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.576      ;
; 0.921 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.586      ;
; 0.923 ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.587      ;
; 0.927 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_we_reg          ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 2.238      ;
; 0.933 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.600      ;
; 0.937 ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.603      ;
; 0.938 ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.598      ;
; 0.948 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.609      ;
; 0.954 ; A_addr                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.217      ;
; 0.956 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.623      ;
; 0.960 ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.621      ;
; 0.962 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.621      ;
; 0.966 ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.679      ;
; 0.967 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.619      ;
; 0.973 ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.630      ;
; 0.977 ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.688      ;
; 0.979 ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.641      ;
; 0.981 ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.689      ;
; 0.981 ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.692      ;
; 0.984 ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.698      ;
; 0.984 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.643      ;
; 0.985 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.634      ;
; 0.988 ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.643      ;
; 0.988 ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.654      ;
; 0.990 ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.704      ;
; 0.990 ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.701      ;
; 0.991 ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.704      ;
; 1.000 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.664      ;
; 1.008 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.665      ;
; 1.010 ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.659      ;
; 1.014 ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.681      ;
; 1.022 ; cs[5]                             ; cs[6]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 0.875      ;
; 1.022 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.730      ;
; 1.026 ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.678      ;
; 1.031 ; oddframe_d1                       ; oddframe_d2                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 0.884      ;
; 1.031 ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.688      ;
; 1.031 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.744      ;
; 1.035 ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.692      ;
; 1.038 ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.697      ;
; 1.042 ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.707      ;
; 1.044 ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.710      ;
; 1.045 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.696      ;
; 1.049 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.703      ;
; 1.051 ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.711      ;
; 1.051 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_we_reg          ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 2.362      ;
; 1.054 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.697      ;
; 1.055 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.720      ;
; 1.056 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.704      ;
; 1.056 ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.717      ;
; 1.058 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.698      ;
; 1.061 ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.723      ;
; 1.062 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.728      ;
; 1.062 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.704      ;
; 1.070 ; cs[5]                             ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|rden_a_store                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 0.923      ;
; 1.071 ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.739      ;
+-------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_llc2'                                                               ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.000        ; 2.917      ; 3.677      ;
; 0.415 ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.077      ; 0.678      ;
; 0.821 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; -0.500       ; 2.917      ; 3.686      ;
; 0.954 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.077      ; 1.217      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'vadr[14]'                                                                   ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.414 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 0.678      ;
; 0.643 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 0.907      ;
; 0.659 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 0.923      ;
; 0.662 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 0.926      ;
; 0.667 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 0.931      ;
; 0.962 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.226      ;
; 0.962 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.226      ;
; 0.973 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.237      ;
; 0.973 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.237      ;
; 0.977 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.241      ;
; 0.977 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.241      ;
; 0.979 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.243      ;
; 0.983 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.247      ;
; 1.086 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.350      ;
; 1.090 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.354      ;
; 1.101 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.365      ;
; 1.105 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.369      ;
; 1.107 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.371      ;
; 1.111 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.375      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'href'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.449 ; href2     ; href2   ; href         ; href        ; 0.000        ; 0.043      ; 0.678      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'odd'                                                                 ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.449 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 0.000        ; 0.043      ; 0.678      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc2'                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_llc2 ; Rise       ; clk_llc2                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.253  ; 0.441        ; 0.188          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.253  ; 0.441        ; 0.188          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.338  ; 0.558        ; 0.220          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.338  ; 0.558        ; 0.220          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'href'                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; href  ; Rise       ; href         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; href  ; Rise       ; href2        ;
; 0.269  ; 0.489        ; 0.220          ; High Pulse Width ; href  ; Rise       ; href2        ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; href  ; Rise       ; href2        ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|o ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href2|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|i ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|i ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href2|clk    ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|o ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'odd'                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; odd   ; Rise       ; odd          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; odd   ; Rise       ; vadr[15]     ;
; 0.271  ; 0.459        ; 0.188          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]     ;
; 0.320  ; 0.540        ; 0.220          ; High Pulse Width ; odd   ; Rise       ; vadr[15]     ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|o  ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|i  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|i  ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; vadr[15]|clk ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|o  ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk_div[1]'                                                                                                                                         ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~0                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.126  ; 0.361        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 0.127  ; 0.362        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; 0.127  ; 0.362        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; 0.127  ; 0.362        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 0.129  ; 0.364        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ;
; 0.129  ; 0.364        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 0.129  ; 0.364        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 0.129  ; 0.364        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ;
; 0.130  ; 0.365        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; 0.130  ; 0.365        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; 0.130  ; 0.365        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; 0.130  ; 0.365        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'vadr[14]'                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~4                                                                   ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~5                                                                   ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~6                                                                   ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~3                                                                   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~7                                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; A_addr                                                                                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|rden_a_store         ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|wren_a_store         ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~1                                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~2                                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[11]~11                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]                                                      ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[19]~19                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[1]~1                                                     ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[21]~21                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[2]~2                                                     ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[3]~3                                                     ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[4]~4                                                     ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[5]~5                                                     ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[7]~7                                                     ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[9]~9                                                     ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[6]                                                                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; oddframe_d2                                                                                      ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; oddframe_d3                                                                                      ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]                                                      ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]~10                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]~12                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]~14                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]~16                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]~18                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]~20                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]~22                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]~24                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]~26                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[4]                                                       ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[6]~6                                                     ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[8]~8                                                     ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[4]                                                                                            ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d10                                                                                        ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d3                                                                                         ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d4                                                                                         ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d5                                                                                         ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d6                                                                                         ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d7                                                                                         ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d8                                                                                         ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d9                                                                                         ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                                 ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                                ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[13]                                                                ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[14]                                                                ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                                 ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[2]                                                                 ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                                 ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                                 ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                                 ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                                 ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                                 ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~1                                                                        ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~2                                                                        ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~7                                                                        ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                       ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[13]~13                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]                                                      ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[15]~15                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]                                                      ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[17]~17                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]                                                      ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]                                                      ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]                                                      ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]                                                      ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[2]                                                       ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[32]~32                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[33]~33                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[34]~34                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[35]~35                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[6]                                                       ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[8]                                                       ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[3]                                                                 ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[4]                                                                 ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[5]                                                                 ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                                ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                                ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                                 ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                                 ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~3                                                                        ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~4                                                                        ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~5                                                                        ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~6                                                                        ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]~48                                                   ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]~86                                                   ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]~50                                                   ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]~88                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc'                                         ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target      ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+
; 18.269 ; 18.457       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[0]   ;
; 18.269 ; 18.457       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[1]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[18]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[19]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[20]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[18]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[19]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[20]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[4]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_B         ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[12]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[13]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[14]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[15]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[16]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[17]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[18]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[19]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[20]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[0]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[1]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[2]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[3]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[4]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[5]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[6]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[7]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[12]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[13]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[14]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[15]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[16]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[17]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[18]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[19]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[20]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[0] ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[1] ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[3] ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[5] ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[6] ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[7] ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; CodeCnt[0]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; CodeCnt[1]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[2] ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[3] ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[4] ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[5] ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[6] ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; G_B         ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; O_B         ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; R_B         ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[11]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[12]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[5]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[7]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[12]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[17]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[5]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[10]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[11]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[12]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[13]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[14]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[15]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[16]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[17]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[7]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[8]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[9]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[10]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[11]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[12]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[13]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[14]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[15]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[16]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[17]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[5]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[6]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[7]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[8]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[9]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[10]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[11]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[0]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[1]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[2]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[3]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[4]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[5]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[6]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[7]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[10]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[11]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[7]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[8]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[9]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[2] ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[4] ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 3.297 ; 3.122 ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.164 ; 0.246 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 3.425 ; 3.599 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 1.574 ; 1.605 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 1.890 ; 1.845 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 3.053 ; 3.456 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 2.984 ; 3.390 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 2.321 ; 2.766 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 2.715 ; 3.142 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 3.053 ; 3.456 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 2.517 ; 2.962 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 2.500 ; 2.947 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 2.523 ; 2.981 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 2.426 ; 2.844 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 1.908 ; 1.876 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 9.372 ; 9.818 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 8.489 ; 9.056 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 8.448 ; 9.041 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 8.272 ; 8.869 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 8.354 ; 8.932 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 8.725 ; 9.247 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 8.333 ; 8.819 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 8.580 ; 9.153 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 8.475 ; 9.102 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 8.661 ; 9.244 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 8.208 ; 8.759 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 7.819 ; 8.340 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 8.562 ; 9.027 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 8.294 ; 8.885 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 9.372 ; 9.818 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 8.965 ; 9.505 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 7.503 ; 8.032 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 7.558 ; 8.064 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 7.781 ; 8.307 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 6.135 ; 6.262 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 6.768 ; 6.916 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 6.589 ; 6.679 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 1.204  ; 1.203  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.393  ; 0.371  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.990  ; 1.000  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.463 ; -0.453 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.915 ; -0.935 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -1.349 ; -1.706 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -2.060 ; -2.493 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -1.539 ; -1.920 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -1.702 ; -2.093 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -1.687 ; -2.079 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -1.788 ; -2.208 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -1.830 ; -2.198 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -1.674 ; -2.023 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -1.349 ; -1.706 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.576  ; 0.555  ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -4.623 ; -5.034 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -5.687 ; -6.070 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -5.474 ; -5.873 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -5.260 ; -5.662 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -5.173 ; -5.589 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -5.752 ; -6.160 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -5.254 ; -5.638 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -5.337 ; -5.723 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -5.430 ; -5.835 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -5.411 ; -5.868 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -5.164 ; -5.571 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -4.753 ; -5.126 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -5.473 ; -5.799 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -5.403 ; -5.805 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -4.706 ; -5.125 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -4.623 ; -5.034 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -4.803 ; -5.271 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -4.937 ; -5.411 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -4.465 ; -4.952 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -3.606 ; -3.549 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -2.095 ; -2.132 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -2.430 ; -2.396 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 10.863 ; 10.718 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 10.931 ; 10.987 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 14.462 ; 14.311 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 12.695 ; 12.795 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 11.946 ; 12.223 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 12.467 ; 12.627 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 11.684 ; 11.690 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 12.840 ; 12.744 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 12.467 ; 12.545 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 10.935 ; 11.043 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 11.858 ; 11.883 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 11.922 ; 12.058 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 11.096 ; 11.179 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 11.704 ; 11.696 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 13.021 ; 12.816 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 11.712 ; 11.780 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 14.462 ; 14.311 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 12.400 ; 12.355 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 10.503 ; 10.651 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 8.331  ; 8.134  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 8.402  ; 8.387  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 9.402  ; 9.315  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 10.006 ; 10.027 ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 10.476 ; 10.335 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 10.541 ; 10.593 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 5.680  ; 5.738  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 7.998  ; 8.042  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 7.068  ; 7.128  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 7.221  ; 7.257  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 6.734  ; 6.687  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 6.098  ; 6.136  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 6.440  ; 6.485  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 5.680  ; 5.738  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 5.842  ; 5.877  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 6.819  ; 6.867  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 6.085  ; 6.119  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 6.559  ; 6.516  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 8.179  ; 8.062  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 6.885  ; 6.898  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 8.226  ; 8.090  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 7.113  ; 7.034  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 6.287  ; 6.407  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 7.170  ; 7.142  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 7.295  ; 7.460  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 6.152  ; 6.071  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 9.627  ; 9.647  ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+------------+-----------------+--------+-------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR     ; FF     ;
+------------+-----------------+--------+-------+--------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 9.268  ; 9.184 ; 9.822  ; 9.738  ;
; AMAmem_csx ; AMAmem_data[1]  ; 9.268  ; 9.184 ; 9.822  ; 9.738  ;
; AMAmem_csx ; AMAmem_data[2]  ; 9.380  ; 9.308 ; 9.938  ; 9.866  ;
; AMAmem_csx ; AMAmem_data[3]  ; 9.094  ; 9.022 ; 9.710  ; 9.638  ;
; AMAmem_csx ; AMAmem_data[4]  ; 9.447  ; 9.375 ; 10.053 ; 9.981  ;
; AMAmem_csx ; AMAmem_data[5]  ; 9.094  ; 9.022 ; 9.710  ; 9.638  ;
; AMAmem_csx ; AMAmem_data[6]  ; 9.514  ; 9.442 ; 10.106 ; 10.034 ;
; AMAmem_csx ; AMAmem_data[7]  ; 9.447  ; 9.375 ; 10.053 ; 9.981  ;
; AMAmem_csx ; AMAmem_data[8]  ; 9.094  ; 9.022 ; 9.710  ; 9.638  ;
; AMAmem_csx ; AMAmem_data[9]  ; 9.514  ; 9.442 ; 10.106 ; 10.034 ;
; AMAmem_csx ; AMAmem_data[10] ; 9.514  ; 9.442 ; 10.106 ; 10.034 ;
; AMAmem_csx ; AMAmem_data[11] ; 9.110  ; 9.038 ; 9.719  ; 9.647  ;
; AMAmem_csx ; AMAmem_data[12] ; 9.442  ; 9.370 ; 10.049 ; 9.977  ;
; AMAmem_csx ; AMAmem_data[13] ; 9.120  ; 9.048 ; 9.713  ; 9.641  ;
; AMAmem_csx ; AMAmem_data[14] ; 9.120  ; 9.048 ; 9.713  ; 9.641  ;
; AMAmem_csx ; AMAmem_data[15] ; 9.424  ; 9.352 ; 10.029 ; 9.957  ;
; AMAmem_csx ; AMAmem_waitx    ; 12.458 ;       ;        ; 12.909 ;
+------------+-----------------+--------+-------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 8.946  ; 8.862 ; 9.485 ; 9.401  ;
; AMAmem_csx ; AMAmem_data[1]  ; 8.946  ; 8.862 ; 9.485 ; 9.401  ;
; AMAmem_csx ; AMAmem_data[2]  ; 9.057  ; 8.985 ; 9.600 ; 9.528  ;
; AMAmem_csx ; AMAmem_data[3]  ; 8.783  ; 8.711 ; 9.381 ; 9.309  ;
; AMAmem_csx ; AMAmem_data[4]  ; 9.122  ; 9.050 ; 9.710 ; 9.638  ;
; AMAmem_csx ; AMAmem_data[5]  ; 8.783  ; 8.711 ; 9.381 ; 9.309  ;
; AMAmem_csx ; AMAmem_data[6]  ; 9.187  ; 9.115 ; 9.761 ; 9.689  ;
; AMAmem_csx ; AMAmem_data[7]  ; 9.122  ; 9.050 ; 9.710 ; 9.638  ;
; AMAmem_csx ; AMAmem_data[8]  ; 8.783  ; 8.711 ; 9.381 ; 9.309  ;
; AMAmem_csx ; AMAmem_data[9]  ; 9.187  ; 9.115 ; 9.761 ; 9.689  ;
; AMAmem_csx ; AMAmem_data[10] ; 9.187  ; 9.115 ; 9.761 ; 9.689  ;
; AMAmem_csx ; AMAmem_data[11] ; 8.799  ; 8.727 ; 9.389 ; 9.317  ;
; AMAmem_csx ; AMAmem_data[12] ; 9.117  ; 9.045 ; 9.706 ; 9.634  ;
; AMAmem_csx ; AMAmem_data[13] ; 8.808  ; 8.736 ; 9.383 ; 9.311  ;
; AMAmem_csx ; AMAmem_data[14] ; 8.808  ; 8.736 ; 9.383 ; 9.311  ;
; AMAmem_csx ; AMAmem_data[15] ; 9.100  ; 9.028 ; 9.687 ; 9.615  ;
; AMAmem_csx ; AMAmem_waitx    ; 11.935 ;       ;       ; 12.354 ;
+------------+-----------------+--------+-------+-------+--------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 131
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 6.782 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                   ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[13]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]            ; Not Calculated       ; No                      ;
; vadr[15]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]            ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]            ; Not Calculated       ; No                      ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[13]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 7.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  clk_div[1]                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;                ;              ;                  ; 7.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[15]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.050          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  odd                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;                ;              ;                  ; 8.050        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.066          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;                ;              ;                  ; 8.066        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 5.29 MHz    ; 5.29 MHz        ; clk_llc                                              ;                                                               ;
; 116.51 MHz  ; 116.51 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 152.53 MHz  ; 152.53 MHz      ; clk_div[1]                                           ;                                                               ;
; 597.73 MHz  ; 437.64 MHz      ; vadr[14]                                             ; limit due to minimum period restriction (tmin)                ;
; 808.41 MHz  ; 250.0 MHz       ; clk_llc2                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1470.59 MHz ; 250.0 MHz       ; href                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1470.59 MHz ; 250.0 MHz       ; odd                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                            ;
+------------------------------------------------------+----------+---------------+
; Clock                                                ; Slack    ; End Point TNS ;
+------------------------------------------------------+----------+---------------+
; clk_llc                                              ; -152.039 ; -1890.892     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -27.813  ; -10942.135    ;
; clk_div[1]                                           ; -5.556   ; -337.988      ;
; vadr[14]                                             ; -0.673   ; -2.369        ;
; clk_llc2                                             ; -0.237   ; -0.237        ;
; href                                                 ; 0.320    ; 0.000         ;
; odd                                                  ; 0.320    ; 0.000         ;
+------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc                                              ; -1.451 ; -14.752       ;
; clk_div[1]                                           ; -1.134 ; -10.879       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.025 ; -0.025        ;
; vadr[14]                                             ; 0.352  ; 0.000         ;
; clk_llc2                                             ; 0.353  ; 0.000         ;
; href                                                 ; 0.382  ; 0.000         ;
; odd                                                  ; 0.382  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc2                                             ; -3.000 ; -5.570        ;
; href                                                 ; -3.000 ; -4.285        ;
; odd                                                  ; -3.000 ; -4.285        ;
; clk_div[1]                                           ; -2.649 ; -176.061      ;
; vadr[14]                                             ; -1.285 ; -7.710        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.678  ; 0.000         ;
; clk_llc                                              ; 18.296 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_llc'                                                                 ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node  ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; -152.039 ; DELTA[8]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 188.991    ;
; -152.038 ; DELTA[0]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 188.990    ;
; -151.963 ; DELTA[3]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 188.915    ;
; -151.955 ; DELTA[1]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 188.907    ;
; -151.944 ; DELTA[8]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 188.906    ;
; -151.943 ; DELTA[0]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 188.905    ;
; -151.936 ; DELTA[5]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 188.888    ;
; -151.913 ; DELTA[8]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 188.873    ;
; -151.912 ; DELTA[0]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 188.872    ;
; -151.868 ; DELTA[3]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 188.830    ;
; -151.860 ; DELTA[1]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 188.822    ;
; -151.841 ; DELTA[5]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 188.803    ;
; -151.837 ; DELTA[3]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 188.797    ;
; -151.829 ; DELTA[2]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 188.781    ;
; -151.829 ; DELTA[1]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 188.789    ;
; -151.810 ; DELTA[5]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 188.770    ;
; -151.734 ; DELTA[2]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 188.696    ;
; -151.703 ; DELTA[2]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 188.663    ;
; -151.597 ; DELTA[8]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.292      ; 188.926    ;
; -151.596 ; DELTA[0]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.292      ; 188.925    ;
; -151.547 ; DELTA[8]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 188.509    ;
; -151.546 ; DELTA[0]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 188.508    ;
; -151.521 ; DELTA[3]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.292      ; 188.850    ;
; -151.513 ; DELTA[1]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.292      ; 188.842    ;
; -151.510 ; DELTA[4]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 188.462    ;
; -151.494 ; DELTA[5]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.292      ; 188.823    ;
; -151.471 ; DELTA[3]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 188.433    ;
; -151.463 ; DELTA[1]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 188.425    ;
; -151.444 ; DELTA[5]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 188.406    ;
; -151.415 ; DELTA[4]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 188.377    ;
; -151.387 ; DELTA[2]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.292      ; 188.716    ;
; -151.384 ; DELTA[4]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 188.344    ;
; -151.337 ; DELTA[2]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 188.299    ;
; -151.180 ; DELTA[7]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 188.132    ;
; -151.085 ; DELTA[7]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 188.047    ;
; -151.083 ; DELTA[8]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 188.421    ;
; -151.082 ; DELTA[0]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 188.420    ;
; -151.068 ; DELTA[4]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.292      ; 188.397    ;
; -151.054 ; DELTA[7]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 188.014    ;
; -151.023 ; DELTA[8]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.298      ; 188.358    ;
; -151.022 ; DELTA[0]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.298      ; 188.357    ;
; -151.018 ; DELTA[4]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 187.980    ;
; -151.017 ; DELTA[6]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 187.969    ;
; -151.007 ; DELTA[3]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 188.345    ;
; -150.999 ; DELTA[1]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 188.337    ;
; -150.980 ; DELTA[5]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 188.318    ;
; -150.947 ; DELTA[3]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.298      ; 188.282    ;
; -150.939 ; DELTA[1]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.298      ; 188.274    ;
; -150.922 ; DELTA[6]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 187.884    ;
; -150.920 ; DELTA[5]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.298      ; 188.255    ;
; -150.891 ; DELTA[6]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 187.851    ;
; -150.873 ; DELTA[2]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 188.211    ;
; -150.813 ; DELTA[2]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.298      ; 188.148    ;
; -150.738 ; DELTA[7]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.292      ; 188.067    ;
; -150.688 ; DELTA[7]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 187.650    ;
; -150.575 ; DELTA[6]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.292      ; 187.904    ;
; -150.554 ; DELTA[4]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 187.892    ;
; -150.525 ; DELTA[6]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.075     ; 187.487    ;
; -150.494 ; DELTA[4]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.298      ; 187.829    ;
; -150.484 ; DELTA[8]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 187.822    ;
; -150.483 ; DELTA[0]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 187.821    ;
; -150.408 ; DELTA[3]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 187.746    ;
; -150.400 ; DELTA[1]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 187.738    ;
; -150.381 ; DELTA[5]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 187.719    ;
; -150.274 ; DELTA[2]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 187.612    ;
; -150.224 ; DELTA[7]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 187.562    ;
; -150.164 ; DELTA[7]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.298      ; 187.499    ;
; -150.061 ; DELTA[6]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 187.399    ;
; -150.001 ; DELTA[6]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.298      ; 187.336    ;
; -149.955 ; DELTA[4]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 187.293    ;
; -149.625 ; DELTA[7]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 186.963    ;
; -149.462 ; DELTA[6]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 186.800    ;
; -113.390 ; H_DIFF[31] ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 150.343    ;
; -113.295 ; H_DIFF[31] ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.074     ; 150.258    ;
; -113.264 ; H_DIFF[31] ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 150.225    ;
; -112.948 ; H_DIFF[31] ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 150.278    ;
; -112.898 ; H_DIFF[31] ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.074     ; 149.861    ;
; -112.887 ; H_DIFF[0]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 149.840    ;
; -112.819 ; H_DIFF[2]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 149.772    ;
; -112.792 ; H_DIFF[0]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.074     ; 149.755    ;
; -112.761 ; H_DIFF[0]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 149.722    ;
; -112.724 ; H_DIFF[2]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.074     ; 149.687    ;
; -112.693 ; H_DIFF[2]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 149.654    ;
; -112.472 ; H_DIFF[1]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 149.425    ;
; -112.449 ; H_DIFF[3]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 149.402    ;
; -112.445 ; H_DIFF[0]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 149.775    ;
; -112.434 ; H_DIFF[31] ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.302      ; 149.773    ;
; -112.395 ; H_DIFF[0]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.074     ; 149.358    ;
; -112.377 ; H_DIFF[1]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.074     ; 149.340    ;
; -112.377 ; H_DIFF[2]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 149.707    ;
; -112.374 ; H_DIFF[31] ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.299      ; 149.710    ;
; -112.354 ; H_DIFF[3]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.074     ; 149.317    ;
; -112.346 ; H_DIFF[1]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 149.307    ;
; -112.327 ; H_DIFF[2]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.074     ; 149.290    ;
; -112.323 ; H_DIFF[3]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 149.284    ;
; -112.294 ; H_DIFF[4]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 149.247    ;
; -112.199 ; H_DIFF[4]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.074     ; 149.162    ;
; -112.168 ; H_DIFF[4]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 149.129    ;
; -112.126 ; H_DIFF[5]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 149.079    ;
; -112.031 ; H_DIFF[5]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.074     ; 148.994    ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -27.813 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.460     ; 24.332     ;
; -27.790 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.460     ; 24.309     ;
; -27.787 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.454     ; 24.312     ;
; -27.765 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.465     ; 24.279     ;
; -27.764 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.454     ; 24.289     ;
; -27.755 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.460     ; 24.274     ;
; -27.749 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.447     ; 24.281     ;
; -27.742 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.465     ; 24.256     ;
; -27.732 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.460     ; 24.251     ;
; -27.726 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.447     ; 24.258     ;
; -27.712 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.432     ; 24.259     ;
; -27.711 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.454     ; 24.236     ;
; -27.706 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.460     ; 24.225     ;
; -27.704 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 24.217     ;
; -27.699 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.491     ; 24.187     ;
; -27.689 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.432     ; 24.236     ;
; -27.688 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.441     ; 24.226     ;
; -27.688 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.454     ; 24.213     ;
; -27.684 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.436     ; 24.227     ;
; -27.680 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.454     ; 24.205     ;
; -27.678 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 24.229     ;
; -27.671 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.424     ; 24.226     ;
; -27.670 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.470     ; 24.179     ;
; -27.665 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.441     ; 24.203     ;
; -27.662 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.465     ; 24.176     ;
; -27.661 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.421     ; 24.219     ;
; -27.661 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.436     ; 24.204     ;
; -27.658 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.465     ; 24.172     ;
; -27.657 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.490     ; 24.146     ;
; -27.655 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 24.206     ;
; -27.648 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.460     ; 24.167     ;
; -27.648 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.424     ; 24.203     ;
; -27.645 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.460     ; 24.164     ;
; -27.642 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.447     ; 24.174     ;
; -27.638 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.421     ; 24.196     ;
; -27.636 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.416     ; 24.199     ;
; -27.630 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 24.143     ;
; -27.628 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.469     ; 24.138     ;
; -27.626 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.438     ; 24.167     ;
; -27.625 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.491     ; 24.113     ;
; -27.619 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.454     ; 24.144     ;
; -27.615 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.475     ; 24.119     ;
; -27.613 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.416     ; 24.176     ;
; -27.611 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.452     ; 24.138     ;
; -27.609 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.446     ; 24.142     ;
; -27.605 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.432     ; 24.152     ;
; -27.604 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.454     ; 24.129     ;
; -27.603 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.438     ; 24.144     ;
; -27.597 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 24.148     ;
; -27.597 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.465     ; 24.111     ;
; -27.596 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.470     ; 24.105     ;
; -27.595 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.452     ; 24.122     ;
; -27.593 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 24.106     ;
; -27.592 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.475     ; 24.096     ;
; -27.590 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.470     ; 24.099     ;
; -27.588 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.491     ; 24.076     ;
; -27.588 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.452     ; 24.115     ;
; -27.587 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.460     ; 24.106     ;
; -27.586 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.452     ; 24.113     ;
; -27.581 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.447     ; 24.113     ;
; -27.581 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.441     ; 24.119     ;
; -27.578 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.482     ; 24.075     ;
; -27.577 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.436     ; 24.120     ;
; -27.574 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 24.125     ;
; -27.572 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.452     ; 24.099     ;
; -27.571 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 24.122     ;
; -27.567 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.445     ; 24.101     ;
; -27.567 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.470     ; 24.076     ;
; -27.564 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.424     ; 24.119     ;
; -27.563 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.452     ; 24.090     ;
; -27.559 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.470     ; 24.068     ;
; -27.557 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.465     ; 24.071     ;
; -27.555 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.482     ; 24.052     ;
; -27.554 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.421     ; 24.112     ;
; -27.552 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.490     ; 24.041     ;
; -27.550 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.421     ; 24.108     ;
; -27.544 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.432     ; 24.091     ;
; -27.543 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.454     ; 24.068     ;
; -27.535 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.446     ; 24.068     ;
; -27.531 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.436     ; 24.074     ;
; -27.529 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.416     ; 24.092     ;
; -27.527 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.421     ; 24.085     ;
; -27.523 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.469     ; 24.033     ;
; -27.520 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 24.033     ;
; -27.520 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.441     ; 24.058     ;
; -27.519 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.438     ; 24.060     ;
; -27.516 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.436     ; 24.059     ;
; -27.515 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.491     ; 24.003     ;
; -27.514 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.463     ; 24.030     ;
; -27.511 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.456     ; 24.034     ;
; -27.510 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 24.061     ;
; -27.508 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.475     ; 24.012     ;
; -27.508 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.436     ; 24.051     ;
; -27.504 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.452     ; 24.031     ;
; -27.503 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.424     ; 24.058     ;
; -27.498 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.454     ; 24.023     ;
; -27.498 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.446     ; 24.031     ;
; -27.493 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.421     ; 24.051     ;
; -27.491 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.463     ; 24.007     ;
; -27.490 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 24.041     ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_div[1]'                                                                                                                                                              ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.556 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.177      ; 6.761      ;
; -5.513 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.719      ;
; -5.397 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.598      ;
; -5.362 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.568      ;
; -5.359 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.162      ; 6.549      ;
; -5.352 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.182      ; 6.562      ;
; -5.351 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.557      ;
; -5.333 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.160      ; 6.521      ;
; -5.325 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.531      ;
; -5.316 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.163      ; 6.507      ;
; -5.309 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 6.520      ;
; -5.293 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.177      ; 6.498      ;
; -5.290 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.491      ;
; -5.290 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 6.479      ;
; -5.274 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 6.485      ;
; -5.254 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.455      ;
; -5.251 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.452      ;
; -5.250 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.456      ;
; -5.233 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.439      ;
; -5.231 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 6.443      ;
; -5.227 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.175      ; 6.430      ;
; -5.226 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 6.424      ;
; -5.211 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.174      ; 6.413      ;
; -5.201 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.164      ; 6.393      ;
; -5.200 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.158      ; 6.386      ;
; -5.196 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 6.385      ;
; -5.193 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.399      ;
; -5.184 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.144      ; 6.356      ;
; -5.184 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.176      ; 6.388      ;
; -5.183 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.171      ; 6.382      ;
; -5.177 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.190      ; 6.395      ;
; -5.174 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.156      ; 6.358      ;
; -5.173 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 6.362      ;
; -5.168 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.374      ;
; -5.165 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.163      ; 6.356      ;
; -5.159 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.365      ;
; -5.158 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 6.369      ;
; -5.158 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.165      ; 6.351      ;
; -5.154 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.163      ; 6.345      ;
; -5.153 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.162      ; 6.343      ;
; -5.150 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.160      ; 6.338      ;
; -5.147 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 6.358      ;
; -5.145 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.195      ; 6.368      ;
; -5.141 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.145      ; 6.314      ;
; -5.139 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 6.328      ;
; -5.138 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.339      ;
; -5.134 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.174      ; 6.336      ;
; -5.134 ; vadr_B[12] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.335      ;
; -5.134 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.191      ; 6.353      ;
; -5.130 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.162      ; 6.320      ;
; -5.128 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.163      ; 6.319      ;
; -5.128 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 6.317      ;
; -5.125 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 6.332      ;
; -5.121 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 6.332      ;
; -5.118 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.193      ; 6.339      ;
; -5.117 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.198      ; 6.343      ;
; -5.117 ; vadr_B[7]  ; vadr_B[13]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; -0.063     ; 6.054      ;
; -5.115 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 6.322      ;
; -5.109 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 6.320      ;
; -5.107 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 6.296      ;
; -5.102 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 6.291      ;
; -5.102 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.196      ; 6.326      ;
; -5.099 ; vadr_B[2]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.305      ;
; -5.095 ; vadr_B[12] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.169      ; 6.292      ;
; -5.095 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.174      ; 6.297      ;
; -5.093 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.158      ; 6.279      ;
; -5.091 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.175      ; 6.294      ;
; -5.088 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.294      ;
; -5.086 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.292      ;
; -5.080 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 6.292      ;
; -5.075 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.194      ; 6.297      ;
; -5.074 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.199      ; 6.301      ;
; -5.074 ; vadr_B[0]  ; vadr_B[13]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; -0.062     ; 6.012      ;
; -5.073 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.196      ; 6.297      ;
; -5.069 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.180      ; 6.277      ;
; -5.069 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 6.281      ;
; -5.068 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.171      ; 6.267      ;
; -5.067 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.156      ; 6.251      ;
; -5.067 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.166      ; 6.261      ;
; -5.066 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 6.278      ;
; -5.062 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.268      ;
; -5.060 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.266      ;
; -5.060 ; vadr_B[2]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.174      ; 6.262      ;
; -5.059 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 6.257      ;
; -5.057 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.162      ; 6.247      ;
; -5.054 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.158      ; 6.240      ;
; -5.052 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.193      ; 6.273      ;
; -5.050 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 6.262      ;
; -5.049 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.174      ; 6.251      ;
; -5.047 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.253      ;
; -5.046 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.199      ; 6.273      ;
; -5.043 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 6.255      ;
; -5.042 ; vadr_B[12] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.160      ; 6.230      ;
; -5.037 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.157      ; 6.222      ;
; -5.036 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.163      ; 6.227      ;
; -5.033 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.176      ; 6.237      ;
; -5.032 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.171      ; 6.231      ;
; -5.030 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.197      ; 6.255      ;
; -5.029 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 6.240      ;
; -5.028 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.156      ; 6.212      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'vadr[14]'                                                                   ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; -0.673 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 1.605      ;
; -0.602 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 1.534      ;
; -0.599 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 1.531      ;
; -0.594 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 1.526      ;
; -0.590 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 1.522      ;
; -0.565 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 1.497      ;
; -0.565 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 1.497      ;
; -0.532 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 1.464      ;
; -0.494 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 1.426      ;
; -0.494 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 1.426      ;
; -0.491 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 1.423      ;
; -0.486 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 1.418      ;
; -0.482 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 1.414      ;
; -0.481 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 1.413      ;
; -0.064 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 0.996      ;
; -0.051 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 0.983      ;
; -0.051 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 0.983      ;
; -0.046 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 0.978      ;
; -0.034 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 0.966      ;
; -0.034 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 0.966      ;
; 0.270  ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.068     ; 0.662      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_llc2'                                                               ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.237 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.067     ; 1.170      ;
; -0.193 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.500        ; 2.433      ; 3.324      ;
; 0.159  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 1.000        ; 2.433      ; 3.472      ;
; 0.271  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.067     ; 0.662      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'href'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.320 ; href2     ; href2   ; href         ; href        ; 1.000        ; -0.038     ; 0.662      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'odd'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.320 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 1.000        ; -0.038     ; 0.662      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_llc'                                                                                                                               ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.451 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 1.264      ;
; -1.317 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.381      ; 1.391      ;
; -1.254 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.381      ; 1.454      ;
; -1.190 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 1.525      ;
; -0.776 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.389      ; 1.940      ;
; -0.689 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.026      ;
; -0.654 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.387      ; 2.060      ;
; -0.654 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.387      ; 2.060      ;
; -0.638 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.386      ; 2.075      ;
; -0.637 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.386      ; 2.076      ;
; -0.637 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.386      ; 2.076      ;
; -0.625 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.090      ;
; -0.622 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.093      ;
; -0.621 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.094      ;
; -0.603 ; RAM_CLEAN_2:RAM_inst_M|result[5] ; vdata_B[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.378      ; 2.102      ;
; -0.581 ; RAM_CLEAN_2:RAM_inst_M|result[6] ; vdata_B[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.374      ; 2.120      ;
; -0.574 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.141      ;
; -0.568 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.147      ;
; -0.563 ; RAM_CLEAN_2:RAM_inst_M|result[4] ; vdata_B[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.371      ; 2.135      ;
; -0.547 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.168      ;
; -0.541 ; RAM_CLEAN_2:RAM_inst_M|result[0] ; vdata_B[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.371      ; 2.157      ;
; -0.524 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.191      ;
; -0.520 ; RAM_CLEAN_2:RAM_inst_M|result[2] ; vdata_B[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.367      ; 2.174      ;
; -0.508 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.207      ;
; -0.506 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.209      ;
; -0.501 ; RAM_CLEAN_2:RAM_inst_M|result[3] ; vdata_B[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.370      ; 2.196      ;
; -0.493 ; RAM_CLEAN_2:RAM_inst_M|result[1] ; vdata_B[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.372      ; 2.206      ;
; -0.478 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.381      ; 2.230      ;
; -0.462 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.253      ;
; -0.451 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.264      ;
; -0.442 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.273      ;
; -0.435 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.381      ; 2.273      ;
; -0.387 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.328      ;
; -0.369 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.380      ; 2.338      ;
; -0.361 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.354      ;
; -0.338 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.380      ; 2.369      ;
; -0.306 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.495      ; 2.595      ;
; -0.133 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.495      ; 2.768      ;
; 0.339  ; CodeCnt[1]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.574      ;
; 0.353  ; CodeCnt[0]                       ; CodeCnt[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.588      ;
; 0.410  ; Cr_Data1[0]                      ; A_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.646      ;
; 0.411  ; Cb_Data1[2]                      ; B2_int[6]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.646      ;
; 0.413  ; Cr_Data1[1]                      ; B1_int[7]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.649      ;
; 0.427  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.516      ; 3.141      ;
; 0.451  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.516      ; 3.165      ;
; 0.489  ; BK_B                             ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.081      ; 0.738      ;
; 0.493  ; BK_B                             ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.081      ; 0.742      ;
; 0.497  ; BK_B                             ; SP_B       ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.081      ; 0.746      ;
; 0.533  ; CodeCnt[0]                       ; X_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.768      ;
; 0.534  ; CodeCnt[0]                       ; X_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.769      ;
; 0.558  ; Cb_Data1[0]                      ; B2_int[4]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.793      ;
; 0.560  ; Cb_Data1[4]                      ; C_int[8]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.795      ;
; 0.570  ; C_int[10]                        ; B_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.805      ;
; 0.572  ; C_int[12]                        ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.806      ;
; 0.573  ; B2_int[11]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.808      ;
; 0.574  ; C_int[17]                        ; B_int[17]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.808      ;
; 0.575  ; A_int[16]                        ; R_int[16]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.810      ;
; 0.575  ; C_int[16]                        ; B_int[16]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.809      ;
; 0.575  ; C_int[15]                        ; B_int[15]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.809      ;
; 0.575  ; C_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.810      ;
; 0.578  ; C_int[13]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.812      ;
; 0.580  ; C_H                              ; Y_B        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.081      ; 0.829      ;
; 0.614  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.516      ; 3.328      ;
; 0.620  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.516      ; 3.334      ;
; 0.621  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 2.495      ; 3.314      ;
; 0.623  ; CodeCnt[1]                       ; X_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.858      ;
; 0.625  ; CodeCnt[0]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.860      ;
; 0.625  ; CodeCnt[1]                       ; X_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.860      ;
; 0.630  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 2.495      ; 3.323      ;
; 0.672  ; href                             ; vdata[5]   ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.371      ;
; 0.672  ; href                             ; vdata[8]   ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.371      ;
; 0.672  ; href                             ; vdata[9]   ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.371      ;
; 0.672  ; href                             ; vdata[10]  ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.371      ;
; 0.672  ; href                             ; vdata[11]  ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.371      ;
; 0.672  ; href                             ; vdata[13]  ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.371      ;
; 0.672  ; href                             ; vdata[14]  ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.371      ;
; 0.672  ; href                             ; vdata[15]  ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.371      ;
; 0.701  ; vpo_wrxd2                        ; vpo_wrxd3  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.936      ;
; 0.702  ; A_int[20]                        ; R_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.064      ; 0.934      ;
; 0.715  ; href                             ; vdata[5]   ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.414      ;
; 0.715  ; href                             ; vdata[8]   ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.414      ;
; 0.715  ; href                             ; vdata[9]   ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.414      ;
; 0.715  ; href                             ; vdata[10]  ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.414      ;
; 0.715  ; href                             ; vdata[11]  ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.414      ;
; 0.715  ; href                             ; vdata[13]  ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.414      ;
; 0.715  ; href                             ; vdata[14]  ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.414      ;
; 0.715  ; href                             ; vdata[15]  ; href                                                 ; clk_llc     ; 0.000        ; 2.501      ; 3.414      ;
; 0.724  ; A_int[14]                        ; R_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.065      ; 0.957      ;
; 0.733  ; B2_int[10]                       ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.968      ;
; 0.743  ; vpo_wrxd1                        ; vpo_wrxd2  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.978      ;
; 0.758  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.495      ; 3.451      ;
; 0.761  ; C_MAX[7]                         ; BK_B       ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.404      ; 1.333      ;
; 0.789  ; CodeCnt[1]                       ; X_int[7]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.064      ; 1.021      ;
; 0.790  ; S_DATA[7]                        ; BK_B       ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.414      ; 1.372      ;
; 0.797  ; Y_Data1[1]                       ; X_int[4]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.075      ; 1.040      ;
; 0.797  ; href                             ; vdata_C[3] ; href                                                 ; clk_llc     ; 0.000        ; 2.878      ; 3.873      ;
; 0.827  ; S_DATA[5]                        ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.414      ; 1.409      ;
; 0.842  ; SP_B                             ; vdata_C[6] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.272     ; 0.738      ;
; 0.844  ; B2_int[9]                        ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.079      ;
; 0.845  ; C_int[9]                         ; B_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.080      ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_div[1]'                                                                                                                                                           ;
+--------+------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.134 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]             ; href         ; clk_div[1]  ; 0.000        ; 3.866      ; 2.930      ;
; -0.939 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]             ; href         ; clk_div[1]  ; 0.000        ; 3.866      ; 3.125      ;
; -0.499 ; href       ; vadr_B[6]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 3.868      ; 3.567      ;
; -0.482 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]             ; href         ; clk_div[1]  ; -0.500       ; 3.866      ; 3.082      ;
; -0.466 ; href       ; vadr_B[1]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 3.863      ; 3.595      ;
; -0.422 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]             ; href         ; clk_div[1]  ; -0.500       ; 3.866      ; 3.142      ;
; -0.420 ; odd        ; vadr[14]                                                                                                ; odd          ; clk_div[1]  ; 0.000        ; 3.879      ; 3.657      ;
; -0.420 ; odd        ; vadr[0]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 3.879      ; 3.657      ;
; -0.420 ; odd        ; vadr[1]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 3.879      ; 3.657      ;
; -0.420 ; odd        ; vadr[2]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 3.879      ; 3.657      ;
; -0.420 ; odd        ; vadr[3]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 3.879      ; 3.657      ;
; -0.420 ; odd        ; vadr[4]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 3.879      ; 3.657      ;
; -0.420 ; odd        ; vadr[5]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 3.879      ; 3.657      ;
; -0.420 ; odd        ; vadr[6]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 3.879      ; 3.657      ;
; -0.420 ; odd        ; vadr[7]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 3.879      ; 3.657      ;
; -0.420 ; odd        ; vadr[8]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 3.879      ; 3.657      ;
; -0.420 ; odd        ; vadr[9]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 3.879      ; 3.657      ;
; -0.420 ; odd        ; vadr[10]                                                                                                ; odd          ; clk_div[1]  ; 0.000        ; 3.879      ; 3.657      ;
; -0.420 ; odd        ; vadr[11]                                                                                                ; odd          ; clk_div[1]  ; 0.000        ; 3.879      ; 3.657      ;
; -0.420 ; odd        ; vadr[12]                                                                                                ; odd          ; clk_div[1]  ; 0.000        ; 3.879      ; 3.657      ;
; -0.420 ; odd        ; vadr[13]                                                                                                ; odd          ; clk_div[1]  ; 0.000        ; 3.879      ; 3.657      ;
; -0.370 ; href       ; vadr_B[7]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 3.864      ; 3.692      ;
; -0.295 ; vadr[14]   ; vadr[14]                                                                                                ; vadr[14]     ; clk_div[1]  ; 0.000        ; 3.879      ; 3.980      ;
; -0.295 ; href       ; vadr_B[9]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 3.868      ; 3.771      ;
; -0.295 ; href       ; vadr_B[12]                                                                                              ; href         ; clk_div[1]  ; 0.000        ; 3.868      ; 3.771      ;
; -0.293 ; href       ; vadr_B[10]                                                                                              ; href         ; clk_div[1]  ; 0.000        ; 3.868      ; 3.773      ;
; -0.288 ; href       ; vadr_B[11]                                                                                              ; href         ; clk_div[1]  ; 0.000        ; 3.868      ; 3.778      ;
; -0.153 ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]             ; href         ; clk_div[1]  ; 0.000        ; 1.255      ; 1.300      ;
; -0.082 ; vadr[14]   ; vadr[14]                                                                                                ; vadr[14]     ; clk_div[1]  ; -0.500       ; 3.879      ; 3.693      ;
; 0.066  ; href       ; vadr_B[7]                                                                                               ; href         ; clk_div[1]  ; -0.500       ; 3.864      ; 3.628      ;
; 0.067  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]             ; href         ; clk_div[1]  ; 0.000        ; 1.255      ; 1.520      ;
; 0.157  ; href       ; vadr_B[1]                                                                                               ; href         ; clk_div[1]  ; -0.500       ; 3.863      ; 3.718      ;
; 0.186  ; href       ; vadr_B[6]                                                                                               ; href         ; clk_div[1]  ; -0.500       ; 3.868      ; 3.752      ;
; 0.201  ; href       ; vadr_B[11]                                                                                              ; href         ; clk_div[1]  ; -0.500       ; 3.868      ; 3.767      ;
; 0.204  ; href       ; vadr_B[10]                                                                                              ; href         ; clk_div[1]  ; -0.500       ; 3.868      ; 3.770      ;
; 0.206  ; href       ; vadr_B[9]                                                                                               ; href         ; clk_div[1]  ; -0.500       ; 3.868      ; 3.772      ;
; 0.206  ; href       ; vadr_B[12]                                                                                              ; href         ; clk_div[1]  ; -0.500       ; 3.868      ; 3.772      ;
; 0.248  ; odd        ; vadr[14]                                                                                                ; odd          ; clk_div[1]  ; -0.500       ; 3.879      ; 3.825      ;
; 0.248  ; odd        ; vadr[0]                                                                                                 ; odd          ; clk_div[1]  ; -0.500       ; 3.879      ; 3.825      ;
; 0.248  ; odd        ; vadr[1]                                                                                                 ; odd          ; clk_div[1]  ; -0.500       ; 3.879      ; 3.825      ;
; 0.248  ; odd        ; vadr[2]                                                                                                 ; odd          ; clk_div[1]  ; -0.500       ; 3.879      ; 3.825      ;
; 0.248  ; odd        ; vadr[3]                                                                                                 ; odd          ; clk_div[1]  ; -0.500       ; 3.879      ; 3.825      ;
; 0.248  ; odd        ; vadr[4]                                                                                                 ; odd          ; clk_div[1]  ; -0.500       ; 3.879      ; 3.825      ;
; 0.248  ; odd        ; vadr[5]                                                                                                 ; odd          ; clk_div[1]  ; -0.500       ; 3.879      ; 3.825      ;
; 0.248  ; odd        ; vadr[6]                                                                                                 ; odd          ; clk_div[1]  ; -0.500       ; 3.879      ; 3.825      ;
; 0.248  ; odd        ; vadr[7]                                                                                                 ; odd          ; clk_div[1]  ; -0.500       ; 3.879      ; 3.825      ;
; 0.248  ; odd        ; vadr[8]                                                                                                 ; odd          ; clk_div[1]  ; -0.500       ; 3.879      ; 3.825      ;
; 0.248  ; odd        ; vadr[9]                                                                                                 ; odd          ; clk_div[1]  ; -0.500       ; 3.879      ; 3.825      ;
; 0.248  ; odd        ; vadr[10]                                                                                                ; odd          ; clk_div[1]  ; -0.500       ; 3.879      ; 3.825      ;
; 0.248  ; odd        ; vadr[11]                                                                                                ; odd          ; clk_div[1]  ; -0.500       ; 3.879      ; 3.825      ;
; 0.248  ; odd        ; vadr[12]                                                                                                ; odd          ; clk_div[1]  ; -0.500       ; 3.879      ; 3.825      ;
; 0.248  ; odd        ; vadr[13]                                                                                                ; odd          ; clk_div[1]  ; -0.500       ; 3.879      ; 3.825      ;
; 0.339  ; vadr_B[6]  ; vadr_B[6]                                                                                               ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.340  ; vadr_B[12] ; vadr_B[12]                                                                                              ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.574      ;
; 0.340  ; vadr_B[11] ; vadr_B[11]                                                                                              ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.574      ;
; 0.340  ; vadr_B[10] ; vadr_B[10]                                                                                              ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.574      ;
; 0.340  ; vadr_B[9]  ; vadr_B[9]                                                                                               ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.574      ;
; 0.340  ; vadr_B[7]  ; vadr_B[7]                                                                                               ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.574      ;
; 0.340  ; vadr_B[1]  ; vadr_B[1]                                                                                               ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.574      ;
; 0.482  ; href2      ; vadr_B[6]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 1.257      ; 1.937      ;
; 0.515  ; href2      ; vadr_B[1]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 1.252      ; 1.965      ;
; 0.587  ; vadr[5]    ; vadr[5]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.822      ;
; 0.590  ; vadr[12]   ; vadr[12]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.825      ;
; 0.590  ; vadr[4]    ; vadr[4]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.825      ;
; 0.590  ; vadr[2]    ; vadr[2]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.825      ;
; 0.590  ; vadr[1]    ; vadr[1]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.825      ;
; 0.591  ; vadr[11]   ; vadr[11]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.826      ;
; 0.591  ; vadr[10]   ; vadr[10]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.826      ;
; 0.591  ; vadr[9]    ; vadr[9]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.826      ;
; 0.591  ; vadr[3]    ; vadr[3]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.826      ;
; 0.592  ; vadr[7]    ; vadr[7]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.827      ;
; 0.593  ; vadr[8]    ; vadr[8]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.828      ;
; 0.594  ; vadr[6]    ; vadr[6]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.829      ;
; 0.609  ; vadr[13]   ; vadr[13]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.844      ;
; 0.610  ; vadr[0]    ; vadr[0]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.845      ;
; 0.620  ; href2      ; vadr_B[7]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 1.253      ; 2.071      ;
; 0.686  ; href2      ; vadr_B[9]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 1.257      ; 2.141      ;
; 0.686  ; href2      ; vadr_B[12]                                                                                              ; href         ; clk_div[1]  ; 0.000        ; 1.257      ; 2.141      ;
; 0.688  ; href2      ; vadr_B[10]                                                                                              ; href         ; clk_div[1]  ; 0.000        ; 1.257      ; 2.143      ;
; 0.693  ; href2      ; vadr_B[11]                                                                                              ; href         ; clk_div[1]  ; 0.000        ; 1.257      ; 2.148      ;
; 0.789  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0 ; href         ; clk_div[1]  ; 0.000        ; 4.121      ; 5.135      ;
; 0.804  ; href       ; vadr_B[2]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 3.863      ; 4.865      ;
; 0.805  ; href       ; vadr_B[8]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 3.863      ; 4.866      ;
; 0.863  ; vadr[4]    ; vadr[5]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.098      ;
; 0.863  ; vadr[2]    ; vadr[3]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.098      ;
; 0.863  ; vadr[12]   ; vadr[13]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.098      ;
; 0.864  ; vadr[5]    ; vadr[6]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.099      ;
; 0.864  ; vadr[10]   ; vadr[11]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.099      ;
; 0.868  ; vadr[1]    ; vadr[2]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.103      ;
; 0.868  ; vadr[0]    ; vadr[1]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.103      ;
; 0.869  ; vadr[11]   ; vadr[12]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.104      ;
; 0.869  ; vadr[3]    ; vadr[4]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.104      ;
; 0.869  ; vadr[9]    ; vadr[10]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.104      ;
; 0.869  ; vadr[8]    ; vadr[9]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.104      ;
; 0.870  ; vadr[7]    ; vadr[8]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.105      ;
; 0.870  ; vadr[6]    ; vadr[7]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.105      ;
; 0.877  ; vadr[12]   ; vadr[14]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.112      ;
; 0.877  ; vadr[4]    ; vadr[6]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.112      ;
; 0.877  ; vadr[2]    ; vadr[4]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.112      ;
; 0.878  ; vadr[10]   ; vadr[12]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.113      ;
+--------+------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.025 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 0.980      ;
; -0.010 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 0.995      ;
; 0.338  ; cs[3]                             ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.574      ;
; 0.353  ; cs[0]                             ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.588      ;
; 0.383  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.954      ;
; 0.385  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.956      ;
; 0.390  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.961      ;
; 0.397  ; waitx_d7                          ; waitx_d8                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.632      ;
; 0.398  ; waitx_d4                          ; waitx_d5                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.633      ;
; 0.398  ; waitx_d3                          ; waitx_d4                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.633      ;
; 0.399  ; waitx_d8                          ; waitx_d9                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.634      ;
; 0.534  ; waitx_d1                          ; waitx_d2                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.785      ;
; 0.539  ; oddframe_d2                       ; oddframe_d3                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.775      ;
; 0.546  ; waitx_d9                          ; waitx_d10                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.781      ;
; 0.549  ; waitx_d6                          ; waitx_d7                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.784      ;
; 0.550  ; waitx_d5                          ; waitx_d6                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.785      ;
; 0.576  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.149      ;
; 0.593  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.164      ;
; 0.605  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.174      ;
; 0.614  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.187      ;
; 0.633  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.204      ;
; 0.641  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.215      ;
; 0.642  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.216      ;
; 0.645  ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_we_reg          ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.830      ; 1.978      ;
; 0.646  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.212      ;
; 0.649  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.218      ;
; 0.650  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.213      ;
; 0.657  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.226      ;
; 0.664  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.237      ;
; 0.667  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.241      ;
; 0.668  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.237      ;
; 0.671  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.235      ;
; 0.675  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.236      ;
; 0.677  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.238      ;
; 0.680  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.245      ;
; 0.680  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.250      ;
; 0.690  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.257      ;
; 0.693  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.258      ;
; 0.696  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.271      ;
; 0.697  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.271      ;
; 0.705  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.279      ;
; 0.717  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.291      ;
; 0.769  ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_we_reg          ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.830      ; 2.102      ;
; 0.771  ; waitx_d2                          ; waitx_d3                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.303     ; 0.636      ;
; 0.783  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.347      ;
; 0.806  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.382      ;
; 0.814  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.387      ;
; 0.817  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.389      ;
; 0.822  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.396      ;
; 0.831  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.407      ;
; 0.832  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.405      ;
; 0.841  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.410      ;
; 0.845  ; A_addr                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.079      ;
; 0.851  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.427      ;
; 0.858  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.425      ;
; 0.858  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.521      ; 1.855      ;
; 0.859  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.427      ;
; 0.871  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.835      ; 2.209      ;
; 0.872  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.447      ;
; 0.877  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.829      ; 2.209      ;
; 0.878  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.448      ;
; 0.881  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.441      ;
; 0.889  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.503      ;
; 0.889  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.822      ; 2.214      ;
; 0.895  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.460      ;
; 0.896  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.463      ;
; 0.897  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.460      ;
; 0.897  ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_we_reg          ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.834      ; 2.234      ;
; 0.900  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a14~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 2.229      ;
; 0.901  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.472      ;
; 0.902  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.458      ;
; 0.908  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.521      ;
; 0.909  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.525      ;
; 0.911  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.528      ;
; 0.911  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.522      ;
; 0.912  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.487      ;
; 0.914  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.527      ;
; 0.916  ; cs[5]                             ; cs[6]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.302     ; 0.782      ;
; 0.917  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.531      ;
; 0.919  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.534      ;
; 0.922  ; oddframe_d1                       ; oddframe_d2                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.302     ; 0.788      ;
; 0.922  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.486      ;
; 0.925  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.490      ;
; 0.930  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.502      ;
; 0.937  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.513      ;
; 0.937  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.493      ;
; 0.938  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.506      ;
; 0.940  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.511      ;
; 0.948  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.512      ;
; 0.950  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.519      ;
; 0.950  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.518      ;
; 0.951  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.525      ;
; 0.951  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.511      ;
; 0.952  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.566      ;
; 0.952  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.564      ;
; 0.955  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.513      ;
; 0.957  ; cs[5]                             ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|rden_a_store                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.302     ; 0.823      ;
; 0.958  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.535      ;
; 0.959  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.534      ;
; 0.959  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.837      ; 2.299      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'vadr[14]'                                                                   ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.352 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 0.588      ;
; 0.571 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 0.807      ;
; 0.571 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 0.807      ;
; 0.572 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 0.808      ;
; 0.590 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 0.826      ;
; 0.590 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 0.826      ;
; 0.591 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 0.827      ;
; 0.844 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 1.080      ;
; 0.844 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 1.080      ;
; 0.849 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 1.085      ;
; 0.850 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 1.086      ;
; 0.851 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 1.087      ;
; 0.858 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 1.094      ;
; 0.858 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 1.094      ;
; 0.865 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 1.101      ;
; 0.940 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 1.176      ;
; 0.948 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 1.184      ;
; 0.954 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 1.190      ;
; 0.955 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 1.191      ;
; 0.962 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 1.198      ;
; 0.969 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.068      ; 1.205      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_llc2'                                                               ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.067      ; 0.588      ;
; 0.405 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.000        ; 2.525      ; 3.336      ;
; 0.739 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; -0.500       ; 2.525      ; 3.170      ;
; 0.852 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.067      ; 1.087      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'href'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.382 ; href2     ; href2   ; href         ; href        ; 0.000        ; 0.038      ; 0.588      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'odd'                                                                 ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.382 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 0.000        ; 0.038      ; 0.588      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_llc2 ; Rise       ; clk_llc2                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'href'                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; href  ; Rise       ; href         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; href  ; Rise       ; href2        ;
; 0.223  ; 0.409        ; 0.186          ; Low Pulse Width  ; href  ; Rise       ; href2        ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href2|clk    ;
; 0.373  ; 0.591        ; 0.218          ; High Pulse Width ; href  ; Rise       ; href2        ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|o ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|i ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|i ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|o ;
; 0.631  ; 0.631        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href2|clk    ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'odd'                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; odd   ; Rise       ; odd          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; odd   ; Rise       ; vadr[15]     ;
; 0.171  ; 0.357        ; 0.186          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]     ;
; 0.315  ; 0.315        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]|clk ;
; 0.422  ; 0.640        ; 0.218          ; High Pulse Width ; odd   ; Rise       ; vadr[15]     ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|o  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|i  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|i  ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|o  ;
; 0.680  ; 0.680        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; vadr[15]|clk ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~0                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.167  ; 0.385        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~0                                                                              ;
; 0.195  ; 0.413        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[0]                    ;
; 0.195  ; 0.413        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[1]                    ;
; 0.195  ; 0.413        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; 0.196  ; 0.414        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; 0.196  ; 0.414        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]                 ;
; 0.196  ; 0.414        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]                 ;
; 0.196  ; 0.414        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; 0.196  ; 0.414        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; 0.196  ; 0.414        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; 0.196  ; 0.414        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; 0.196  ; 0.414        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; 0.196  ; 0.414        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; 0.196  ; 0.414        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; 0.196  ; 0.414        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.091  ; 0.309        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.091  ; 0.309        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.091  ; 0.309        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.091  ; 0.309        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.091  ; 0.309        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.091  ; 0.309        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.495  ; 0.681        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.495  ; 0.681        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.495  ; 0.681        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.495  ; 0.681        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.495  ; 0.681        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.495  ; 0.681        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.635  ; 0.635        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.635  ; 0.635        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 4.678 ; 4.896        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~4                                                                   ;
; 4.678 ; 4.896        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~5                                                                   ;
; 4.678 ; 4.896        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~6                                                                   ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~3                                                                   ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~7                                                                   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~1                                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~2                                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]                                                      ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]~94                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]~96                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]~98                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]~100                                                  ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]~102                                                  ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[4]                                                       ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[2]                                                                                            ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[17]~17                                                   ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]                                                      ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]                                                      ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]                                                      ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]                                                      ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[2]                                                       ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[31]~31                                                   ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[36]~36                                                   ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d1                                                                                         ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d2                                                                                         ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[1]                                                                                            ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[5]                                                                                            ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; oddframe_d1                                                                                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;
; 4.706 ; 4.924        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;
; 4.706 ; 4.924        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[32]~32                                                   ;
; 4.706 ; 4.924        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[5]                                                                 ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]~10                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]~12                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[13]~13                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]                                                      ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]~14                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[15]~15                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]                                                      ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]~16                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]~18                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]~20                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]~22                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[23]~23                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]~24                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[25]~25                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]                                                      ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]~26                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[27]~27                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[29]~29                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[6]~6                                                     ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[8]~8                                                     ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[2]                                                                 ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[4]                                                                                            ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~1                                                                        ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~2                                                                        ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~3                                                                        ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~4                                                                        ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~5                                                                        ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~6                                                                        ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~7                                                                        ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                       ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]~48                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]~86                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[11]~11                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]                                                      ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]~50                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]~88                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]~52                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]~90                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]~54                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]~92                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]~56                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[19]~19                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[1]~1                                                     ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]~58                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[21]~21                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]~60                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]~62                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]~64                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[2]~2                                                     ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[2]~78                                                    ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[33]~33                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[35]~35                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[37]~37                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[3]~3                                                     ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[4]~4                                                     ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[4]~80                                                    ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[5]~5                                                     ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[6]                                                       ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[6]~44                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc'                                         ;
+--------+--------------+----------------+------------------+---------+------------+------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target     ;
+--------+--------------+----------------+------------------+---------+------------+------------+
; 18.296 ; 18.514       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; BK_B       ;
; 18.296 ; 18.514       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; C_H        ;
; 18.296 ; 18.514       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; C_L        ;
; 18.296 ; 18.514       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; SP_B       ;
; 18.296 ; 18.514       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; Y_B        ;
; 18.300 ; 18.518       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; vdata_C[3] ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[0]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[1]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[2]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[3]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[4]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[5]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[6]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[7]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[8]   ;
; 18.302 ; 18.520       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; H_DATA[2]  ;
; 18.302 ; 18.520       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; H_DATA[3]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[10]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[11]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[13]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[15]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[16]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[18]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[19]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[20]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[6]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[7]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[8]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[9]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[18] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[19] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[20] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_B        ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[0]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[1]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[2]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[3]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[4]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[5]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[6]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[7]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[14]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[18]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[19]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[20]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; G_B        ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[0]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[1]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[2]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[31] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[3]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[4]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[5]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[6]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[7]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; O_B        ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_B        ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[10]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[11]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[12]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[14]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[15]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[16]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[17]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[18]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[19]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[20]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; S_DATA[0]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; S_DATA[1]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; S_DATA[2]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; S_DATA[3]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; S_DATA[4]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; S_DATA[5]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; S_DATA[6]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; S_DATA[7]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vpo_wrxd1  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vpo_wrxd2  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vpo_wrxd3  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[12]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[14]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[17]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[5]   ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[10] ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[11] ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[12] ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[13] ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[14] ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[16] ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[17] ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[18] ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[19] ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[20] ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[7]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[8]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[9]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[10] ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[11] ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[13] ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[15] ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[16] ;
+--------+--------------+----------------+------------------+---------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 2.782 ; 2.946 ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.222 ; 0.279 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 3.086 ; 3.147 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 1.370 ; 1.592 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 1.687 ; 1.737 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 2.603 ; 2.724 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 2.543 ; 2.676 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 1.948 ; 2.122 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 2.300 ; 2.467 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 2.603 ; 2.724 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 2.109 ; 2.315 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 2.093 ; 2.305 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 2.122 ; 2.338 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 2.024 ; 2.204 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 1.732 ; 1.735 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 7.960 ; 8.126 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 7.323 ; 7.363 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 7.267 ; 7.358 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 7.096 ; 7.230 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 7.189 ; 7.260 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 7.513 ; 7.532 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 7.166 ; 7.150 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 7.377 ; 7.416 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 7.316 ; 7.399 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 7.470 ; 7.528 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 7.043 ; 7.134 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 6.701 ; 6.770 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 7.369 ; 7.328 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 7.130 ; 7.221 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 7.960 ; 8.126 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 7.678 ; 7.748 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 6.377 ; 6.445 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 6.387 ; 6.493 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 6.629 ; 6.674 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 5.258 ; 5.307 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 5.792 ; 5.899 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 5.682 ; 5.675 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 1.104  ; 0.952  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.390  ; 0.222  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.887  ; 0.831  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.457 ; -0.481 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.788 ; -0.981 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -1.085 ; -1.220 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -1.730 ; -1.924 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -1.248 ; -1.428 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -1.412 ; -1.558 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -1.394 ; -1.541 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -1.474 ; -1.676 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -1.514 ; -1.660 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -1.393 ; -1.489 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -1.085 ; -1.220 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.511  ; 0.386  ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -3.781 ; -3.924 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -4.809 ; -4.817 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -4.595 ; -4.651 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -4.394 ; -4.491 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -4.324 ; -4.423 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -4.862 ; -4.902 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -4.407 ; -4.449 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -4.475 ; -4.517 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -4.572 ; -4.608 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -4.537 ; -4.653 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -4.328 ; -4.398 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -3.949 ; -4.017 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -4.599 ; -4.575 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -4.545 ; -4.592 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -3.849 ; -4.004 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -3.781 ; -3.924 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -3.935 ; -4.113 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -4.066 ; -4.254 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -3.617 ; -3.864 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -3.047 ; -2.993 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -1.659 ; -1.761 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -1.927 ; -2.006 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 9.524  ; 9.108  ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 9.533  ; 9.366  ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 12.993 ; 12.554 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 11.446 ; 11.052 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 10.845 ; 10.436 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 11.333 ; 10.807 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 10.603 ; 10.342 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 11.707 ; 11.284 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 11.284 ; 11.136 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 9.875  ; 9.496  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 10.700 ; 10.395 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 10.799 ; 10.690 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 10.046 ; 9.803  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 10.598 ; 10.352 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 11.845 ; 10.949 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 10.649 ; 10.421 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 12.993 ; 12.554 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 11.226 ; 10.915 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 9.411  ; 9.262  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 7.442  ; 7.080  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 7.536  ; 7.244  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 8.359  ; 8.158  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 8.729  ; 8.575  ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 9.150 ; 8.749 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 9.158 ; 8.997 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 5.103 ; 4.940 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 7.137 ; 6.931 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 6.322 ; 6.098 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 6.523 ; 6.208 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 6.002 ; 5.771 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 5.482 ; 5.267 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 5.757 ; 5.618 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 5.103 ; 4.940 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 5.261 ; 5.051 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 6.063 ; 5.944 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 5.464 ; 5.246 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 5.870 ; 5.575 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 7.319 ; 6.964 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 6.163 ; 5.962 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 7.388 ; 6.991 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 6.362 ; 6.092 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 5.631 ; 5.502 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 6.415 ; 6.168 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 6.556 ; 6.393 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 5.486 ; 5.250 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 8.360 ; 8.212 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 7.848  ; 7.804 ; 8.067 ; 8.023  ;
; AMAmem_csx ; AMAmem_data[1]  ; 7.848  ; 7.804 ; 8.067 ; 8.023  ;
; AMAmem_csx ; AMAmem_data[2]  ; 7.976  ; 7.893 ; 8.196 ; 8.113  ;
; AMAmem_csx ; AMAmem_data[3]  ; 7.707  ; 7.624 ; 7.990 ; 7.907  ;
; AMAmem_csx ; AMAmem_data[4]  ; 8.027  ; 7.944 ; 8.278 ; 8.195  ;
; AMAmem_csx ; AMAmem_data[5]  ; 7.707  ; 7.624 ; 7.990 ; 7.907  ;
; AMAmem_csx ; AMAmem_data[6]  ; 8.092  ; 8.009 ; 8.325 ; 8.242  ;
; AMAmem_csx ; AMAmem_data[7]  ; 8.027  ; 7.944 ; 8.278 ; 8.195  ;
; AMAmem_csx ; AMAmem_data[8]  ; 7.707  ; 7.624 ; 7.990 ; 7.907  ;
; AMAmem_csx ; AMAmem_data[9]  ; 8.092  ; 8.009 ; 8.325 ; 8.242  ;
; AMAmem_csx ; AMAmem_data[10] ; 8.092  ; 8.009 ; 8.325 ; 8.242  ;
; AMAmem_csx ; AMAmem_data[11] ; 7.724  ; 7.641 ; 7.995 ; 7.912  ;
; AMAmem_csx ; AMAmem_data[12] ; 8.024  ; 7.941 ; 8.277 ; 8.194  ;
; AMAmem_csx ; AMAmem_data[13] ; 7.734  ; 7.651 ; 7.989 ; 7.906  ;
; AMAmem_csx ; AMAmem_data[14] ; 7.734  ; 7.651 ; 7.989 ; 7.906  ;
; AMAmem_csx ; AMAmem_data[15] ; 8.006  ; 7.923 ; 8.255 ; 8.172  ;
; AMAmem_csx ; AMAmem_waitx    ; 10.773 ;       ;       ; 10.734 ;
+------------+-----------------+--------+-------+-------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 7.572  ; 7.528 ; 7.785 ; 7.741  ;
; AMAmem_csx ; AMAmem_data[1]  ; 7.572  ; 7.528 ; 7.785 ; 7.741  ;
; AMAmem_csx ; AMAmem_data[2]  ; 7.699  ; 7.616 ; 7.913 ; 7.830  ;
; AMAmem_csx ; AMAmem_data[3]  ; 7.441  ; 7.358 ; 7.716 ; 7.633  ;
; AMAmem_csx ; AMAmem_data[4]  ; 7.748  ; 7.665 ; 7.992 ; 7.909  ;
; AMAmem_csx ; AMAmem_data[5]  ; 7.441  ; 7.358 ; 7.716 ; 7.633  ;
; AMAmem_csx ; AMAmem_data[6]  ; 7.810  ; 7.727 ; 8.037 ; 7.954  ;
; AMAmem_csx ; AMAmem_data[7]  ; 7.748  ; 7.665 ; 7.992 ; 7.909  ;
; AMAmem_csx ; AMAmem_data[8]  ; 7.441  ; 7.358 ; 7.716 ; 7.633  ;
; AMAmem_csx ; AMAmem_data[9]  ; 7.810  ; 7.727 ; 8.037 ; 7.954  ;
; AMAmem_csx ; AMAmem_data[10] ; 7.810  ; 7.727 ; 8.037 ; 7.954  ;
; AMAmem_csx ; AMAmem_data[11] ; 7.457  ; 7.374 ; 7.720 ; 7.637  ;
; AMAmem_csx ; AMAmem_data[12] ; 7.745  ; 7.662 ; 7.991 ; 7.908  ;
; AMAmem_csx ; AMAmem_data[13] ; 7.467  ; 7.384 ; 7.715 ; 7.632  ;
; AMAmem_csx ; AMAmem_data[14] ; 7.467  ; 7.384 ; 7.715 ; 7.632  ;
; AMAmem_csx ; AMAmem_data[15] ; 7.728  ; 7.645 ; 7.970 ; 7.887  ;
; AMAmem_csx ; AMAmem_waitx    ; 10.279 ;       ;       ; 10.238 ;
+------------+-----------------+--------+-------+-------+--------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 131
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 7.170 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                   ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[13]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]            ; Not Calculated       ; No                      ;
; vadr[15]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]            ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]            ; Not Calculated       ; No                      ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[13]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 7.939          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  clk_div[1]                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;                ;              ;                  ; 7.939        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[15]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.247          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  odd                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;                ;              ;                  ; 8.247        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.255          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;                ;              ;                  ; 8.255        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                           ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clk_llc                                              ; -64.783 ; -745.898      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.101 ; -6133.700     ;
; clk_div[1]                                           ; -2.698  ; -152.282      ;
; clk_llc2                                             ; 0.018   ; 0.000         ;
; vadr[14]                                             ; 0.102   ; 0.000         ;
; href                                                 ; 0.642   ; 0.000         ;
; odd                                                  ; 0.642   ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc                                              ; -1.092 ; -14.324       ;
; clk_div[1]                                           ; -0.572 ; -6.594        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001 ; -0.001        ;
; clk_llc2                                             ; 0.009  ; 0.000         ;
; vadr[14]                                             ; 0.180  ; 0.000         ;
; href                                                 ; 0.197  ; 0.000         ;
; odd                                                  ; 0.197  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc2                                             ; -3.000 ; -5.100        ;
; href                                                 ; -3.000 ; -4.000        ;
; odd                                                  ; -3.000 ; -4.000        ;
; clk_div[1]                                           ; -1.000 ; -85.000       ;
; vadr[14]                                             ; -1.000 ; -6.000        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.744  ; 0.000         ;
; clk_llc                                              ; 17.946 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_llc'                                                                ;
+---------+------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+-----------+--------------+-------------+--------------+------------+------------+
; -64.783 ; DELTA[8]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 101.753    ;
; -64.782 ; DELTA[0]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 101.752    ;
; -64.761 ; DELTA[8]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.048     ; 101.738    ;
; -64.760 ; DELTA[0]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.048     ; 101.737    ;
; -64.741 ; DELTA[8]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.722    ;
; -64.740 ; DELTA[0]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.721    ;
; -64.680 ; DELTA[1]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 101.650    ;
; -64.658 ; DELTA[1]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.048     ; 101.635    ;
; -64.653 ; DELTA[3]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 101.623    ;
; -64.638 ; DELTA[1]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.619    ;
; -64.637 ; DELTA[5]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 101.607    ;
; -64.631 ; DELTA[3]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.048     ; 101.608    ;
; -64.615 ; DELTA[5]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.048     ; 101.592    ;
; -64.612 ; DELTA[8]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.136      ; 101.773    ;
; -64.611 ; DELTA[3]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.592    ;
; -64.611 ; DELTA[0]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.136      ; 101.772    ;
; -64.608 ; DELTA[2]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 101.578    ;
; -64.595 ; DELTA[5]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.576    ;
; -64.586 ; DELTA[2]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.048     ; 101.563    ;
; -64.569 ; DELTA[8]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.550    ;
; -64.568 ; DELTA[0]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.549    ;
; -64.566 ; DELTA[2]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.547    ;
; -64.509 ; DELTA[1]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.136      ; 101.670    ;
; -64.482 ; DELTA[3]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.136      ; 101.643    ;
; -64.466 ; DELTA[1]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.447    ;
; -64.466 ; DELTA[5]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.136      ; 101.627    ;
; -64.453 ; DELTA[4]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 101.423    ;
; -64.439 ; DELTA[3]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.420    ;
; -64.437 ; DELTA[2]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.136      ; 101.598    ;
; -64.431 ; DELTA[4]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.048     ; 101.408    ;
; -64.423 ; DELTA[5]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.404    ;
; -64.411 ; DELTA[4]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.392    ;
; -64.394 ; DELTA[2]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.375    ;
; -64.331 ; DELTA[8]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.498    ;
; -64.330 ; DELTA[0]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.497    ;
; -64.290 ; DELTA[7]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 101.260    ;
; -64.282 ; DELTA[4]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.136      ; 101.443    ;
; -64.274 ; DELTA[8]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.441    ;
; -64.273 ; DELTA[0]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.440    ;
; -64.268 ; DELTA[7]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.048     ; 101.245    ;
; -64.248 ; DELTA[7]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.229    ;
; -64.239 ; DELTA[4]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.220    ;
; -64.228 ; DELTA[1]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.395    ;
; -64.201 ; DELTA[3]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.368    ;
; -64.194 ; DELTA[6]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 101.164    ;
; -64.185 ; DELTA[5]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.352    ;
; -64.172 ; DELTA[6]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.048     ; 101.149    ;
; -64.171 ; DELTA[1]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.338    ;
; -64.156 ; DELTA[2]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.323    ;
; -64.152 ; DELTA[6]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.133    ;
; -64.144 ; DELTA[3]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.311    ;
; -64.128 ; DELTA[5]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.295    ;
; -64.119 ; DELTA[7]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.136      ; 101.280    ;
; -64.099 ; DELTA[2]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.266    ;
; -64.076 ; DELTA[7]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 101.057    ;
; -64.023 ; DELTA[6]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.136      ; 101.184    ;
; -64.001 ; DELTA[4]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.168    ;
; -63.980 ; DELTA[6]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 100.961    ;
; -63.967 ; DELTA[8]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.134    ;
; -63.966 ; DELTA[0]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.133    ;
; -63.944 ; DELTA[4]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.111    ;
; -63.864 ; DELTA[1]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.031    ;
; -63.838 ; DELTA[7]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.005    ;
; -63.837 ; DELTA[3]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 101.004    ;
; -63.821 ; DELTA[5]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 100.988    ;
; -63.792 ; DELTA[2]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 100.959    ;
; -63.781 ; DELTA[7]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 100.948    ;
; -63.742 ; DELTA[6]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 100.909    ;
; -63.685 ; DELTA[6]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 100.852    ;
; -63.637 ; DELTA[4]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 100.804    ;
; -63.474 ; DELTA[7]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 100.641    ;
; -63.378 ; DELTA[6]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 100.545    ;
; -44.212 ; H_DIFF[31] ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 81.182     ;
; -44.190 ; H_DIFF[31] ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.048     ; 81.167     ;
; -44.170 ; H_DIFF[31] ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 81.151     ;
; -44.041 ; H_DIFF[31] ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.136      ; 81.202     ;
; -43.998 ; H_DIFF[31] ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 80.979     ;
; -43.992 ; H_DIFF[0]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 80.962     ;
; -43.970 ; H_DIFF[0]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.048     ; 80.947     ;
; -43.960 ; H_DIFF[2]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 80.930     ;
; -43.950 ; H_DIFF[0]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 80.931     ;
; -43.938 ; H_DIFF[2]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.048     ; 80.915     ;
; -43.918 ; H_DIFF[2]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 80.899     ;
; -43.821 ; H_DIFF[0]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.136      ; 80.982     ;
; -43.792 ; H_DIFF[1]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 80.762     ;
; -43.789 ; H_DIFF[2]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.136      ; 80.950     ;
; -43.778 ; H_DIFF[0]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 80.759     ;
; -43.777 ; H_DIFF[3]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 80.747     ;
; -43.770 ; H_DIFF[1]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.048     ; 80.747     ;
; -43.760 ; H_DIFF[31] ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 80.927     ;
; -43.755 ; H_DIFF[3]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.048     ; 80.732     ;
; -43.750 ; H_DIFF[1]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 80.731     ;
; -43.746 ; H_DIFF[2]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 80.727     ;
; -43.735 ; H_DIFF[3]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 80.716     ;
; -43.703 ; H_DIFF[31] ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.142      ; 80.870     ;
; -43.675 ; H_DIFF[4]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 80.645     ;
; -43.653 ; H_DIFF[4]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.048     ; 80.630     ;
; -43.633 ; H_DIFF[4]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.044     ; 80.614     ;
; -43.624 ; H_DIFF[5]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.055     ; 80.594     ;
; -43.621 ; H_DIFF[1]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.136      ; 80.782     ;
+---------+------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -15.101 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.046     ; 13.014     ;
; -15.092 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.040     ; 13.011     ;
; -15.089 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.040     ; 13.008     ;
; -15.083 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.034     ; 13.008     ;
; -15.078 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.027     ; 13.010     ;
; -15.077 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.034     ; 13.002     ;
; -15.069 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.012     ; 13.016     ;
; -15.064 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.018     ; 13.005     ;
; -15.058 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.046     ; 12.971     ;
; -15.057 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.023     ; 12.993     ;
; -15.049 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.040     ; 12.968     ;
; -15.046 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.040     ; 12.965     ;
; -15.040 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.034     ; 12.965     ;
; -15.039 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.046     ; 12.952     ;
; -15.035 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.027     ; 12.967     ;
; -15.034 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.034     ; 12.959     ;
; -15.030 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.040     ; 12.949     ;
; -15.027 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.012     ; 12.974     ;
; -15.027 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.040     ; 12.946     ;
; -15.026 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.012     ; 12.973     ;
; -15.021 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.034     ; 12.946     ;
; -15.021 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.018     ; 12.962     ;
; -15.016 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.027     ; 12.948     ;
; -15.015 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.034     ; 12.940     ;
; -15.014 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.023     ; 12.950     ;
; -15.007 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.012     ; 12.954     ;
; -15.002 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.018     ; 12.943     ;
; -14.997 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.058     ; 12.898     ;
; -14.997 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.032     ; 12.924     ;
; -14.995 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.023     ; 12.931     ;
; -14.994 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.005     ; 12.948     ;
; -14.993 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.035     ; 12.917     ;
; -14.993 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.009     ; 12.943     ;
; -14.984 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.046     ; 12.897     ;
; -14.984 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.012     ; 12.931     ;
; -14.980 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.020     ; 12.919     ;
; -14.978 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.022     ; 12.915     ;
; -14.976 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.021     ; 12.914     ;
; -14.976 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.009     ; 12.926     ;
; -14.976 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.003     ; 12.932     ;
; -14.975 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.040     ; 12.894     ;
; -14.972 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.040     ; 12.891     ;
; -14.970 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.006     ; 12.923     ;
; -14.969 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.063     ; 12.865     ;
; -14.969 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.058     ; 12.870     ;
; -14.969 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.056     ; 12.872     ;
; -14.969 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.032     ; 12.896     ;
; -14.969 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.030     ; 12.898     ;
; -14.966 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.034     ; 12.891     ;
; -14.965 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.012     ; 12.912     ;
; -14.965 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.035     ; 12.889     ;
; -14.965 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.033     ; 12.891     ;
; -14.962 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.020     ; 12.901     ;
; -14.961 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.027     ; 12.893     ;
; -14.960 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.034     ; 12.885     ;
; -14.952 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.012     ; 12.899     ;
; -14.951 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.005     ; 12.905     ;
; -14.950 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.009     ; 12.900     ;
; -14.949 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.018     ; 12.890     ;
; -14.948 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.044     ; 12.863     ;
; -14.947 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.018     ; 12.888     ;
; -14.942 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.026     ; 12.875     ;
; -14.940 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.050     ; 12.849     ;
; -14.940 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.023     ; 12.876     ;
; -14.937 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.020     ; 12.876     ;
; -14.935 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.022     ; 12.872     ;
; -14.933 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.021     ; 12.871     ;
; -14.933 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.009     ; 12.883     ;
; -14.933 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.003     ; 12.889     ;
; -14.932 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.058     ; 12.833     ;
; -14.932 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.032     ; 12.859     ;
; -14.932 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.005     ; 12.886     ;
; -14.931 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.026     ; 12.864     ;
; -14.931 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.009     ; 12.881     ;
; -14.929 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 12.857     ;
; -14.928 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.035     ; 12.852     ;
; -14.927 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.006     ; 12.880     ;
; -14.926 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.063     ; 12.822     ;
; -14.925 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.056     ; 12.828     ;
; -14.921 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.018     ; 12.862     ;
; -14.921 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.016     ; 12.864     ;
; -14.919 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.029     ; 12.849     ;
; -14.919 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.020     ; 12.858     ;
; -14.918 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.020     ; 12.857     ;
; -14.916 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.022     ; 12.853     ;
; -14.914 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.021     ; 12.852     ;
; -14.914 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.009     ; 12.864     ;
; -14.914 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.003     ; 12.870     ;
; -14.914 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.026     ; 12.847     ;
; -14.914 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.024     ; 12.849     ;
; -14.911 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.056     ; 12.814     ;
; -14.911 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.030     ; 12.840     ;
; -14.910 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.012     ; 12.857     ;
; -14.908 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.006     ; 12.861     ;
; -14.907 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.063     ; 12.803     ;
; -14.907 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.033     ; 12.833     ;
; -14.905 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.044     ; 12.820     ;
; -14.900 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.020     ; 12.839     ;
; -14.899 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.058     ; 12.800     ;
; -14.899 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.032     ; 12.826     ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_div[1]'                                                                                                                                                              ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.698 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.104      ; 3.810      ;
; -2.585 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.104      ; 3.697      ;
; -2.582 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.685      ;
; -2.572 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.104      ; 3.684      ;
; -2.570 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.092      ; 3.670      ;
; -2.543 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.101      ; 3.652      ;
; -2.520 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.104      ; 3.632      ;
; -2.519 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 3.625      ;
; -2.511 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.100      ; 3.619      ;
; -2.509 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.103      ; 3.620      ;
; -2.492 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.103      ; 3.603      ;
; -2.491 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.104      ; 3.603      ;
; -2.490 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 3.596      ;
; -2.489 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 3.595      ;
; -2.477 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.093      ; 3.578      ;
; -2.474 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.104      ; 3.586      ;
; -2.469 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.572      ;
; -2.468 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.084      ; 3.560      ;
; -2.457 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.092      ; 3.557      ;
; -2.456 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.559      ;
; -2.455 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.091      ; 3.554      ;
; -2.454 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.104      ; 3.566      ;
; -2.453 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.115      ; 3.576      ;
; -2.449 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.113      ; 3.570      ;
; -2.445 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.105      ; 3.558      ;
; -2.444 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.092      ; 3.544      ;
; -2.443 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.104      ; 3.555      ;
; -2.438 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.120      ; 3.566      ;
; -2.433 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.117      ; 3.558      ;
; -2.433 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 3.539      ;
; -2.432 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.092      ; 3.532      ;
; -2.430 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.101      ; 3.539      ;
; -2.429 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.532      ;
; -2.424 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.096      ; 3.528      ;
; -2.423 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.078      ; 3.509      ;
; -2.417 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.101      ; 3.526      ;
; -2.404 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.507      ;
; -2.403 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.089      ; 3.500      ;
; -2.398 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.100      ; 3.506      ;
; -2.396 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.103      ; 3.507      ;
; -2.395 ; vadr_B[7]  ; vadr_B[13]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; -0.034     ; 3.349      ;
; -2.392 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.092      ; 3.492      ;
; -2.391 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.086      ; 3.485      ;
; -2.385 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.100      ; 3.493      ;
; -2.383 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.103      ; 3.494      ;
; -2.382 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.121      ; 3.511      ;
; -2.379 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.103      ; 3.490      ;
; -2.378 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.100      ; 3.486      ;
; -2.376 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 3.482      ;
; -2.375 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.478      ;
; -2.374 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.089      ; 3.471      ;
; -2.366 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.100      ; 3.474      ;
; -2.366 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.103      ; 3.477      ;
; -2.365 ; vadr_B[3]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.101      ; 3.474      ;
; -2.364 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.467      ;
; -2.364 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.093      ; 3.465      ;
; -2.363 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 3.469      ;
; -2.363 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.092      ; 3.463      ;
; -2.362 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.086      ; 3.456      ;
; -2.359 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.078      ; 3.445      ;
; -2.358 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.461      ;
; -2.355 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.084      ; 3.447      ;
; -2.352 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.084      ; 3.444      ;
; -2.350 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.099      ; 3.457      ;
; -2.346 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.092      ; 3.446      ;
; -2.342 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.084      ; 3.434      ;
; -2.342 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.091      ; 3.441      ;
; -2.341 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.093      ; 3.442      ;
; -2.340 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.115      ; 3.463      ;
; -2.339 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.090      ; 3.437      ;
; -2.338 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.441      ;
; -2.336 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.113      ; 3.457      ;
; -2.336 ; vadr_B[2]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.101      ; 3.445      ;
; -2.335 ; vadr_B[12] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.438      ;
; -2.333 ; vadr_B[3]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.100      ; 3.441      ;
; -2.332 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.107      ; 3.447      ;
; -2.332 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.094      ; 3.434      ;
; -2.332 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.105      ; 3.445      ;
; -2.331 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.103      ; 3.442      ;
; -2.330 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.104      ; 3.442      ;
; -2.330 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.097      ; 3.435      ;
; -2.330 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.104      ; 3.442      ;
; -2.330 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.092      ; 3.430      ;
; -2.327 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.119      ; 3.454      ;
; -2.326 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.092      ; 3.426      ;
; -2.325 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.120      ; 3.453      ;
; -2.323 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.113      ; 3.444      ;
; -2.321 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.078      ; 3.407      ;
; -2.320 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.117      ; 3.445      ;
; -2.319 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.092      ; 3.419      ;
; -2.319 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.101      ; 3.428      ;
; -2.319 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.091      ; 3.418      ;
; -2.317 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.083      ; 3.408      ;
; -2.317 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.089      ; 3.414      ;
; -2.317 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.104      ; 3.429      ;
; -2.317 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.115      ; 3.440      ;
; -2.316 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.091      ; 3.415      ;
; -2.316 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.419      ;
; -2.314 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.103      ; 3.425      ;
; -2.313 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.097      ; 3.418      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_llc2'                                                              ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 0.018 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.500        ; 1.374      ; 1.937      ;
; 0.365 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.037     ; 0.586      ;
; 0.606 ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.037     ; 0.345      ;
; 0.726 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 1.000        ; 1.374      ; 1.729      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'vadr[14]'                                                                  ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.102 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.848      ;
; 0.143 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.807      ;
; 0.146 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.804      ;
; 0.162 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.788      ;
; 0.166 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.784      ;
; 0.166 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.784      ;
; 0.175 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.775      ;
; 0.178 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.772      ;
; 0.207 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.743      ;
; 0.210 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.740      ;
; 0.210 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.740      ;
; 0.239 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.711      ;
; 0.242 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.708      ;
; 0.243 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.707      ;
; 0.426 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.524      ;
; 0.431 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.519      ;
; 0.432 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.518      ;
; 0.432 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.518      ;
; 0.443 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.507      ;
; 0.443 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.507      ;
; 0.605 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.345      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'href'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.642 ; href2     ; href2   ; href         ; href        ; 1.000        ; -0.021     ; 0.345      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'odd'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.642 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 1.000        ; -0.021     ; 0.345      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_llc'                                                                                                                               ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.092 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 0.627      ;
; -0.995 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.470      ; 0.716      ;
; -0.973 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.470      ; 0.738      ;
; -0.954 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 0.765      ;
; -0.724 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.479      ; 0.996      ;
; -0.688 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.031      ;
; -0.668 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 1.049      ;
; -0.668 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 1.049      ;
; -0.660 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.059      ;
; -0.659 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.475      ; 1.057      ;
; -0.659 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.475      ; 1.057      ;
; -0.659 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.475      ; 1.057      ;
; -0.657 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.062      ;
; -0.656 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.063      ;
; -0.643 ; RAM_CLEAN_2:RAM_inst_M|result[5] ; vdata_B[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.465      ; 1.063      ;
; -0.640 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.079      ;
; -0.633 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.086      ;
; -0.628 ; RAM_CLEAN_2:RAM_inst_M|result[6] ; vdata_B[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 1.075      ;
; -0.619 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.100      ;
; -0.619 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.100      ;
; -0.613 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.106      ;
; -0.612 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.107      ;
; -0.606 ; RAM_CLEAN_2:RAM_inst_M|result[4] ; vdata_B[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.459      ; 1.094      ;
; -0.598 ; RAM_CLEAN_2:RAM_inst_M|result[2] ; vdata_B[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.455      ; 1.098      ;
; -0.598 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.121      ;
; -0.590 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.129      ;
; -0.588 ; RAM_CLEAN_2:RAM_inst_M|result[1] ; vdata_B[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.461      ; 1.114      ;
; -0.588 ; RAM_CLEAN_2:RAM_inst_M|result[0] ; vdata_B[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.460      ; 1.113      ;
; -0.582 ; RAM_CLEAN_2:RAM_inst_M|result[3] ; vdata_B[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.458      ; 1.117      ;
; -0.582 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.137      ;
; -0.576 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.143      ;
; -0.562 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.470      ; 1.149      ;
; -0.559 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.470      ; 1.152      ;
; -0.525 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.194      ;
; -0.520 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.469      ; 1.190      ;
; -0.499 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.469      ; 1.211      ;
; -0.228 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 1.399      ; 1.386      ;
; -0.036 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 1.399      ; 1.578      ;
; 0.176  ; CodeCnt[1]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.296      ;
; 0.178  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 1.417      ; 1.707      ;
; 0.180  ; CodeCnt[0]                       ; CodeCnt[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.300      ;
; 0.191  ; Cr_Data1[0]                      ; A_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.312      ;
; 0.193  ; Cb_Data1[2]                      ; B2_int[6]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.313      ;
; 0.194  ; Cr_Data1[1]                      ; B1_int[7]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.315      ;
; 0.238  ; BK_B                             ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.046      ; 0.366      ;
; 0.241  ; BK_B                             ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.046      ; 0.369      ;
; 0.243  ; BK_B                             ; SP_B       ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.046      ; 0.371      ;
; 0.258  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 1.399      ; 1.769      ;
; 0.264  ; CodeCnt[0]                       ; X_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.384      ;
; 0.264  ; Cb_Data1[0]                      ; B2_int[4]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.385      ;
; 0.265  ; CodeCnt[0]                       ; X_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.385      ;
; 0.266  ; Cb_Data1[4]                      ; C_int[8]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.386      ;
; 0.266  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 1.417      ; 1.795      ;
; 0.273  ; C_H                              ; Y_B        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.046      ; 0.401      ;
; 0.275  ; B2_int[11]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.395      ;
; 0.275  ; A_int[16]                        ; R_int[16]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.395      ;
; 0.275  ; C_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.395      ;
; 0.275  ; C_int[10]                        ; B_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.395      ;
; 0.277  ; C_int[17]                        ; B_int[17]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.396      ;
; 0.277  ; C_int[16]                        ; B_int[16]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.396      ;
; 0.277  ; C_int[12]                        ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.396      ;
; 0.278  ; C_int[15]                        ; B_int[15]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.397      ;
; 0.278  ; C_int[13]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.397      ;
; 0.300  ; href                             ; vdata[5]   ; href                                                 ; clk_llc     ; 0.000        ; 1.406      ; 1.818      ;
; 0.300  ; href                             ; vdata[8]   ; href                                                 ; clk_llc     ; 0.000        ; 1.406      ; 1.818      ;
; 0.300  ; href                             ; vdata[9]   ; href                                                 ; clk_llc     ; 0.000        ; 1.406      ; 1.818      ;
; 0.300  ; href                             ; vdata[10]  ; href                                                 ; clk_llc     ; 0.000        ; 1.406      ; 1.818      ;
; 0.300  ; href                             ; vdata[11]  ; href                                                 ; clk_llc     ; 0.000        ; 1.406      ; 1.818      ;
; 0.300  ; href                             ; vdata[13]  ; href                                                 ; clk_llc     ; 0.000        ; 1.406      ; 1.818      ;
; 0.300  ; href                             ; vdata[14]  ; href                                                 ; clk_llc     ; 0.000        ; 1.406      ; 1.818      ;
; 0.300  ; href                             ; vdata[15]  ; href                                                 ; clk_llc     ; 0.000        ; 1.406      ; 1.818      ;
; 0.304  ; CodeCnt[1]                       ; X_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.424      ;
; 0.305  ; CodeCnt[1]                       ; X_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.425      ;
; 0.306  ; CodeCnt[0]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.426      ;
; 0.321  ; vpo_wrxd2                        ; vpo_wrxd3  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.441      ;
; 0.341  ; A_int[14]                        ; R_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.036      ; 0.459      ;
; 0.342  ; B2_int[10]                       ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.462      ;
; 0.345  ; A_int[20]                        ; R_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.035      ; 0.462      ;
; 0.346  ; vpo_wrxd1                        ; vpo_wrxd2  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.466      ;
; 0.379  ; C_MAX[7]                         ; BK_B       ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.205      ; 0.666      ;
; 0.389  ; href                             ; vdata[0]   ; href                                                 ; clk_llc     ; 0.000        ; 1.407      ; 1.908      ;
; 0.389  ; href                             ; vdata[1]   ; href                                                 ; clk_llc     ; 0.000        ; 1.407      ; 1.908      ;
; 0.389  ; href                             ; vdata[3]   ; href                                                 ; clk_llc     ; 0.000        ; 1.407      ; 1.908      ;
; 0.389  ; href                             ; vdata[6]   ; href                                                 ; clk_llc     ; 0.000        ; 1.407      ; 1.908      ;
; 0.389  ; href                             ; vdata[12]  ; href                                                 ; clk_llc     ; 0.000        ; 1.407      ; 1.908      ;
; 0.391  ; Y_Data1[1]                       ; X_int[4]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.044      ; 0.517      ;
; 0.393  ; CodeCnt[1]                       ; X_int[7]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.035      ; 0.510      ;
; 0.403  ; S_DATA[7]                        ; BK_B       ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.211      ; 0.696      ;
; 0.409  ; SP_B                             ; vdata_C[6] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.133     ; 0.358      ;
; 0.417  ; BK_B                             ; vdata_C[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.133     ; 0.366      ;
; 0.417  ; C_int[9]                         ; B_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.537      ;
; 0.418  ; A_int[16]                        ; R_int[17]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.538      ;
; 0.419  ; C_int[11]                        ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.538      ;
; 0.420  ; C_int[17]                        ; B_int[18]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.539      ;
; 0.421  ; C_int[13]                        ; B_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.540      ;
; 0.421  ; C_int[15]                        ; B_int[16]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.540      ;
; 0.424  ; CodeCnt[0]                       ; X_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.034      ; 0.540      ;
; 0.426  ; B2_int[9]                        ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.546      ;
; 0.428  ; B2_int[9]                        ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.548      ;
; 0.428  ; C_int[10]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.548      ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_div[1]'                                                                                                                                                            ;
+--------+------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.572 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]              ; href         ; clk_div[1]  ; 0.000        ; 2.123      ; 1.663      ;
; -0.562 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]              ; href         ; clk_div[1]  ; 0.000        ; 2.123      ; 1.673      ;
; -0.348 ; vadr[14]   ; vadr[14]                                                                                                 ; vadr[14]     ; clk_div[1]  ; 0.000        ; 2.134      ; 1.991      ;
; -0.277 ; href       ; vadr_B[7]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 2.120      ; 1.955      ;
; -0.247 ; href       ; vadr_B[1]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 2.120      ; 1.985      ;
; -0.246 ; odd        ; vadr[14]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 2.134      ; 2.000      ;
; -0.246 ; odd        ; vadr[0]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 2.134      ; 2.000      ;
; -0.246 ; odd        ; vadr[1]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 2.134      ; 2.000      ;
; -0.246 ; odd        ; vadr[2]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 2.134      ; 2.000      ;
; -0.246 ; odd        ; vadr[3]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 2.134      ; 2.000      ;
; -0.246 ; odd        ; vadr[4]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 2.134      ; 2.000      ;
; -0.246 ; odd        ; vadr[5]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 2.134      ; 2.000      ;
; -0.246 ; odd        ; vadr[6]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 2.134      ; 2.000      ;
; -0.246 ; odd        ; vadr[7]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 2.134      ; 2.000      ;
; -0.246 ; odd        ; vadr[8]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 2.134      ; 2.000      ;
; -0.246 ; odd        ; vadr[9]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 2.134      ; 2.000      ;
; -0.246 ; odd        ; vadr[10]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 2.134      ; 2.000      ;
; -0.246 ; odd        ; vadr[11]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 2.134      ; 2.000      ;
; -0.246 ; odd        ; vadr[12]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 2.134      ; 2.000      ;
; -0.246 ; odd        ; vadr[13]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 2.134      ; 2.000      ;
; -0.243 ; href       ; vadr_B[6]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 2.125      ; 1.994      ;
; -0.228 ; href       ; vadr_B[11]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 2.126      ; 2.010      ;
; -0.225 ; href       ; vadr_B[10]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 2.126      ; 2.013      ;
; -0.224 ; href       ; vadr_B[9]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 2.126      ; 2.014      ;
; -0.224 ; href       ; vadr_B[12]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 2.126      ; 2.014      ;
; -0.093 ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]              ; href         ; clk_div[1]  ; 0.000        ; 0.646      ; 0.665      ;
; 0.009  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]              ; href         ; clk_div[1]  ; 0.000        ; 0.646      ; 0.767      ;
; 0.133  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]              ; href         ; clk_div[1]  ; -0.500       ; 2.123      ; 1.868      ;
; 0.176  ; vadr_B[12] ; vadr_B[12]                                                                                               ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[11] ; vadr_B[11]                                                                                               ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[10] ; vadr_B[10]                                                                                               ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[9]  ; vadr_B[9]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[6]  ; vadr_B[6]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.177  ; vadr_B[7]  ; vadr_B[7]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.037      ; 0.296      ;
; 0.177  ; vadr_B[1]  ; vadr_B[1]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.037      ; 0.296      ;
; 0.222  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]              ; href         ; clk_div[1]  ; -0.500       ; 2.123      ; 1.957      ;
; 0.284  ; vadr[5]    ; vadr[5]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.404      ;
; 0.284  ; vadr[1]    ; vadr[1]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.404      ;
; 0.285  ; vadr[12]   ; vadr[12]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[11]   ; vadr[11]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[9]    ; vadr[9]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[7]    ; vadr[7]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[4]    ; vadr[4]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[3]    ; vadr[3]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[2]    ; vadr[2]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.286  ; vadr[10]   ; vadr[10]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.406      ;
; 0.286  ; vadr[8]    ; vadr[8]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.406      ;
; 0.286  ; vadr[6]    ; vadr[6]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.406      ;
; 0.286  ; href2      ; vadr_B[6]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 0.648      ; 1.046      ;
; 0.294  ; href2      ; vadr_B[7]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 0.643      ; 1.049      ;
; 0.295  ; vadr[13]   ; vadr[13]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.415      ;
; 0.296  ; vadr[0]    ; vadr[0]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.416      ;
; 0.298  ; href2      ; vadr_B[1]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 0.643      ; 1.053      ;
; 0.343  ; href2      ; vadr_B[11]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 0.649      ; 1.104      ;
; 0.346  ; href2      ; vadr_B[10]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 0.649      ; 1.107      ;
; 0.347  ; href2      ; vadr_B[9]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 0.649      ; 1.108      ;
; 0.347  ; href2      ; vadr_B[12]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 0.649      ; 1.108      ;
; 0.352  ; href       ; vadr_B[2]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 2.120      ; 2.584      ;
; 0.370  ; href       ; vadr_B[0]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 2.120      ; 2.602      ;
; 0.372  ; href       ; vadr_B[8]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 2.120      ; 2.604      ;
; 0.384  ; href       ; vadr_B[3]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 2.120      ; 2.616      ;
; 0.393  ; href       ; vadr_B[5]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 2.120      ; 2.625      ;
; 0.402  ; vadr[14]   ; vadr[14]                                                                                                 ; vadr[14]     ; clk_div[1]  ; -0.500       ; 2.134      ; 2.241      ;
; 0.424  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0  ; href         ; clk_div[1]  ; 0.000        ; 2.275      ; 2.830      ;
; 0.428  ; vadr[1]    ; vadr[2]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.548      ;
; 0.428  ; vadr[5]    ; vadr[6]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.548      ;
; 0.429  ; vadr[11]   ; vadr[12]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.429  ; vadr[3]    ; vadr[4]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.429  ; vadr[9]    ; vadr[10]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.429  ; vadr[7]    ; vadr[8]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.432  ; href       ; vadr_B[4]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 2.120      ; 2.664      ;
; 0.434  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0 ; href         ; clk_div[1]  ; 0.000        ; 2.273      ; 2.838      ;
; 0.437  ; vadr[4]    ; vadr[5]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.557      ;
; 0.437  ; vadr[2]    ; vadr[3]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.557      ;
; 0.437  ; vadr[12]   ; vadr[13]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.557      ;
; 0.438  ; vadr[0]    ; vadr[1]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.558      ;
; 0.438  ; vadr[10]   ; vadr[11]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.558      ;
; 0.439  ; vadr[13]   ; vadr[14]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[8]    ; vadr[9]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[6]    ; vadr[7]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[4]    ; vadr[6]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[2]    ; vadr[4]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[12]   ; vadr[14]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.440  ; vadr[0]    ; vadr[2]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.560      ;
; 0.440  ; vadr[10]   ; vadr[12]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.560      ;
; 0.441  ; vadr[8]    ; vadr[10]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.561      ;
; 0.441  ; vadr[6]    ; vadr[8]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.561      ;
; 0.465  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0 ; href         ; clk_div[1]  ; 0.000        ; 2.259      ; 2.855      ;
; 0.468  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~portb_address_reg0  ; href         ; clk_div[1]  ; 0.000        ; 2.263      ; 2.862      ;
; 0.486  ; vadr[1]    ; vadr[3]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.606      ;
; 0.486  ; vadr[5]    ; vadr[7]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.606      ;
; 0.487  ; vadr[3]    ; vadr[5]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.607      ;
; 0.487  ; vadr[11]   ; vadr[13]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.607      ;
; 0.487  ; vadr[9]    ; vadr[11]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.607      ;
; 0.487  ; vadr[7]    ; vadr[9]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.607      ;
; 0.488  ; vadr[1]    ; vadr[4]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.608      ;
; 0.488  ; vadr[5]    ; vadr[8]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.608      ;
; 0.489  ; vadr[3]    ; vadr[6]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.609      ;
; 0.489  ; vadr[11]   ; vadr[14]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.609      ;
; 0.489  ; vadr[9]    ; vadr[12]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.609      ;
+--------+------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.001 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.466      ;
; 0.071  ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.538      ;
; 0.148  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.469      ;
; 0.151  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.472      ;
; 0.158  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.175  ; cs[3]                             ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.296      ;
; 0.180  ; cs[0]                             ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.300      ;
; 0.184  ; waitx_d7                          ; waitx_d8                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.305      ;
; 0.184  ; waitx_d4                          ; waitx_d5                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.305      ;
; 0.185  ; waitx_d8                          ; waitx_d9                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.306      ;
; 0.185  ; waitx_d3                          ; waitx_d4                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.306      ;
; 0.251  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.574      ;
; 0.253  ; waitx_d1                          ; waitx_d2                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.381      ;
; 0.254  ; oddframe_d2                       ; oddframe_d3                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.374      ;
; 0.256  ; waitx_d9                          ; waitx_d10                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.377      ;
; 0.257  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.578      ;
; 0.259  ; waitx_d6                          ; waitx_d7                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.380      ;
; 0.260  ; waitx_d5                          ; waitx_d6                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.381      ;
; 0.270  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.589      ;
; 0.279  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.604      ;
; 0.280  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.605      ;
; 0.281  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.604      ;
; 0.286  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.607      ;
; 0.289  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.612      ;
; 0.292  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.608      ;
; 0.292  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.611      ;
; 0.293  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.613      ;
; 0.295  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.609      ;
; 0.296  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.620      ;
; 0.297  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.616      ;
; 0.302  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.621      ;
; 0.304  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.619      ;
; 0.306  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.618      ;
; 0.309  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.623      ;
; 0.309  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.626      ;
; 0.312  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.637      ;
; 0.312  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.624      ;
; 0.315  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.640      ;
; 0.315  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.641      ;
; 0.318  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.643      ;
; 0.321  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.636      ;
; 0.374  ; waitx_d2                          ; waitx_d3                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 0.308      ;
; 0.380  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.694      ;
; 0.382  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.709      ;
; 0.383  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.710      ;
; 0.383  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.706      ;
; 0.387  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.713      ;
; 0.395  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.717      ;
; 0.395  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.718      ;
; 0.395  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.719      ;
; 0.397  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.716      ;
; 0.403  ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_we_reg          ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.062      ;
; 0.406  ; A_addr                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.524      ;
; 0.410  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.736      ;
; 0.410  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.727      ;
; 0.413  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.733      ;
; 0.419  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.737      ;
; 0.422  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.772      ;
; 0.425  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.742      ;
; 0.427  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.778      ;
; 0.428  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 0.780      ;
; 0.429  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.750      ;
; 0.429  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.778      ;
; 0.432  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.742      ;
; 0.432  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.748      ;
; 0.432  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.779      ;
; 0.434  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.785      ;
; 0.435  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.785      ;
; 0.443  ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_we_reg          ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.102      ;
; 0.444  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.769      ;
; 0.445  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.759      ;
; 0.446  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.760      ;
; 0.447  ; oddframe_d1                       ; oddframe_d2                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 0.381      ;
; 0.447  ; cs[5]                             ; cs[6]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 0.381      ;
; 0.447  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.769      ;
; 0.448  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.774      ;
; 0.449  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 0.755      ;
; 0.449  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.798      ;
; 0.450  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.768      ;
; 0.451  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.778      ;
; 0.454  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.804      ;
; 0.455  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.781      ;
; 0.459  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.780      ;
; 0.460  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.784      ;
; 0.460  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.808      ;
; 0.462  ; oddframe_d3                       ; A_addr                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.582      ;
; 0.462  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.786      ;
; 0.463  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.779      ;
; 0.465  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.792      ;
; 0.465  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.783      ;
; 0.465  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.777      ;
; 0.465  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.784      ;
; 0.466  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.817      ;
; 0.467  ; cs[5]                             ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|rden_a_store                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 0.401      ;
; 0.468  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.776      ;
; 0.471  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.800      ;
; 0.471  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 0.777      ;
; 0.472  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.782      ;
; 0.473  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.787      ;
; 0.475  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.825      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_llc2'                                                               ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 0.009 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.000        ; 1.428      ; 1.652      ;
; 0.181 ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.037      ; 0.300      ;
; 0.401 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.037      ; 0.520      ;
; 0.691 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; -0.500       ; 1.428      ; 1.834      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'vadr[14]'                                                                   ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.300      ;
; 0.273 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.393      ;
; 0.274 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.394      ;
; 0.274 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.394      ;
; 0.281 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.401      ;
; 0.282 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.402      ;
; 0.284 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.404      ;
; 0.417 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.537      ;
; 0.418 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.538      ;
; 0.426 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.546      ;
; 0.427 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.547      ;
; 0.428 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.548      ;
; 0.429 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.549      ;
; 0.430 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.550      ;
; 0.432 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.552      ;
; 0.476 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.596      ;
; 0.478 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.598      ;
; 0.487 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.607      ;
; 0.489 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.609      ;
; 0.490 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.610      ;
; 0.492 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.612      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'href'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.197 ; href2     ; href2   ; href         ; href        ; 0.000        ; 0.021      ; 0.300      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'odd'                                                                 ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.197 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 0.000        ; 0.021      ; 0.300      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_llc2 ; Rise       ; clk_llc2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; -0.050 ; 0.134        ; 0.184          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -0.050 ; 0.134        ; 0.184          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.647  ; 0.863        ; 0.216          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.647  ; 0.863        ; 0.216          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.857  ; 0.857        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.857  ; 0.857        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.868  ; 0.868        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.868  ; 0.868        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.871  ; 0.871        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'href'                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; href  ; Rise       ; href         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; href  ; Rise       ; href2        ;
; 0.077  ; 0.261        ; 0.184          ; Low Pulse Width  ; href  ; Rise       ; href2        ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|o ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href2|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|i ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|i ;
; 0.521  ; 0.737        ; 0.216          ; High Pulse Width ; href  ; Rise       ; href2        ;
; 0.739  ; 0.739        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href2|clk    ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|o ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'odd'                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; odd   ; Rise       ; odd          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; odd   ; Rise       ; vadr[15]     ;
; 0.054  ; 0.238        ; 0.184          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]     ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|o  ;
; 0.233  ; 0.233        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|i  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|i  ;
; 0.544  ; 0.760        ; 0.216          ; High Pulse Width ; odd   ; Rise       ; vadr[15]     ;
; 0.762  ; 0.762        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; vadr[15]|clk ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|o  ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'                                                                                                                                         ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~0                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.085  ; 0.315        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 0.086  ; 0.316        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; 0.086  ; 0.316        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; 0.086  ; 0.316        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; 0.086  ; 0.316        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; 0.086  ; 0.316        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 0.086  ; 0.316        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 0.086  ; 0.316        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ;
; 0.086  ; 0.316        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 0.086  ; 0.316        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 0.087  ; 0.317        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; 0.087  ; 0.317        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; 0.087  ; 0.317        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ;
; 0.087  ; 0.317        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ;
; 0.087  ; 0.317        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~portb_address_reg0     ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.396  ; 0.612        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.396  ; 0.612        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.396  ; 0.612        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.396  ; 0.612        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.396  ; 0.612        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.396  ; 0.612        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                         ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_address_reg0   ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg         ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37                      ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_datain_reg0    ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_address_reg0    ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg          ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_we_reg          ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~porta_address_reg0        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~porta_we_reg              ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~porta_address_reg0       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~porta_we_reg             ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~porta_address_reg0       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~porta_we_reg             ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~porta_address_reg0       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~porta_we_reg             ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~porta_address_reg0        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~porta_we_reg              ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a0~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a12~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a26~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a3~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a5~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a10~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc'                                         ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target      ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+
; 17.946 ; 18.130       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[0]   ;
; 17.946 ; 18.130       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[1]   ;
; 17.951 ; 18.135       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[3]   ;
; 17.952 ; 18.136       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[2]   ;
; 17.952 ; 18.136       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[3]  ;
; 17.962 ; 18.146       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; BK_B        ;
; 17.962 ; 18.146       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_H         ;
; 17.962 ; 18.146       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_L         ;
; 17.962 ; 18.146       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; SP_B        ;
; 17.962 ; 18.146       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Y_B         ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[11]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[13]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[14]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[15]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[16]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[17]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[18]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[19]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[20]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[8]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[10]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[11]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[12]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[14]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[15]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[16]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[17]  ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[5]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[6]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[7]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[8]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[9]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_B         ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[10]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[11]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[5]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[6]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[0]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[1]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[2]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[3]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[4]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[5]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[6]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[7]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[10]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[11]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[7]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[8]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[9]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[2] ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[4] ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[2] ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[3] ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[4] ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[5] ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[6] ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_B         ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[10]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[11]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; O_B         ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_B         ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[11]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[7]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[10]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[11]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[12]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[13]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[14]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[15]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[16]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[17]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[18]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[19]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[20]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[5]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[6]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[7]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[8]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[9]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[10]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[12]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[7]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[9]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[13]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[18]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[19]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[20]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[4]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[12]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[13]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[14]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[15]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[16]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[17]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[18]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[19]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[20]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[0]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[1]    ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 1.726 ; 1.870 ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.035 ; 0.351 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 1.626 ; 2.097 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 0.783 ; 0.979 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 0.893 ; 1.130 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 1.368 ; 2.025 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 1.341 ; 1.988 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 1.060 ; 1.697 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 1.229 ; 1.865 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 1.368 ; 2.025 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 1.146 ; 1.777 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 1.133 ; 1.763 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 1.155 ; 1.790 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 1.081 ; 1.699 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.905 ; 1.154 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 4.542 ; 5.248 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 4.048 ; 4.952 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 4.067 ; 4.964 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 4.006 ; 4.911 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 4.015 ; 4.897 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 4.166 ; 5.070 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 3.961 ; 4.824 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 4.094 ; 4.989 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 4.081 ; 4.981 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 4.150 ; 5.072 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 3.948 ; 4.832 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 3.752 ; 4.612 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 4.037 ; 4.924 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 3.965 ; 4.865 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 4.542 ; 5.248 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 4.345 ; 5.105 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 3.565 ; 4.407 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 3.587 ; 4.386 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 3.699 ; 4.535 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 2.971 ; 3.399 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 3.309 ; 3.718 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 3.176 ; 3.578 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 0.542  ; 0.337  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.216  ; -0.028 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.456  ; 0.214  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.208 ; -0.497 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.531 ; -0.740 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -0.576 ; -1.148 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -0.940 ; -1.563 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -0.655 ; -1.235 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -0.763 ; -1.364 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -0.740 ; -1.341 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -0.843 ; -1.470 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -0.788 ; -1.380 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -0.732 ; -1.327 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -0.576 ; -1.148 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.235  ; -0.002 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -2.202 ; -2.824 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -2.662 ; -3.377 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -2.570 ; -3.265 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -2.493 ; -3.180 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -2.456 ; -3.137 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -2.700 ; -3.431 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -2.459 ; -3.144 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -2.479 ; -3.167 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -2.530 ; -3.227 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -2.546 ; -3.261 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -2.422 ; -3.106 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -2.219 ; -2.871 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -2.520 ; -3.208 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -2.518 ; -3.217 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -2.222 ; -2.860 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -2.202 ; -2.824 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -2.279 ; -2.974 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -2.378 ; -3.055 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -2.130 ; -2.780 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -1.737 ; -2.022 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -1.063 ; -1.326 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -1.226 ; -1.454 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 5.223 ; 5.500 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 5.324 ; 5.496 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 7.163 ; 7.422 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 6.217 ; 6.538 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 5.672 ; 6.216 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 5.939 ; 6.541 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 5.702 ; 5.896 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 6.206 ; 6.422 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 6.152 ; 6.361 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 5.230 ; 5.707 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 5.831 ; 6.026 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 5.882 ; 6.103 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 5.494 ; 5.684 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 5.749 ; 5.913 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 6.116 ; 6.641 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 5.719 ; 5.947 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 7.163 ; 7.422 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 6.098 ; 6.338 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 5.134 ; 5.387 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 3.991 ; 4.172 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 4.029 ; 4.221 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 4.529 ; 4.653 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 4.816 ; 4.983 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 5.035 ; 5.300 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 5.130 ; 5.296 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 2.682 ; 2.857 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 3.792 ; 4.028 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 3.328 ; 3.515 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 3.387 ; 3.620 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 3.138 ; 3.289 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 2.868 ; 3.062 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 3.029 ; 3.206 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 2.682 ; 2.857 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 2.735 ; 2.917 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 3.224 ; 3.409 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 2.842 ; 3.004 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 3.079 ; 3.240 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 3.834 ; 4.068 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 3.234 ; 3.417 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 3.852 ; 4.100 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 3.333 ; 3.532 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 2.988 ; 3.220 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 3.427 ; 3.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 3.492 ; 3.773 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 2.950 ; 3.128 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 4.632 ; 4.792 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 4.574 ; 4.558 ; 5.334 ; 5.318 ;
; AMAmem_csx ; AMAmem_data[1]  ; 4.574 ; 4.558 ; 5.334 ; 5.318 ;
; AMAmem_csx ; AMAmem_data[2]  ; 4.618 ; 4.623 ; 5.384 ; 5.389 ;
; AMAmem_csx ; AMAmem_data[3]  ; 4.495 ; 4.500 ; 5.249 ; 5.254 ;
; AMAmem_csx ; AMAmem_data[4]  ; 4.654 ; 4.659 ; 5.428 ; 5.433 ;
; AMAmem_csx ; AMAmem_data[5]  ; 4.495 ; 4.500 ; 5.249 ; 5.254 ;
; AMAmem_csx ; AMAmem_data[6]  ; 4.689 ; 4.694 ; 5.461 ; 5.466 ;
; AMAmem_csx ; AMAmem_data[7]  ; 4.654 ; 4.659 ; 5.428 ; 5.433 ;
; AMAmem_csx ; AMAmem_data[8]  ; 4.495 ; 4.500 ; 5.249 ; 5.254 ;
; AMAmem_csx ; AMAmem_data[9]  ; 4.689 ; 4.694 ; 5.461 ; 5.466 ;
; AMAmem_csx ; AMAmem_data[10] ; 4.689 ; 4.694 ; 5.461 ; 5.466 ;
; AMAmem_csx ; AMAmem_data[11] ; 4.488 ; 4.493 ; 5.243 ; 5.248 ;
; AMAmem_csx ; AMAmem_data[12] ; 4.650 ; 4.655 ; 5.424 ; 5.429 ;
; AMAmem_csx ; AMAmem_data[13] ; 4.496 ; 4.501 ; 5.241 ; 5.246 ;
; AMAmem_csx ; AMAmem_data[14] ; 4.496 ; 4.501 ; 5.241 ; 5.246 ;
; AMAmem_csx ; AMAmem_data[15] ; 4.634 ; 4.639 ; 5.406 ; 5.411 ;
; AMAmem_csx ; AMAmem_waitx    ; 5.937 ;       ;       ; 6.872 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 4.420 ; 4.404 ; 5.165 ; 5.149 ;
; AMAmem_csx ; AMAmem_data[1]  ; 4.420 ; 4.404 ; 5.165 ; 5.149 ;
; AMAmem_csx ; AMAmem_data[2]  ; 4.464 ; 4.469 ; 5.215 ; 5.220 ;
; AMAmem_csx ; AMAmem_data[3]  ; 4.346 ; 4.351 ; 5.085 ; 5.090 ;
; AMAmem_csx ; AMAmem_data[4]  ; 4.499 ; 4.504 ; 5.257 ; 5.262 ;
; AMAmem_csx ; AMAmem_data[5]  ; 4.346 ; 4.351 ; 5.085 ; 5.090 ;
; AMAmem_csx ; AMAmem_data[6]  ; 4.533 ; 4.538 ; 5.289 ; 5.294 ;
; AMAmem_csx ; AMAmem_data[7]  ; 4.499 ; 4.504 ; 5.257 ; 5.262 ;
; AMAmem_csx ; AMAmem_data[8]  ; 4.346 ; 4.351 ; 5.085 ; 5.090 ;
; AMAmem_csx ; AMAmem_data[9]  ; 4.533 ; 4.538 ; 5.289 ; 5.294 ;
; AMAmem_csx ; AMAmem_data[10] ; 4.533 ; 4.538 ; 5.289 ; 5.294 ;
; AMAmem_csx ; AMAmem_data[11] ; 4.340 ; 4.345 ; 5.079 ; 5.084 ;
; AMAmem_csx ; AMAmem_data[12] ; 4.495 ; 4.500 ; 5.254 ; 5.259 ;
; AMAmem_csx ; AMAmem_data[13] ; 4.347 ; 4.352 ; 5.078 ; 5.083 ;
; AMAmem_csx ; AMAmem_data[14] ; 4.347 ; 4.352 ; 5.078 ; 5.083 ;
; AMAmem_csx ; AMAmem_data[15] ; 4.480 ; 4.485 ; 5.236 ; 5.241 ;
; AMAmem_csx ; AMAmem_waitx    ; 5.690 ;       ;       ; 6.585 ;
+------------+-----------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 131
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 8.717 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                   ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[13]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]            ; Not Calculated       ; No                      ;
; vadr[15]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]            ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]            ; Not Calculated       ; No                      ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[13]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.867          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  clk_div[1]                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;                ;              ;                  ; 8.867        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[15]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 9.004          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  odd                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;                ;              ;                  ; 9.004        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 9.019          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;                ;              ;                  ; 9.019        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+-------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                 ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                      ; -181.762   ; -1.872  ; N/A      ; N/A     ; -3.000              ;
;  clk_div[1]                                           ; -6.436     ; -1.234  ; N/A      ; N/A     ; -2.710              ;
;  clk_llc                                              ; -181.762   ; -1.872  ; N/A      ; N/A     ; 17.946              ;
;  clk_llc2                                             ; -0.408     ; 0.009   ; N/A      ; N/A     ; -3.000              ;
;  href                                                 ; 0.203      ; 0.197   ; N/A      ; N/A     ; -3.000              ;
;  odd                                                  ; 0.203      ; 0.197   ; N/A      ; N/A     ; -3.000              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -32.327    ; -0.025  ; N/A      ; N/A     ; 4.678               ;
;  vadr[14]                                             ; -0.963     ; 0.180   ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                       ; -15421.516 ; -31.675 ; 0.0      ; 0.0     ; -200.9              ;
;  clk_div[1]                                           ; -395.328   ; -11.477 ; N/A      ; N/A     ; -179.050            ;
;  clk_llc                                              ; -2284.153  ; -20.198 ; N/A      ; N/A     ; 0.000               ;
;  clk_llc2                                             ; -0.408     ; 0.000   ; N/A      ; N/A     ; -5.570              ;
;  href                                                 ; 0.000      ; 0.000   ; N/A      ; N/A     ; -4.285              ;
;  odd                                                  ; 0.000      ; 0.000   ; N/A      ; N/A     ; -4.285              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -12738.062 ; -0.025  ; N/A      ; N/A     ; 0.000               ;
;  vadr[14]                                             ; -3.565     ; 0.000   ; N/A      ; N/A     ; -7.710              ;
+-------------------------------------------------------+------------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 3.297 ; 3.122 ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.222 ; 0.351 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 3.425 ; 3.599 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 1.574 ; 1.605 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 1.890 ; 1.845 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 3.053 ; 3.456 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 2.984 ; 3.390 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 2.321 ; 2.766 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 2.715 ; 3.142 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 3.053 ; 3.456 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 2.517 ; 2.962 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 2.500 ; 2.947 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 2.523 ; 2.981 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 2.426 ; 2.844 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 1.908 ; 1.876 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 9.372 ; 9.818 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 8.489 ; 9.056 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 8.448 ; 9.041 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 8.272 ; 8.869 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 8.354 ; 8.932 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 8.725 ; 9.247 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 8.333 ; 8.819 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 8.580 ; 9.153 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 8.475 ; 9.102 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 8.661 ; 9.244 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 8.208 ; 8.759 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 7.819 ; 8.340 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 8.562 ; 9.027 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 8.294 ; 8.885 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 9.372 ; 9.818 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 8.965 ; 9.505 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 7.503 ; 8.032 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 7.558 ; 8.064 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 7.781 ; 8.307 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 6.135 ; 6.262 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 6.768 ; 6.916 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 6.589 ; 6.679 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 1.204  ; 1.203  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.393  ; 0.371  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.990  ; 1.000  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.208 ; -0.453 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.531 ; -0.740 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -0.576 ; -1.148 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -0.940 ; -1.563 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -0.655 ; -1.235 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -0.763 ; -1.364 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -0.740 ; -1.341 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -0.843 ; -1.470 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -0.788 ; -1.380 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -0.732 ; -1.327 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -0.576 ; -1.148 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.576  ; 0.555  ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -2.202 ; -2.824 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -2.662 ; -3.377 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -2.570 ; -3.265 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -2.493 ; -3.180 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -2.456 ; -3.137 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -2.700 ; -3.431 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -2.459 ; -3.144 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -2.479 ; -3.167 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -2.530 ; -3.227 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -2.546 ; -3.261 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -2.422 ; -3.106 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -2.219 ; -2.871 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -2.520 ; -3.208 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -2.518 ; -3.217 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -2.222 ; -2.860 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -2.202 ; -2.824 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -2.279 ; -2.974 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -2.378 ; -3.055 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -2.130 ; -2.780 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -1.737 ; -2.022 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -1.063 ; -1.326 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -1.226 ; -1.454 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 10.863 ; 10.718 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 10.931 ; 10.987 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 14.462 ; 14.311 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 12.695 ; 12.795 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 11.946 ; 12.223 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 12.467 ; 12.627 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 11.684 ; 11.690 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 12.840 ; 12.744 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 12.467 ; 12.545 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 10.935 ; 11.043 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 11.858 ; 11.883 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 11.922 ; 12.058 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 11.096 ; 11.179 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 11.704 ; 11.696 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 13.021 ; 12.816 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 11.712 ; 11.780 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 14.462 ; 14.311 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 12.400 ; 12.355 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 10.503 ; 10.651 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 8.331  ; 8.134  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 8.402  ; 8.387  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 9.402  ; 9.315  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 10.006 ; 10.027 ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 5.035 ; 5.300 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 5.130 ; 5.296 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 2.682 ; 2.857 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 3.792 ; 4.028 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 3.328 ; 3.515 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 3.387 ; 3.620 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 3.138 ; 3.289 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 2.868 ; 3.062 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 3.029 ; 3.206 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 2.682 ; 2.857 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 2.735 ; 2.917 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 3.224 ; 3.409 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 2.842 ; 3.004 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 3.079 ; 3.240 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 3.834 ; 4.068 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 3.234 ; 3.417 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 3.852 ; 4.100 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 3.333 ; 3.532 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 2.988 ; 3.220 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 3.427 ; 3.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 3.492 ; 3.773 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 2.950 ; 3.128 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 4.632 ; 4.792 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+------------+-----------------+--------+-------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR     ; FF     ;
+------------+-----------------+--------+-------+--------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 9.268  ; 9.184 ; 9.822  ; 9.738  ;
; AMAmem_csx ; AMAmem_data[1]  ; 9.268  ; 9.184 ; 9.822  ; 9.738  ;
; AMAmem_csx ; AMAmem_data[2]  ; 9.380  ; 9.308 ; 9.938  ; 9.866  ;
; AMAmem_csx ; AMAmem_data[3]  ; 9.094  ; 9.022 ; 9.710  ; 9.638  ;
; AMAmem_csx ; AMAmem_data[4]  ; 9.447  ; 9.375 ; 10.053 ; 9.981  ;
; AMAmem_csx ; AMAmem_data[5]  ; 9.094  ; 9.022 ; 9.710  ; 9.638  ;
; AMAmem_csx ; AMAmem_data[6]  ; 9.514  ; 9.442 ; 10.106 ; 10.034 ;
; AMAmem_csx ; AMAmem_data[7]  ; 9.447  ; 9.375 ; 10.053 ; 9.981  ;
; AMAmem_csx ; AMAmem_data[8]  ; 9.094  ; 9.022 ; 9.710  ; 9.638  ;
; AMAmem_csx ; AMAmem_data[9]  ; 9.514  ; 9.442 ; 10.106 ; 10.034 ;
; AMAmem_csx ; AMAmem_data[10] ; 9.514  ; 9.442 ; 10.106 ; 10.034 ;
; AMAmem_csx ; AMAmem_data[11] ; 9.110  ; 9.038 ; 9.719  ; 9.647  ;
; AMAmem_csx ; AMAmem_data[12] ; 9.442  ; 9.370 ; 10.049 ; 9.977  ;
; AMAmem_csx ; AMAmem_data[13] ; 9.120  ; 9.048 ; 9.713  ; 9.641  ;
; AMAmem_csx ; AMAmem_data[14] ; 9.120  ; 9.048 ; 9.713  ; 9.641  ;
; AMAmem_csx ; AMAmem_data[15] ; 9.424  ; 9.352 ; 10.029 ; 9.957  ;
; AMAmem_csx ; AMAmem_waitx    ; 12.458 ;       ;        ; 12.909 ;
+------------+-----------------+--------+-------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 4.420 ; 4.404 ; 5.165 ; 5.149 ;
; AMAmem_csx ; AMAmem_data[1]  ; 4.420 ; 4.404 ; 5.165 ; 5.149 ;
; AMAmem_csx ; AMAmem_data[2]  ; 4.464 ; 4.469 ; 5.215 ; 5.220 ;
; AMAmem_csx ; AMAmem_data[3]  ; 4.346 ; 4.351 ; 5.085 ; 5.090 ;
; AMAmem_csx ; AMAmem_data[4]  ; 4.499 ; 4.504 ; 5.257 ; 5.262 ;
; AMAmem_csx ; AMAmem_data[5]  ; 4.346 ; 4.351 ; 5.085 ; 5.090 ;
; AMAmem_csx ; AMAmem_data[6]  ; 4.533 ; 4.538 ; 5.289 ; 5.294 ;
; AMAmem_csx ; AMAmem_data[7]  ; 4.499 ; 4.504 ; 5.257 ; 5.262 ;
; AMAmem_csx ; AMAmem_data[8]  ; 4.346 ; 4.351 ; 5.085 ; 5.090 ;
; AMAmem_csx ; AMAmem_data[9]  ; 4.533 ; 4.538 ; 5.289 ; 5.294 ;
; AMAmem_csx ; AMAmem_data[10] ; 4.533 ; 4.538 ; 5.289 ; 5.294 ;
; AMAmem_csx ; AMAmem_data[11] ; 4.340 ; 4.345 ; 5.079 ; 5.084 ;
; AMAmem_csx ; AMAmem_data[12] ; 4.495 ; 4.500 ; 5.254 ; 5.259 ;
; AMAmem_csx ; AMAmem_data[13] ; 4.347 ; 4.352 ; 5.078 ; 5.083 ;
; AMAmem_csx ; AMAmem_data[14] ; 4.347 ; 4.352 ; 5.078 ; 5.083 ;
; AMAmem_csx ; AMAmem_data[15] ; 4.480 ; 4.485 ; 5.236 ; 5.241 ;
; AMAmem_csx ; AMAmem_waitx    ; 5.690 ;       ;       ; 6.585 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AMAmem_waitx    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_irq0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_irq1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; vpo[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_csx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; resetx                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; odd                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vref                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_llc                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_rdx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_wrx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_llc2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AMAmem_waitx    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; led_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AMAmem_waitx    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; led_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; AMAmem_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; AMAmem_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AMAmem_waitx    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; led_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; AMAmem_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; AMAmem_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; clk_div[1]                                           ; clk_div[1]                                           ; 6931         ; 0        ; 0        ; 0        ;
; href                                                 ; clk_div[1]                                           ; 3046         ; 1523     ; 0        ; 0        ;
; odd                                                  ; clk_div[1]                                           ; 30           ; 30       ; 0        ; 0        ;
; vadr[14]                                             ; clk_div[1]                                           ; 1            ; 1        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc                                              ; 204          ; 1        ; 0        ; 0        ;
; clk_llc                                              ; clk_llc                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; href                                                 ; clk_llc                                              ; 60           ; 30       ; 0        ; 0        ;
; odd                                                  ; clk_llc                                              ; 16           ; 16       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc                                              ; 36           ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc2                                             ; 1            ; 1        ; 0        ; 0        ;
; clk_llc2                                             ; clk_llc2                                             ; 2            ; 0        ; 0        ; 0        ;
; href                                                 ; href                                                 ; 1            ; 0        ; 0        ; 0        ;
; odd                                                  ; odd                                                  ; 1            ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 323      ; 0        ; 0        ;
; clk_llc                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 324          ; 0        ; 0        ; 0        ;
; href                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 646          ; 323      ; 0        ; 0        ;
; odd                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 966          ; 324      ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13432        ; 0        ; 0        ; 0        ;
; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 641          ; 641      ; 0        ; 0        ;
; vadr[14]                                             ; vadr[14]                                             ; 21           ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; clk_div[1]                                           ; clk_div[1]                                           ; 6931         ; 0        ; 0        ; 0        ;
; href                                                 ; clk_div[1]                                           ; 3046         ; 1523     ; 0        ; 0        ;
; odd                                                  ; clk_div[1]                                           ; 30           ; 30       ; 0        ; 0        ;
; vadr[14]                                             ; clk_div[1]                                           ; 1            ; 1        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc                                              ; 204          ; 1        ; 0        ; 0        ;
; clk_llc                                              ; clk_llc                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; href                                                 ; clk_llc                                              ; 60           ; 30       ; 0        ; 0        ;
; odd                                                  ; clk_llc                                              ; 16           ; 16       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc                                              ; 36           ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc2                                             ; 1            ; 1        ; 0        ; 0        ;
; clk_llc2                                             ; clk_llc2                                             ; 2            ; 0        ; 0        ; 0        ;
; href                                                 ; href                                                 ; 1            ; 0        ; 0        ; 0        ;
; odd                                                  ; odd                                                  ; 1            ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 323      ; 0        ; 0        ;
; clk_llc                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 324          ; 0        ; 0        ; 0        ;
; href                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 646          ; 323      ; 0        ; 0        ;
; odd                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 966          ; 324      ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13432        ; 0        ; 0        ; 0        ;
; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 641          ; 641      ; 0        ; 0        ;
; vadr[14]                                             ; vadr[14]                                             ; 21           ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 3437  ; 3437 ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 212   ; 212  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Aug 02 00:47:36 2018
Info: Command: quartus_sta SoC_Brain -c SoC_Brain
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SoC_Brain.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name clk_llc clk_llc
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 100 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vadr[14] vadr[14]
    Info (332105): create_clock -period 1.000 -name clk_div[1] clk_div[1]
    Info (332105): create_clock -period 1.000 -name href href
    Info (332105): create_clock -period 1.000 -name clk_llc2 clk_llc2
    Info (332105): create_clock -period 1.000 -name odd odd
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -181.762
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -181.762           -2284.153 clk_llc 
    Info (332119):   -32.327          -12738.062 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.436            -395.328 clk_div[1] 
    Info (332119):    -0.963              -3.565 vadr[14] 
    Info (332119):    -0.408              -0.408 clk_llc2 
    Info (332119):     0.203               0.000 href 
    Info (332119):     0.203               0.000 odd 
Info (332146): Worst-case hold slack is -1.872
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.872             -20.198 clk_llc 
    Info (332119):    -1.234             -11.477 clk_div[1] 
    Info (332119):     0.161               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 clk_llc2 
    Info (332119):     0.414               0.000 vadr[14] 
    Info (332119):     0.449               0.000 href 
    Info (332119):     0.449               0.000 odd 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 clk_llc2 
    Info (332119):    -3.000              -4.285 href 
    Info (332119):    -3.000              -4.285 odd 
    Info (332119):    -2.710            -179.050 clk_div[1] 
    Info (332119):    -1.285              -7.710 vadr[14] 
    Info (332119):     4.703               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.269               0.000 clk_llc 
Info (332114): Report Metastability: Found 131 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 131
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 6.782 ns
    Info (332114): 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -152.039
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -152.039           -1890.892 clk_llc 
    Info (332119):   -27.813          -10942.135 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.556            -337.988 clk_div[1] 
    Info (332119):    -0.673              -2.369 vadr[14] 
    Info (332119):    -0.237              -0.237 clk_llc2 
    Info (332119):     0.320               0.000 href 
    Info (332119):     0.320               0.000 odd 
Info (332146): Worst-case hold slack is -1.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.451             -14.752 clk_llc 
    Info (332119):    -1.134             -10.879 clk_div[1] 
    Info (332119):    -0.025              -0.025 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.352               0.000 vadr[14] 
    Info (332119):     0.353               0.000 clk_llc2 
    Info (332119):     0.382               0.000 href 
    Info (332119):     0.382               0.000 odd 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 clk_llc2 
    Info (332119):    -3.000              -4.285 href 
    Info (332119):    -3.000              -4.285 odd 
    Info (332119):    -2.649            -176.061 clk_div[1] 
    Info (332119):    -1.285              -7.710 vadr[14] 
    Info (332119):     4.678               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.296               0.000 clk_llc 
Info (332114): Report Metastability: Found 131 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 131
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 7.170 ns
    Info (332114): 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -64.783
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -64.783            -745.898 clk_llc 
    Info (332119):   -15.101           -6133.700 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.698            -152.282 clk_div[1] 
    Info (332119):     0.018               0.000 clk_llc2 
    Info (332119):     0.102               0.000 vadr[14] 
    Info (332119):     0.642               0.000 href 
    Info (332119):     0.642               0.000 odd 
Info (332146): Worst-case hold slack is -1.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.092             -14.324 clk_llc 
    Info (332119):    -0.572              -6.594 clk_div[1] 
    Info (332119):    -0.001              -0.001 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.009               0.000 clk_llc2 
    Info (332119):     0.180               0.000 vadr[14] 
    Info (332119):     0.197               0.000 href 
    Info (332119):     0.197               0.000 odd 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.100 clk_llc2 
    Info (332119):    -3.000              -4.000 href 
    Info (332119):    -3.000              -4.000 odd 
    Info (332119):    -1.000             -85.000 clk_div[1] 
    Info (332119):    -1.000              -6.000 vadr[14] 
    Info (332119):     4.744               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.946               0.000 clk_llc 
Info (332114): Report Metastability: Found 131 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 131
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 8.717 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5140 megabytes
    Info: Processing ended: Thu Aug 02 00:48:16 2018
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:41


