date mon nov gmt server ncsa content type text html last modified mon mar gmt content length cs problem set university wisconsin madison computer sciences department cs spring bart miller problem set problem designing memory mapping hardware new machine memory addressing segments paged machine bit virtual address process k segments page size k bytes segment tables st page tables pt stored main memory st pt start byte address segment table entry ste points page table page table entry pte points page real memory pte also read enable bit write enable bit bit set reference page machine support physical memories gigabytes draw diagram memory map show pieces virtual address used reference tables generate physical address indicate size field comes used also indicate page faults memory protection traps indicated large bytes full sized st good idea bounds field ste bounds field units bytes pages happens double page size still keeping bit virtual address problem add tlb memory mapping architecture described problem cache way set associative rows draw diagram tlb showing size field tlb indicate bits va used input tlb describe outputs tlb often need flush clear tlb change could make tlb avoid clearing problem following page replacement algorithms describe case algorithm poor job scheduling memory lru lfu fifo problem consider demand paging system measure various resource utilizations see cpu utilization paging disk improve cpu utilization get faster cpu get bigger disk get faster disk increase degree multiprogramming decrease degree multiprogramming