
GINGAAAN_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000850c  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000250  080086d8  080086d8  000186d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008928  08008928  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08008928  08008928  00018928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008930  08008930  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008930  08008930  00018930  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008934  08008934  00018934  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08008938  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000808  20000090  080089c8  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000898  080089c8  00020898  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a221  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030b6  00000000  00000000  0003a2e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001008  00000000  00000000  0003d398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ef0  00000000  00000000  0003e3a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023bc4  00000000  00000000  0003f290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014a89  00000000  00000000  00062e54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4330  00000000  00000000  000778dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014bc0d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000478c  00000000  00000000  0014bc60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000090 	.word	0x20000090
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080086bc 	.word	0x080086bc

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000094 	.word	0x20000094
 8000204:	080086bc 	.word	0x080086bc

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_d2iz>:
 8000ab4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000abc:	d215      	bcs.n	8000aea <__aeabi_d2iz+0x36>
 8000abe:	d511      	bpl.n	8000ae4 <__aeabi_d2iz+0x30>
 8000ac0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac8:	d912      	bls.n	8000af0 <__aeabi_d2iz+0x3c>
 8000aca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ace:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	bf18      	it	ne
 8000ae0:	4240      	negne	r0, r0
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aee:	d105      	bne.n	8000afc <__aeabi_d2iz+0x48>
 8000af0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af4:	bf08      	it	eq
 8000af6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_uldivmod>:
 8000b04:	b953      	cbnz	r3, 8000b1c <__aeabi_uldivmod+0x18>
 8000b06:	b94a      	cbnz	r2, 8000b1c <__aeabi_uldivmod+0x18>
 8000b08:	2900      	cmp	r1, #0
 8000b0a:	bf08      	it	eq
 8000b0c:	2800      	cmpeq	r0, #0
 8000b0e:	bf1c      	itt	ne
 8000b10:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b14:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b18:	f000 b96e 	b.w	8000df8 <__aeabi_idiv0>
 8000b1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b24:	f000 f806 	bl	8000b34 <__udivmoddi4>
 8000b28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b30:	b004      	add	sp, #16
 8000b32:	4770      	bx	lr

08000b34 <__udivmoddi4>:
 8000b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b38:	9d08      	ldr	r5, [sp, #32]
 8000b3a:	4604      	mov	r4, r0
 8000b3c:	468c      	mov	ip, r1
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	f040 8083 	bne.w	8000c4a <__udivmoddi4+0x116>
 8000b44:	428a      	cmp	r2, r1
 8000b46:	4617      	mov	r7, r2
 8000b48:	d947      	bls.n	8000bda <__udivmoddi4+0xa6>
 8000b4a:	fab2 f282 	clz	r2, r2
 8000b4e:	b142      	cbz	r2, 8000b62 <__udivmoddi4+0x2e>
 8000b50:	f1c2 0020 	rsb	r0, r2, #32
 8000b54:	fa24 f000 	lsr.w	r0, r4, r0
 8000b58:	4091      	lsls	r1, r2
 8000b5a:	4097      	lsls	r7, r2
 8000b5c:	ea40 0c01 	orr.w	ip, r0, r1
 8000b60:	4094      	lsls	r4, r2
 8000b62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b66:	0c23      	lsrs	r3, r4, #16
 8000b68:	fbbc f6f8 	udiv	r6, ip, r8
 8000b6c:	fa1f fe87 	uxth.w	lr, r7
 8000b70:	fb08 c116 	mls	r1, r8, r6, ip
 8000b74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b78:	fb06 f10e 	mul.w	r1, r6, lr
 8000b7c:	4299      	cmp	r1, r3
 8000b7e:	d909      	bls.n	8000b94 <__udivmoddi4+0x60>
 8000b80:	18fb      	adds	r3, r7, r3
 8000b82:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000b86:	f080 8119 	bcs.w	8000dbc <__udivmoddi4+0x288>
 8000b8a:	4299      	cmp	r1, r3
 8000b8c:	f240 8116 	bls.w	8000dbc <__udivmoddi4+0x288>
 8000b90:	3e02      	subs	r6, #2
 8000b92:	443b      	add	r3, r7
 8000b94:	1a5b      	subs	r3, r3, r1
 8000b96:	b2a4      	uxth	r4, r4
 8000b98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000ba0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ba8:	45a6      	cmp	lr, r4
 8000baa:	d909      	bls.n	8000bc0 <__udivmoddi4+0x8c>
 8000bac:	193c      	adds	r4, r7, r4
 8000bae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000bb2:	f080 8105 	bcs.w	8000dc0 <__udivmoddi4+0x28c>
 8000bb6:	45a6      	cmp	lr, r4
 8000bb8:	f240 8102 	bls.w	8000dc0 <__udivmoddi4+0x28c>
 8000bbc:	3802      	subs	r0, #2
 8000bbe:	443c      	add	r4, r7
 8000bc0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bc4:	eba4 040e 	sub.w	r4, r4, lr
 8000bc8:	2600      	movs	r6, #0
 8000bca:	b11d      	cbz	r5, 8000bd4 <__udivmoddi4+0xa0>
 8000bcc:	40d4      	lsrs	r4, r2
 8000bce:	2300      	movs	r3, #0
 8000bd0:	e9c5 4300 	strd	r4, r3, [r5]
 8000bd4:	4631      	mov	r1, r6
 8000bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bda:	b902      	cbnz	r2, 8000bde <__udivmoddi4+0xaa>
 8000bdc:	deff      	udf	#255	; 0xff
 8000bde:	fab2 f282 	clz	r2, r2
 8000be2:	2a00      	cmp	r2, #0
 8000be4:	d150      	bne.n	8000c88 <__udivmoddi4+0x154>
 8000be6:	1bcb      	subs	r3, r1, r7
 8000be8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bec:	fa1f f887 	uxth.w	r8, r7
 8000bf0:	2601      	movs	r6, #1
 8000bf2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000bf6:	0c21      	lsrs	r1, r4, #16
 8000bf8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000bfc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c00:	fb08 f30c 	mul.w	r3, r8, ip
 8000c04:	428b      	cmp	r3, r1
 8000c06:	d907      	bls.n	8000c18 <__udivmoddi4+0xe4>
 8000c08:	1879      	adds	r1, r7, r1
 8000c0a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0xe2>
 8000c10:	428b      	cmp	r3, r1
 8000c12:	f200 80e9 	bhi.w	8000de8 <__udivmoddi4+0x2b4>
 8000c16:	4684      	mov	ip, r0
 8000c18:	1ac9      	subs	r1, r1, r3
 8000c1a:	b2a3      	uxth	r3, r4
 8000c1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c24:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c28:	fb08 f800 	mul.w	r8, r8, r0
 8000c2c:	45a0      	cmp	r8, r4
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x10c>
 8000c30:	193c      	adds	r4, r7, r4
 8000c32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x10a>
 8000c38:	45a0      	cmp	r8, r4
 8000c3a:	f200 80d9 	bhi.w	8000df0 <__udivmoddi4+0x2bc>
 8000c3e:	4618      	mov	r0, r3
 8000c40:	eba4 0408 	sub.w	r4, r4, r8
 8000c44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c48:	e7bf      	b.n	8000bca <__udivmoddi4+0x96>
 8000c4a:	428b      	cmp	r3, r1
 8000c4c:	d909      	bls.n	8000c62 <__udivmoddi4+0x12e>
 8000c4e:	2d00      	cmp	r5, #0
 8000c50:	f000 80b1 	beq.w	8000db6 <__udivmoddi4+0x282>
 8000c54:	2600      	movs	r6, #0
 8000c56:	e9c5 0100 	strd	r0, r1, [r5]
 8000c5a:	4630      	mov	r0, r6
 8000c5c:	4631      	mov	r1, r6
 8000c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c62:	fab3 f683 	clz	r6, r3
 8000c66:	2e00      	cmp	r6, #0
 8000c68:	d14a      	bne.n	8000d00 <__udivmoddi4+0x1cc>
 8000c6a:	428b      	cmp	r3, r1
 8000c6c:	d302      	bcc.n	8000c74 <__udivmoddi4+0x140>
 8000c6e:	4282      	cmp	r2, r0
 8000c70:	f200 80b8 	bhi.w	8000de4 <__udivmoddi4+0x2b0>
 8000c74:	1a84      	subs	r4, r0, r2
 8000c76:	eb61 0103 	sbc.w	r1, r1, r3
 8000c7a:	2001      	movs	r0, #1
 8000c7c:	468c      	mov	ip, r1
 8000c7e:	2d00      	cmp	r5, #0
 8000c80:	d0a8      	beq.n	8000bd4 <__udivmoddi4+0xa0>
 8000c82:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c86:	e7a5      	b.n	8000bd4 <__udivmoddi4+0xa0>
 8000c88:	f1c2 0320 	rsb	r3, r2, #32
 8000c8c:	fa20 f603 	lsr.w	r6, r0, r3
 8000c90:	4097      	lsls	r7, r2
 8000c92:	fa01 f002 	lsl.w	r0, r1, r2
 8000c96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c9a:	40d9      	lsrs	r1, r3
 8000c9c:	4330      	orrs	r0, r6
 8000c9e:	0c03      	lsrs	r3, r0, #16
 8000ca0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ca4:	fa1f f887 	uxth.w	r8, r7
 8000ca8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000cac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cb0:	fb06 f108 	mul.w	r1, r6, r8
 8000cb4:	4299      	cmp	r1, r3
 8000cb6:	fa04 f402 	lsl.w	r4, r4, r2
 8000cba:	d909      	bls.n	8000cd0 <__udivmoddi4+0x19c>
 8000cbc:	18fb      	adds	r3, r7, r3
 8000cbe:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000cc2:	f080 808d 	bcs.w	8000de0 <__udivmoddi4+0x2ac>
 8000cc6:	4299      	cmp	r1, r3
 8000cc8:	f240 808a 	bls.w	8000de0 <__udivmoddi4+0x2ac>
 8000ccc:	3e02      	subs	r6, #2
 8000cce:	443b      	add	r3, r7
 8000cd0:	1a5b      	subs	r3, r3, r1
 8000cd2:	b281      	uxth	r1, r0
 8000cd4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cd8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cdc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce0:	fb00 f308 	mul.w	r3, r0, r8
 8000ce4:	428b      	cmp	r3, r1
 8000ce6:	d907      	bls.n	8000cf8 <__udivmoddi4+0x1c4>
 8000ce8:	1879      	adds	r1, r7, r1
 8000cea:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000cee:	d273      	bcs.n	8000dd8 <__udivmoddi4+0x2a4>
 8000cf0:	428b      	cmp	r3, r1
 8000cf2:	d971      	bls.n	8000dd8 <__udivmoddi4+0x2a4>
 8000cf4:	3802      	subs	r0, #2
 8000cf6:	4439      	add	r1, r7
 8000cf8:	1acb      	subs	r3, r1, r3
 8000cfa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000cfe:	e778      	b.n	8000bf2 <__udivmoddi4+0xbe>
 8000d00:	f1c6 0c20 	rsb	ip, r6, #32
 8000d04:	fa03 f406 	lsl.w	r4, r3, r6
 8000d08:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d0c:	431c      	orrs	r4, r3
 8000d0e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d12:	fa01 f306 	lsl.w	r3, r1, r6
 8000d16:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d1a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d1e:	431f      	orrs	r7, r3
 8000d20:	0c3b      	lsrs	r3, r7, #16
 8000d22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d26:	fa1f f884 	uxth.w	r8, r4
 8000d2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d2e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d32:	fb09 fa08 	mul.w	sl, r9, r8
 8000d36:	458a      	cmp	sl, r1
 8000d38:	fa02 f206 	lsl.w	r2, r2, r6
 8000d3c:	fa00 f306 	lsl.w	r3, r0, r6
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x220>
 8000d42:	1861      	adds	r1, r4, r1
 8000d44:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d48:	d248      	bcs.n	8000ddc <__udivmoddi4+0x2a8>
 8000d4a:	458a      	cmp	sl, r1
 8000d4c:	d946      	bls.n	8000ddc <__udivmoddi4+0x2a8>
 8000d4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000d52:	4421      	add	r1, r4
 8000d54:	eba1 010a 	sub.w	r1, r1, sl
 8000d58:	b2bf      	uxth	r7, r7
 8000d5a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d5e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d62:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d66:	fb00 f808 	mul.w	r8, r0, r8
 8000d6a:	45b8      	cmp	r8, r7
 8000d6c:	d907      	bls.n	8000d7e <__udivmoddi4+0x24a>
 8000d6e:	19e7      	adds	r7, r4, r7
 8000d70:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d74:	d22e      	bcs.n	8000dd4 <__udivmoddi4+0x2a0>
 8000d76:	45b8      	cmp	r8, r7
 8000d78:	d92c      	bls.n	8000dd4 <__udivmoddi4+0x2a0>
 8000d7a:	3802      	subs	r0, #2
 8000d7c:	4427      	add	r7, r4
 8000d7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d82:	eba7 0708 	sub.w	r7, r7, r8
 8000d86:	fba0 8902 	umull	r8, r9, r0, r2
 8000d8a:	454f      	cmp	r7, r9
 8000d8c:	46c6      	mov	lr, r8
 8000d8e:	4649      	mov	r1, r9
 8000d90:	d31a      	bcc.n	8000dc8 <__udivmoddi4+0x294>
 8000d92:	d017      	beq.n	8000dc4 <__udivmoddi4+0x290>
 8000d94:	b15d      	cbz	r5, 8000dae <__udivmoddi4+0x27a>
 8000d96:	ebb3 020e 	subs.w	r2, r3, lr
 8000d9a:	eb67 0701 	sbc.w	r7, r7, r1
 8000d9e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000da2:	40f2      	lsrs	r2, r6
 8000da4:	ea4c 0202 	orr.w	r2, ip, r2
 8000da8:	40f7      	lsrs	r7, r6
 8000daa:	e9c5 2700 	strd	r2, r7, [r5]
 8000dae:	2600      	movs	r6, #0
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	462e      	mov	r6, r5
 8000db8:	4628      	mov	r0, r5
 8000dba:	e70b      	b.n	8000bd4 <__udivmoddi4+0xa0>
 8000dbc:	4606      	mov	r6, r0
 8000dbe:	e6e9      	b.n	8000b94 <__udivmoddi4+0x60>
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	e6fd      	b.n	8000bc0 <__udivmoddi4+0x8c>
 8000dc4:	4543      	cmp	r3, r8
 8000dc6:	d2e5      	bcs.n	8000d94 <__udivmoddi4+0x260>
 8000dc8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dcc:	eb69 0104 	sbc.w	r1, r9, r4
 8000dd0:	3801      	subs	r0, #1
 8000dd2:	e7df      	b.n	8000d94 <__udivmoddi4+0x260>
 8000dd4:	4608      	mov	r0, r1
 8000dd6:	e7d2      	b.n	8000d7e <__udivmoddi4+0x24a>
 8000dd8:	4660      	mov	r0, ip
 8000dda:	e78d      	b.n	8000cf8 <__udivmoddi4+0x1c4>
 8000ddc:	4681      	mov	r9, r0
 8000dde:	e7b9      	b.n	8000d54 <__udivmoddi4+0x220>
 8000de0:	4666      	mov	r6, ip
 8000de2:	e775      	b.n	8000cd0 <__udivmoddi4+0x19c>
 8000de4:	4630      	mov	r0, r6
 8000de6:	e74a      	b.n	8000c7e <__udivmoddi4+0x14a>
 8000de8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dec:	4439      	add	r1, r7
 8000dee:	e713      	b.n	8000c18 <__udivmoddi4+0xe4>
 8000df0:	3802      	subs	r0, #2
 8000df2:	443c      	add	r4, r7
 8000df4:	e724      	b.n	8000c40 <__udivmoddi4+0x10c>
 8000df6:	bf00      	nop

08000df8 <__aeabi_idiv0>:
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop

08000dfc <appInit>:

static int SM1_speed = 0;
static int SM1_stepCount = 0;
static int SM_SetMaxSpeed = 100;
//初期化
int appInit(void){
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
	//D_CAN_SetReceiveAddress(8,9,10,11);
	D_CAN_SetReceiveAddressAll();
 8000e02:	f001 fb31 	bl	8002468 <D_CAN_SetReceiveAddressAll>
	for(int i=0; i<8; i++){
 8000e06:	2300      	movs	r3, #0
 8000e08:	607b      	str	r3, [r7, #4]
 8000e0a:	e01b      	b.n	8000e44 <appInit+0x48>
		for(int j=0; j<4; j++){
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	603b      	str	r3, [r7, #0]
 8000e10:	e012      	b.n	8000e38 <appInit+0x3c>
			rcvData[j][i] = 0;
 8000e12:	4a10      	ldr	r2, [pc, #64]	; (8000e54 <appInit+0x58>)
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	00db      	lsls	r3, r3, #3
 8000e18:	441a      	add	r2, r3
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	2200      	movs	r2, #0
 8000e20:	701a      	strb	r2, [r3, #0]
			sndData[j][i] = 0;
 8000e22:	4a0d      	ldr	r2, [pc, #52]	; (8000e58 <appInit+0x5c>)
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	00db      	lsls	r3, r3, #3
 8000e28:	441a      	add	r2, r3
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4413      	add	r3, r2
 8000e2e:	2200      	movs	r2, #0
 8000e30:	701a      	strb	r2, [r3, #0]
		for(int j=0; j<4; j++){
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	3301      	adds	r3, #1
 8000e36:	603b      	str	r3, [r7, #0]
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	2b03      	cmp	r3, #3
 8000e3c:	dde9      	ble.n	8000e12 <appInit+0x16>
	for(int i=0; i<8; i++){
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	3301      	adds	r3, #1
 8000e42:	607b      	str	r3, [r7, #4]
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2b07      	cmp	r3, #7
 8000e48:	dde0      	ble.n	8000e0c <appInit+0x10>
		}
	}
	return 0;
 8000e4a:	2300      	movs	r3, #0
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	200000cc 	.word	0x200000cc
 8000e58:	200000ac 	.word	0x200000ac

08000e5c <appTask>:

int appTask(void){
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0
		sndData[i][sendLength-1] = (uint8_t)checkSum;
	}
	*/

	//SMsndTime += G_System_MicroCounter - recent_System_counter;
	sndTime += G_System_MicroCounter - recent_System_counter;
 8000e62:	4ba3      	ldr	r3, [pc, #652]	; (80010f0 <appTask+0x294>)
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	4ba3      	ldr	r3, [pc, #652]	; (80010f4 <appTask+0x298>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	1ad2      	subs	r2, r2, r3
 8000e6c:	4ba2      	ldr	r3, [pc, #648]	; (80010f8 <appTask+0x29c>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4413      	add	r3, r2
 8000e72:	4aa1      	ldr	r2, [pc, #644]	; (80010f8 <appTask+0x29c>)
 8000e74:	6013      	str	r3, [r2, #0]
	recent_System_counter = G_System_MicroCounter;
 8000e76:	4b9e      	ldr	r3, [pc, #632]	; (80010f0 <appTask+0x294>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	4a9e      	ldr	r2, [pc, #632]	; (80010f4 <appTask+0x298>)
 8000e7c:	6013      	str	r3, [r2, #0]
	//CAN送信タイミングの場合送信
	if(sndTime >= CAN_SEND_INTERVAL){
 8000e7e:	4b9e      	ldr	r3, [pc, #632]	; (80010f8 <appTask+0x29c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e86:	f0c0 808d 	bcc.w	8000fa4 <appTask+0x148>
		sndTime = 0;
 8000e8a:	4b9b      	ldr	r3, [pc, #620]	; (80010f8 <appTask+0x29c>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	601a      	str	r2, [r3, #0]
		static int sendLength = 8;
		sndData[0][0] = testSendData;
 8000e90:	4b9a      	ldr	r3, [pc, #616]	; (80010fc <appTask+0x2a0>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	b2da      	uxtb	r2, r3
 8000e96:	4b9a      	ldr	r3, [pc, #616]	; (8001100 <appTask+0x2a4>)
 8000e98:	701a      	strb	r2, [r3, #0]
		sndData[0][1] = testSendData2;
 8000e9a:	4b9a      	ldr	r3, [pc, #616]	; (8001104 <appTask+0x2a8>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	b2da      	uxtb	r2, r3
 8000ea0:	4b97      	ldr	r3, [pc, #604]	; (8001100 <appTask+0x2a4>)
 8000ea2:	705a      	strb	r2, [r3, #1]
		sndData[0][2] = testSendData2;
 8000ea4:	4b97      	ldr	r3, [pc, #604]	; (8001104 <appTask+0x2a8>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	b2da      	uxtb	r2, r3
 8000eaa:	4b95      	ldr	r3, [pc, #596]	; (8001100 <appTask+0x2a4>)
 8000eac:	709a      	strb	r2, [r3, #2]
		sndData[0][3] = testSendData2;
 8000eae:	4b95      	ldr	r3, [pc, #596]	; (8001104 <appTask+0x2a8>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	b2da      	uxtb	r2, r3
 8000eb4:	4b92      	ldr	r3, [pc, #584]	; (8001100 <appTask+0x2a4>)
 8000eb6:	70da      	strb	r2, [r3, #3]
		sndData[0][4] = testSendData2;
 8000eb8:	4b92      	ldr	r3, [pc, #584]	; (8001104 <appTask+0x2a8>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	b2da      	uxtb	r2, r3
 8000ebe:	4b90      	ldr	r3, [pc, #576]	; (8001100 <appTask+0x2a4>)
 8000ec0:	711a      	strb	r2, [r3, #4]
		sndData[0][5] = testSendData2;
 8000ec2:	4b90      	ldr	r3, [pc, #576]	; (8001104 <appTask+0x2a8>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	b2da      	uxtb	r2, r3
 8000ec8:	4b8d      	ldr	r3, [pc, #564]	; (8001100 <appTask+0x2a4>)
 8000eca:	715a      	strb	r2, [r3, #5]
		sndData[0][6] = testSendData2;
 8000ecc:	4b8d      	ldr	r3, [pc, #564]	; (8001104 <appTask+0x2a8>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	b2da      	uxtb	r2, r3
 8000ed2:	4b8b      	ldr	r3, [pc, #556]	; (8001100 <appTask+0x2a4>)
 8000ed4:	719a      	strb	r2, [r3, #6]
		sndData[0][7] = testSendData2;
 8000ed6:	4b8b      	ldr	r3, [pc, #556]	; (8001104 <appTask+0x2a8>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	b2da      	uxtb	r2, r3
 8000edc:	4b88      	ldr	r3, [pc, #544]	; (8001100 <appTask+0x2a4>)
 8000ede:	71da      	strb	r2, [r3, #7]
		uint8_t dataSum = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	73fb      	strb	r3, [r7, #15]
		for(int j=0; j<sendLength-1; j++){
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	60bb      	str	r3, [r7, #8]
 8000ee8:	e009      	b.n	8000efe <appTask+0xa2>
			dataSum += sndData[0][j];
 8000eea:	4a85      	ldr	r2, [pc, #532]	; (8001100 <appTask+0x2a4>)
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	4413      	add	r3, r2
 8000ef0:	781a      	ldrb	r2, [r3, #0]
 8000ef2:	7bfb      	ldrb	r3, [r7, #15]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	73fb      	strb	r3, [r7, #15]
		for(int j=0; j<sendLength-1; j++){
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	3301      	adds	r3, #1
 8000efc:	60bb      	str	r3, [r7, #8]
 8000efe:	4b82      	ldr	r3, [pc, #520]	; (8001108 <appTask+0x2ac>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	3b01      	subs	r3, #1
 8000f04:	68ba      	ldr	r2, [r7, #8]
 8000f06:	429a      	cmp	r2, r3
 8000f08:	dbef      	blt.n	8000eea <appTask+0x8e>
		}
		//int checkSum = 256 - (int)dataSum;
		sndData[0][sendLength-1] = (uint8_t)dataSum;
 8000f0a:	4b7f      	ldr	r3, [pc, #508]	; (8001108 <appTask+0x2ac>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	3b01      	subs	r3, #1
 8000f10:	497b      	ldr	r1, [pc, #492]	; (8001100 <appTask+0x2a4>)
 8000f12:	7bfa      	ldrb	r2, [r7, #15]
 8000f14:	54ca      	strb	r2, [r1, r3]


		errorHandle = D_CAN_Transmit(0x7ff/*testSendData*/,sndData[0],sendLength);
 8000f16:	4b7c      	ldr	r3, [pc, #496]	; (8001108 <appTask+0x2ac>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	4978      	ldr	r1, [pc, #480]	; (8001100 <appTask+0x2a4>)
 8000f20:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8000f24:	f001 fa48 	bl	80023b8 <D_CAN_Transmit>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	4a78      	ldr	r2, [pc, #480]	; (800110c <appTask+0x2b0>)
 8000f2c:	6013      	str	r3, [r2, #0]
		sndTime = 0;
 8000f2e:	4b72      	ldr	r3, [pc, #456]	; (80010f8 <appTask+0x29c>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
		count1++;
 8000f34:	4b76      	ldr	r3, [pc, #472]	; (8001110 <appTask+0x2b4>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	4a75      	ldr	r2, [pc, #468]	; (8001110 <appTask+0x2b4>)
 8000f3c:	6013      	str	r3, [r2, #0]
		if(count1 >= 1 ){//&& errorHandle == 0){
 8000f3e:	4b74      	ldr	r3, [pc, #464]	; (8001110 <appTask+0x2b4>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	dd07      	ble.n	8000f56 <appTask+0xfa>
			count1 = 0;
 8000f46:	4b72      	ldr	r3, [pc, #456]	; (8001110 <appTask+0x2b4>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
			testSendData++;
 8000f4c:	4b6b      	ldr	r3, [pc, #428]	; (80010fc <appTask+0x2a0>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	3301      	adds	r3, #1
 8000f52:	4a6a      	ldr	r2, [pc, #424]	; (80010fc <appTask+0x2a0>)
 8000f54:	6013      	str	r3, [r2, #0]
		}
		if(testSendData >= 1000){ //&& errorHandle == 0){
 8000f56:	4b69      	ldr	r3, [pc, #420]	; (80010fc <appTask+0x2a0>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f5e:	db0c      	blt.n	8000f7a <appTask+0x11e>
			testSendData = 0;
 8000f60:	4b66      	ldr	r3, [pc, #408]	; (80010fc <appTask+0x2a0>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]
			testSendData2++;
 8000f66:	4b67      	ldr	r3, [pc, #412]	; (8001104 <appTask+0x2a8>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	4a65      	ldr	r2, [pc, #404]	; (8001104 <appTask+0x2a8>)
 8000f6e:	6013      	str	r3, [r2, #0]
			ownIdCount++;
 8000f70:	4b68      	ldr	r3, [pc, #416]	; (8001114 <appTask+0x2b8>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	3301      	adds	r3, #1
 8000f76:	4a67      	ldr	r2, [pc, #412]	; (8001114 <appTask+0x2b8>)
 8000f78:	6013      	str	r3, [r2, #0]
		}
		if(testSendData2 >= 256 && errorHandle == 0){
 8000f7a:	4b62      	ldr	r3, [pc, #392]	; (8001104 <appTask+0x2a8>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	2bff      	cmp	r3, #255	; 0xff
 8000f80:	dd0b      	ble.n	8000f9a <appTask+0x13e>
 8000f82:	4b62      	ldr	r3, [pc, #392]	; (800110c <appTask+0x2b0>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d107      	bne.n	8000f9a <appTask+0x13e>
			testSendData2 = 1;
 8000f8a:	4b5e      	ldr	r3, [pc, #376]	; (8001104 <appTask+0x2a8>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	601a      	str	r2, [r3, #0]
			testSendData3++;
 8000f90:	4b61      	ldr	r3, [pc, #388]	; (8001118 <appTask+0x2bc>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	3301      	adds	r3, #1
 8000f96:	4a60      	ldr	r2, [pc, #384]	; (8001118 <appTask+0x2bc>)
 8000f98:	6013      	str	r3, [r2, #0]
		}
		D_PWM_Set(1,700);
 8000f9a:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8000f9e:	2001      	movs	r0, #1
 8000fa0:	f001 fdba 	bl	8002b18 <D_PWM_Set>
			ownIdCount++;
		}
		*/
	}
	//CAN受信処理
	D_CAN_Receive(0,rcvData[0],receiveLength);
 8000fa4:	4b5d      	ldr	r3, [pc, #372]	; (800111c <appTask+0x2c0>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	461a      	mov	r2, r3
 8000fac:	495c      	ldr	r1, [pc, #368]	; (8001120 <appTask+0x2c4>)
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f001 fa8c 	bl	80024cc <D_CAN_Receive>
	D_CAN_Receive(1,rcvData[1],receiveLength);
 8000fb4:	4b59      	ldr	r3, [pc, #356]	; (800111c <appTask+0x2c0>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	461a      	mov	r2, r3
 8000fbc:	4959      	ldr	r1, [pc, #356]	; (8001124 <appTask+0x2c8>)
 8000fbe:	2001      	movs	r0, #1
 8000fc0:	f001 fa84 	bl	80024cc <D_CAN_Receive>
	*/

	static int speed = 0;
	static int step = 0;
	//speed = SM_CalSpeed(StepSpeed[(int)(step / 100)]);
	speed = SM_CalSpeedFunc3(SM1_stepCount,10,90);
 8000fc4:	4b58      	ldr	r3, [pc, #352]	; (8001128 <appTask+0x2cc>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	225a      	movs	r2, #90	; 0x5a
 8000fca:	210a      	movs	r1, #10
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f000 f8c3 	bl	8001158 <SM_CalSpeedFunc3>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	4a55      	ldr	r2, [pc, #340]	; (800112c <appTask+0x2d0>)
 8000fd6:	6013      	str	r3, [r2, #0]
	SM1st_SetSpeed(speed,1);
 8000fd8:	4b54      	ldr	r3, [pc, #336]	; (800112c <appTask+0x2d0>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2101      	movs	r1, #1
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f000 fa6a 	bl	80014b8 <SM1st_SetSpeed>

	//D_Mess_printf("%d\n", G_System_counter);
	//D_PWM_Set(1,100);
	//D_PWM_Set(2,100);
	//IO_SET_BLDC2_DIR();
	if(IO_READ_USERBUTTON()){
 8000fe4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fe8:	4851      	ldr	r0, [pc, #324]	; (8001130 <appTask+0x2d4>)
 8000fea:	f001 fb51 	bl	8002690 <D_GPIO_Read>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	f083 0301 	eor.w	r3, r3, #1
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d025      	beq.n	8001046 <appTask+0x1ea>
		IO_SET_USERLED();
 8000ffa:	2120      	movs	r1, #32
 8000ffc:	484d      	ldr	r0, [pc, #308]	; (8001134 <appTask+0x2d8>)
 8000ffe:	f001 fb27 	bl	8002650 <D_GPIO_Set>
		if(_userButton){
 8001002:	4b4d      	ldr	r3, [pc, #308]	; (8001138 <appTask+0x2dc>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d024      	beq.n	8001054 <appTask+0x1f8>
			_userButton = false;
 800100a:	4b4b      	ldr	r3, [pc, #300]	; (8001138 <appTask+0x2dc>)
 800100c:	2200      	movs	r2, #0
 800100e:	701a      	strb	r2, [r3, #0]
			testSendData += 1;
 8001010:	4b3a      	ldr	r3, [pc, #232]	; (80010fc <appTask+0x2a0>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	3301      	adds	r3, #1
 8001016:	4a39      	ldr	r2, [pc, #228]	; (80010fc <appTask+0x2a0>)
 8001018:	6013      	str	r3, [r2, #0]
			if(_StepEna){
 800101a:	4b48      	ldr	r3, [pc, #288]	; (800113c <appTask+0x2e0>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d008      	beq.n	8001034 <appTask+0x1d8>
				IO_SET_ENA();
 8001022:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001026:	4846      	ldr	r0, [pc, #280]	; (8001140 <appTask+0x2e4>)
 8001028:	f001 fb12 	bl	8002650 <D_GPIO_Set>
				_StepEna = false;
 800102c:	4b43      	ldr	r3, [pc, #268]	; (800113c <appTask+0x2e0>)
 800102e:	2200      	movs	r2, #0
 8001030:	701a      	strb	r2, [r3, #0]
 8001032:	e00f      	b.n	8001054 <appTask+0x1f8>
			}else{
				IO_RESET_ENA();
 8001034:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001038:	4841      	ldr	r0, [pc, #260]	; (8001140 <appTask+0x2e4>)
 800103a:	f001 fb19 	bl	8002670 <D_GPIO_Reset>
				_StepEna = true;
 800103e:	4b3f      	ldr	r3, [pc, #252]	; (800113c <appTask+0x2e0>)
 8001040:	2201      	movs	r2, #1
 8001042:	701a      	strb	r2, [r3, #0]
 8001044:	e006      	b.n	8001054 <appTask+0x1f8>
		//Lottery_JP_SetSpeed(JPC_MAX_SPEED,0);

		//IO_SET_ROOMLIGHT();
		//JP_Lift_Down();
	}else{
		_userButton = true;
 8001046:	4b3c      	ldr	r3, [pc, #240]	; (8001138 <appTask+0x2dc>)
 8001048:	2201      	movs	r2, #1
 800104a:	701a      	strb	r2, [r3, #0]
		IO_RESET_USERLED();
 800104c:	2120      	movs	r1, #32
 800104e:	4839      	ldr	r0, [pc, #228]	; (8001134 <appTask+0x2d8>)
 8001050:	f001 fb0e 	bl	8002670 <D_GPIO_Reset>
		//D_PWM_Set(BLDC2,3000);
		//D_PWM_Set(BLDC3,3500);
		//JP_Lift_Up();
	}

	for(int i=0; i<8; i++){
 8001054:	2300      	movs	r3, #0
 8001056:	607b      	str	r3, [r7, #4]
 8001058:	e011      	b.n	800107e <appTask+0x222>
		if(rcvData[0][i] != 0) rcvDataJudge[i] = rcvData[0][i];
 800105a:	4a31      	ldr	r2, [pc, #196]	; (8001120 <appTask+0x2c4>)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	4413      	add	r3, r2
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d008      	beq.n	8001078 <appTask+0x21c>
 8001066:	4a2e      	ldr	r2, [pc, #184]	; (8001120 <appTask+0x2c4>)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	4413      	add	r3, r2
 800106c:	7819      	ldrb	r1, [r3, #0]
 800106e:	4a35      	ldr	r2, [pc, #212]	; (8001144 <appTask+0x2e8>)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	4413      	add	r3, r2
 8001074:	460a      	mov	r2, r1
 8001076:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<8; i++){
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	3301      	adds	r3, #1
 800107c:	607b      	str	r3, [r7, #4]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2b07      	cmp	r3, #7
 8001082:	ddea      	ble.n	800105a <appTask+0x1fe>
	}
	//デバッグ用
	int16_t debug_bits = 0;
 8001084:	2300      	movs	r3, #0
 8001086:	807b      	strh	r3, [r7, #2]
	debug_bits &= 0;
 8001088:	2300      	movs	r3, #0
 800108a:	807b      	strh	r3, [r7, #2]
	debug_bits |= ((int)IO_READ_SM_R() << 2);
 800108c:	2101      	movs	r1, #1
 800108e:	4828      	ldr	r0, [pc, #160]	; (8001130 <appTask+0x2d4>)
 8001090:	f001 fafe 	bl	8002690 <D_GPIO_Read>
 8001094:	4603      	mov	r3, r0
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	b21a      	sxth	r2, r3
 800109a:	887b      	ldrh	r3, [r7, #2]
 800109c:	4313      	orrs	r3, r2
 800109e:	807b      	strh	r3, [r7, #2]
	debug_bits |= ((int)IO_READ_SM_C() << 1);
 80010a0:	2104      	movs	r1, #4
 80010a2:	4823      	ldr	r0, [pc, #140]	; (8001130 <appTask+0x2d4>)
 80010a4:	f001 faf4 	bl	8002690 <D_GPIO_Read>
 80010a8:	4603      	mov	r3, r0
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	b21a      	sxth	r2, r3
 80010ae:	887b      	ldrh	r3, [r7, #2]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	807b      	strh	r3, [r7, #2]
	debug_bits |= ((int)IO_READ_SM_L() << 0);
 80010b4:	2102      	movs	r1, #2
 80010b6:	481e      	ldr	r0, [pc, #120]	; (8001130 <appTask+0x2d4>)
 80010b8:	f001 faea 	bl	8002690 <D_GPIO_Read>
 80010bc:	4603      	mov	r3, r0
 80010be:	b21a      	sxth	r2, r3
 80010c0:	887b      	ldrh	r3, [r7, #2]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	807b      	strh	r3, [r7, #2]
	D_Mess_printf("\033[1;1H");
 80010c6:	4820      	ldr	r0, [pc, #128]	; (8001148 <appTask+0x2ec>)
 80010c8:	f001 faf8 	bl	80026bc <D_Mess_printf>
	D_Mess_printf("testSendData : %02d\n", testSendData);
 80010cc:	4b0b      	ldr	r3, [pc, #44]	; (80010fc <appTask+0x2a0>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4619      	mov	r1, r3
 80010d2:	481e      	ldr	r0, [pc, #120]	; (800114c <appTask+0x2f0>)
 80010d4:	f001 faf2 	bl	80026bc <D_Mess_printf>
	//D_Mess_printf("%d\n", G_System_MicroCounter);
	D_Mess_printf("%03b\n", debug_bits);
 80010d8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80010dc:	4619      	mov	r1, r3
 80010de:	481c      	ldr	r0, [pc, #112]	; (8001150 <appTask+0x2f4>)
 80010e0:	f001 faec 	bl	80026bc <D_Mess_printf>
	D_Mess_printf("%3d,%3d,%3d,%3d,%3d,%3d,%3d,%3d\n", sndData[0][0],sndData[0][1],sndData[0][2],sndData[0][3],sndData[0][4],sndData[0][5],sndData[0][6],sndData[0][7]);
	D_Mess_printf("%3d,%3d,%3d,%3d,%3d,%3d,%3d,%3d\n", rcvData[0][0],rcvData[0][1],rcvData[0][2],rcvData[0][3],rcvData[0][4],rcvData[0][5],rcvData[0][6],rcvData[0][7]);
	D_Mess_printf("%3d,%3d,%3d,%3d,%3d,%3d,%3d,%3d\n", rcvDataJudge[0],rcvDataJudge[1],rcvDataJudge[2],rcvDataJudge[3],rcvDataJudge[4],rcvDataJudge[5],rcvDataJudge[6],rcvDataJudge[7]);
	D_Mess_printf("id : %3d, err : %3d\n", rcvData[1][0],rcvData[1][1]);
	*/
	return 0;
 80010e4:	2300      	movs	r3, #0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	2000012c 	.word	0x2000012c
 80010f4:	200000fc 	.word	0x200000fc
 80010f8:	20000100 	.word	0x20000100
 80010fc:	20000104 	.word	0x20000104
 8001100:	200000ac 	.word	0x200000ac
 8001104:	20000004 	.word	0x20000004
 8001108:	20000008 	.word	0x20000008
 800110c:	20000108 	.word	0x20000108
 8001110:	2000010c 	.word	0x2000010c
 8001114:	2000000c 	.word	0x2000000c
 8001118:	20000110 	.word	0x20000110
 800111c:	20000010 	.word	0x20000010
 8001120:	200000cc 	.word	0x200000cc
 8001124:	200000d4 	.word	0x200000d4
 8001128:	200000f8 	.word	0x200000f8
 800112c:	20000114 	.word	0x20000114
 8001130:	40020800 	.word	0x40020800
 8001134:	40020000 	.word	0x40020000
 8001138:	20000118 	.word	0x20000118
 800113c:	20000119 	.word	0x20000119
 8001140:	40020400 	.word	0x40020400
 8001144:	200000ec 	.word	0x200000ec
 8001148:	080086d8 	.word	0x080086d8
 800114c:	080086e0 	.word	0x080086e0
 8001150:	080086f8 	.word	0x080086f8
 8001154:	00000000 	.word	0x00000000

08001158 <SM_CalSpeedFunc3>:
		return ((1.0 - fabs(x)) / (1.0 - edgeVal)) * (minSpeed - offsetSpeed) + offsetSpeed;
	}
	return minSpeed + (int)((double)(maxSpeed-minSpeed) * y);
}

static int SM_CalSpeedFunc3(int nowPos, int minSpeed, int maxSpeed){
 8001158:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800115c:	b092      	sub	sp, #72	; 0x48
 800115e:	af00      	add	r7, sp, #0
 8001160:	6178      	str	r0, [r7, #20]
 8001162:	6139      	str	r1, [r7, #16]
 8001164:	60fa      	str	r2, [r7, #12]
	double stepHalf = SM_STEPCOUNT / 2.0;
 8001166:	a3b1      	add	r3, pc, #708	; (adr r3, 800142c <SM_CalSpeedFunc3+0x2d4>)
 8001168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	double x = ((double)nowPos-stepHalf) / stepHalf;
 8001170:	6978      	ldr	r0, [r7, #20]
 8001172:	f7ff f99b 	bl	80004ac <__aeabi_i2d>
 8001176:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800117a:	f7ff f849 	bl	8000210 <__aeabi_dsub>
 800117e:	4602      	mov	r2, r0
 8001180:	460b      	mov	r3, r1
 8001182:	4610      	mov	r0, r2
 8001184:	4619      	mov	r1, r3
 8001186:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800118a:	f7ff fb23 	bl	80007d4 <__aeabi_ddiv>
 800118e:	4602      	mov	r2, r0
 8001190:	460b      	mov	r3, r1
 8001192:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	if (x > 1.0) x = 1.0;
 8001196:	f04f 0200 	mov.w	r2, #0
 800119a:	4b9b      	ldr	r3, [pc, #620]	; (8001408 <SM_CalSpeedFunc3+0x2b0>)
 800119c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80011a0:	f7ff fc7e 	bl	8000aa0 <__aeabi_dcmpgt>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d004      	beq.n	80011b4 <SM_CalSpeedFunc3+0x5c>
 80011aa:	f04f 0200 	mov.w	r2, #0
 80011ae:	4b96      	ldr	r3, [pc, #600]	; (8001408 <SM_CalSpeedFunc3+0x2b0>)
 80011b0:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	if (x < -1.0) x = -1.0;
 80011b4:	f04f 0200 	mov.w	r2, #0
 80011b8:	4b94      	ldr	r3, [pc, #592]	; (800140c <SM_CalSpeedFunc3+0x2b4>)
 80011ba:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80011be:	f7ff fc51 	bl	8000a64 <__aeabi_dcmplt>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d004      	beq.n	80011d2 <SM_CalSpeedFunc3+0x7a>
 80011c8:	f04f 0200 	mov.w	r2, #0
 80011cc:	4b8f      	ldr	r3, [pc, #572]	; (800140c <SM_CalSpeedFunc3+0x2b4>)
 80011ce:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	double y = -0.22 * cos(x/0.15)*exp(x*x) + 0.6;
 80011d2:	a385      	add	r3, pc, #532	; (adr r3, 80013e8 <SM_CalSpeedFunc3+0x290>)
 80011d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80011dc:	f7ff fafa 	bl	80007d4 <__aeabi_ddiv>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	ec43 2b17 	vmov	d7, r2, r3
 80011e8:	eeb0 0a47 	vmov.f32	s0, s14
 80011ec:	eef0 0a67 	vmov.f32	s1, s15
 80011f0:	f006 f85a 	bl	80072a8 <cos>
 80011f4:	ec51 0b10 	vmov	r0, r1, d0
 80011f8:	a37d      	add	r3, pc, #500	; (adr r3, 80013f0 <SM_CalSpeedFunc3+0x298>)
 80011fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011fe:	f7ff f9bf 	bl	8000580 <__aeabi_dmul>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	4690      	mov	r8, r2
 8001208:	4699      	mov	r9, r3
 800120a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800120e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001212:	f7ff f9b5 	bl	8000580 <__aeabi_dmul>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	ec43 2b17 	vmov	d7, r2, r3
 800121e:	eeb0 0a47 	vmov.f32	s0, s14
 8001222:	eef0 0a67 	vmov.f32	s1, s15
 8001226:	f006 f88f 	bl	8007348 <exp>
 800122a:	ec53 2b10 	vmov	r2, r3, d0
 800122e:	4640      	mov	r0, r8
 8001230:	4649      	mov	r1, r9
 8001232:	f7ff f9a5 	bl	8000580 <__aeabi_dmul>
 8001236:	4602      	mov	r2, r0
 8001238:	460b      	mov	r3, r1
 800123a:	4610      	mov	r0, r2
 800123c:	4619      	mov	r1, r3
 800123e:	a36e      	add	r3, pc, #440	; (adr r3, 80013f8 <SM_CalSpeedFunc3+0x2a0>)
 8001240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001244:	f7fe ffe6 	bl	8000214 <__adddf3>
 8001248:	4602      	mov	r2, r0
 800124a:	460b      	mov	r3, r1
 800124c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	double edgeVal = 0.99;
 8001250:	a36b      	add	r3, pc, #428	; (adr r3, 8001400 <SM_CalSpeedFunc3+0x2a8>)
 8001252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001256:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double offsetSpeed = 1;
 800125a:	f04f 0200 	mov.w	r2, #0
 800125e:	4b6a      	ldr	r3, [pc, #424]	; (8001408 <SM_CalSpeedFunc3+0x2b0>)
 8001260:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double stopTime = 500;
 8001264:	f04f 0200 	mov.w	r2, #0
 8001268:	4b69      	ldr	r3, [pc, #420]	; (8001410 <SM_CalSpeedFunc3+0x2b8>)
 800126a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	static bool _stop = false;
	static bool _stopEna = true;
	static int stopCount = 0;
	if (_stopEna && (IO_READ_SM_R() || IO_READ_SM_L())){
 800126e:	4b69      	ldr	r3, [pc, #420]	; (8001414 <SM_CalSpeedFunc3+0x2bc>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d013      	beq.n	800129e <SM_CalSpeedFunc3+0x146>
 8001276:	2101      	movs	r1, #1
 8001278:	4867      	ldr	r0, [pc, #412]	; (8001418 <SM_CalSpeedFunc3+0x2c0>)
 800127a:	f001 fa09 	bl	8002690 <D_GPIO_Read>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d106      	bne.n	8001292 <SM_CalSpeedFunc3+0x13a>
 8001284:	2102      	movs	r1, #2
 8001286:	4864      	ldr	r0, [pc, #400]	; (8001418 <SM_CalSpeedFunc3+0x2c0>)
 8001288:	f001 fa02 	bl	8002690 <D_GPIO_Read>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d005      	beq.n	800129e <SM_CalSpeedFunc3+0x146>
		_stopEna = false;
 8001292:	4b60      	ldr	r3, [pc, #384]	; (8001414 <SM_CalSpeedFunc3+0x2bc>)
 8001294:	2200      	movs	r2, #0
 8001296:	701a      	strb	r2, [r3, #0]
		_stop = true;
 8001298:	4b60      	ldr	r3, [pc, #384]	; (800141c <SM_CalSpeedFunc3+0x2c4>)
 800129a:	2201      	movs	r2, #1
 800129c:	701a      	strb	r2, [r3, #0]
	}
	if(_stop){
 800129e:	4b5f      	ldr	r3, [pc, #380]	; (800141c <SM_CalSpeedFunc3+0x2c4>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d01b      	beq.n	80012de <SM_CalSpeedFunc3+0x186>
		stopCount++;
 80012a6:	4b5e      	ldr	r3, [pc, #376]	; (8001420 <SM_CalSpeedFunc3+0x2c8>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	3301      	adds	r3, #1
 80012ac:	4a5c      	ldr	r2, [pc, #368]	; (8001420 <SM_CalSpeedFunc3+0x2c8>)
 80012ae:	6013      	str	r3, [r2, #0]
		if(stopCount >= stopTime){
 80012b0:	4b5b      	ldr	r3, [pc, #364]	; (8001420 <SM_CalSpeedFunc3+0x2c8>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff f8f9 	bl	80004ac <__aeabi_i2d>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80012c2:	f7ff fbd9 	bl	8000a78 <__aeabi_dcmple>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d006      	beq.n	80012da <SM_CalSpeedFunc3+0x182>
			_stop = false;
 80012cc:	4b53      	ldr	r3, [pc, #332]	; (800141c <SM_CalSpeedFunc3+0x2c4>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	701a      	strb	r2, [r3, #0]
			stopCount = 0;
 80012d2:	4b53      	ldr	r3, [pc, #332]	; (8001420 <SM_CalSpeedFunc3+0x2c8>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	e001      	b.n	80012de <SM_CalSpeedFunc3+0x186>
		}else{
			return 0;
 80012da:	2300      	movs	r3, #0
 80012dc:	e07e      	b.n	80013dc <SM_CalSpeedFunc3+0x284>
		}
	}
	if (x >= -0.5 && x <= 0.5) _stopEna = true;
 80012de:	f04f 0200 	mov.w	r2, #0
 80012e2:	4b50      	ldr	r3, [pc, #320]	; (8001424 <SM_CalSpeedFunc3+0x2cc>)
 80012e4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80012e8:	f7ff fbd0 	bl	8000a8c <__aeabi_dcmpge>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d00c      	beq.n	800130c <SM_CalSpeedFunc3+0x1b4>
 80012f2:	f04f 0200 	mov.w	r2, #0
 80012f6:	4b4c      	ldr	r3, [pc, #304]	; (8001428 <SM_CalSpeedFunc3+0x2d0>)
 80012f8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80012fc:	f7ff fbbc 	bl	8000a78 <__aeabi_dcmple>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d002      	beq.n	800130c <SM_CalSpeedFunc3+0x1b4>
 8001306:	4b43      	ldr	r3, [pc, #268]	; (8001414 <SM_CalSpeedFunc3+0x2bc>)
 8001308:	2201      	movs	r2, #1
 800130a:	701a      	strb	r2, [r3, #0]
	if (x <= -edgeVal || x >= edgeVal){
 800130c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800130e:	603b      	str	r3, [r7, #0]
 8001310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001312:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001316:	607b      	str	r3, [r7, #4]
 8001318:	e9d7 2300 	ldrd	r2, r3, [r7]
 800131c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001320:	f7ff fbaa 	bl	8000a78 <__aeabi_dcmple>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d108      	bne.n	800133c <SM_CalSpeedFunc3+0x1e4>
 800132a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800132e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001332:	f7ff fbab 	bl	8000a8c <__aeabi_dcmpge>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d03c      	beq.n	80013b6 <SM_CalSpeedFunc3+0x25e>
		return ((1.0 - fabs(x)) / (1.0 - edgeVal)) * (minSpeed - offsetSpeed) + offsetSpeed;
 800133c:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 800133e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001340:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001344:	4622      	mov	r2, r4
 8001346:	462b      	mov	r3, r5
 8001348:	f04f 0000 	mov.w	r0, #0
 800134c:	492e      	ldr	r1, [pc, #184]	; (8001408 <SM_CalSpeedFunc3+0x2b0>)
 800134e:	f7fe ff5f 	bl	8000210 <__aeabi_dsub>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	4614      	mov	r4, r2
 8001358:	461d      	mov	r5, r3
 800135a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800135e:	f04f 0000 	mov.w	r0, #0
 8001362:	4929      	ldr	r1, [pc, #164]	; (8001408 <SM_CalSpeedFunc3+0x2b0>)
 8001364:	f7fe ff54 	bl	8000210 <__aeabi_dsub>
 8001368:	4602      	mov	r2, r0
 800136a:	460b      	mov	r3, r1
 800136c:	4620      	mov	r0, r4
 800136e:	4629      	mov	r1, r5
 8001370:	f7ff fa30 	bl	80007d4 <__aeabi_ddiv>
 8001374:	4602      	mov	r2, r0
 8001376:	460b      	mov	r3, r1
 8001378:	4614      	mov	r4, r2
 800137a:	461d      	mov	r5, r3
 800137c:	6938      	ldr	r0, [r7, #16]
 800137e:	f7ff f895 	bl	80004ac <__aeabi_i2d>
 8001382:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001386:	f7fe ff43 	bl	8000210 <__aeabi_dsub>
 800138a:	4602      	mov	r2, r0
 800138c:	460b      	mov	r3, r1
 800138e:	4620      	mov	r0, r4
 8001390:	4629      	mov	r1, r5
 8001392:	f7ff f8f5 	bl	8000580 <__aeabi_dmul>
 8001396:	4602      	mov	r2, r0
 8001398:	460b      	mov	r3, r1
 800139a:	4610      	mov	r0, r2
 800139c:	4619      	mov	r1, r3
 800139e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80013a2:	f7fe ff37 	bl	8000214 <__adddf3>
 80013a6:	4602      	mov	r2, r0
 80013a8:	460b      	mov	r3, r1
 80013aa:	4610      	mov	r0, r2
 80013ac:	4619      	mov	r1, r3
 80013ae:	f7ff fb81 	bl	8000ab4 <__aeabi_d2iz>
 80013b2:	4603      	mov	r3, r0
 80013b4:	e012      	b.n	80013dc <SM_CalSpeedFunc3+0x284>
	}
	return minSpeed + (int)((double)(maxSpeed-minSpeed) * y);
 80013b6:	68fa      	ldr	r2, [r7, #12]
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff f875 	bl	80004ac <__aeabi_i2d>
 80013c2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80013c6:	f7ff f8db 	bl	8000580 <__aeabi_dmul>
 80013ca:	4602      	mov	r2, r0
 80013cc:	460b      	mov	r3, r1
 80013ce:	4610      	mov	r0, r2
 80013d0:	4619      	mov	r1, r3
 80013d2:	f7ff fb6f 	bl	8000ab4 <__aeabi_d2iz>
 80013d6:	4602      	mov	r2, r0
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	4413      	add	r3, r2
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3748      	adds	r7, #72	; 0x48
 80013e0:	46bd      	mov	sp, r7
 80013e2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80013e6:	bf00      	nop
 80013e8:	33333333 	.word	0x33333333
 80013ec:	3fc33333 	.word	0x3fc33333
 80013f0:	c28f5c29 	.word	0xc28f5c29
 80013f4:	bfcc28f5 	.word	0xbfcc28f5
 80013f8:	33333333 	.word	0x33333333
 80013fc:	3fe33333 	.word	0x3fe33333
 8001400:	7ae147ae 	.word	0x7ae147ae
 8001404:	3fefae14 	.word	0x3fefae14
 8001408:	3ff00000 	.word	0x3ff00000
 800140c:	bff00000 	.word	0xbff00000
 8001410:	407f4000 	.word	0x407f4000
 8001414:	20000014 	.word	0x20000014
 8001418:	40020800 	.word	0x40020800
 800141c:	2000011a 	.word	0x2000011a
 8001420:	2000011c 	.word	0x2000011c
 8001424:	bfe00000 	.word	0xbfe00000
 8001428:	3fe00000 	.word	0x3fe00000
 800142c:	00000000 	.word	0x00000000
 8001430:	409db000 	.word	0x409db000

08001434 <SM1_Set>:

void SM1_Set(void){
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
	static bool _StepM = true;
	static int counter = 0;
	counter++;
 8001438:	4b19      	ldr	r3, [pc, #100]	; (80014a0 <SM1_Set+0x6c>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	3301      	adds	r3, #1
 800143e:	4a18      	ldr	r2, [pc, #96]	; (80014a0 <SM1_Set+0x6c>)
 8001440:	6013      	str	r3, [r2, #0]
	if(!_StepM || SM1_speed == 0){
 8001442:	4b18      	ldr	r3, [pc, #96]	; (80014a4 <SM1_Set+0x70>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	f083 0301 	eor.w	r3, r3, #1
 800144a:	b2db      	uxtb	r3, r3
 800144c:	2b00      	cmp	r3, #0
 800144e:	d103      	bne.n	8001458 <SM1_Set+0x24>
 8001450:	4b15      	ldr	r3, [pc, #84]	; (80014a8 <SM1_Set+0x74>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d108      	bne.n	800146a <SM1_Set+0x36>
		_StepM = true;
 8001458:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <SM1_Set+0x70>)
 800145a:	2201      	movs	r2, #1
 800145c:	701a      	strb	r2, [r3, #0]
		IO_RESET_STEP();
 800145e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001462:	4812      	ldr	r0, [pc, #72]	; (80014ac <SM1_Set+0x78>)
 8001464:	f001 f904 	bl	8002670 <D_GPIO_Reset>
		return;
 8001468:	e018      	b.n	800149c <SM1_Set+0x68>
	}
	if(counter >= SM_SetMaxSpeed - SM1_speed){
 800146a:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <SM1_Set+0x7c>)
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	4b0e      	ldr	r3, [pc, #56]	; (80014a8 <SM1_Set+0x74>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	1ad2      	subs	r2, r2, r3
 8001474:	4b0a      	ldr	r3, [pc, #40]	; (80014a0 <SM1_Set+0x6c>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	429a      	cmp	r2, r3
 800147a:	dc0f      	bgt.n	800149c <SM1_Set+0x68>
		counter = 0;
 800147c:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <SM1_Set+0x6c>)
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
		SM1_stepCount++;
 8001482:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <SM1_Set+0x80>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	3301      	adds	r3, #1
 8001488:	4a0a      	ldr	r2, [pc, #40]	; (80014b4 <SM1_Set+0x80>)
 800148a:	6013      	str	r3, [r2, #0]
		_StepM = false;
 800148c:	4b05      	ldr	r3, [pc, #20]	; (80014a4 <SM1_Set+0x70>)
 800148e:	2200      	movs	r2, #0
 8001490:	701a      	strb	r2, [r3, #0]
		IO_SET_STEP();
 8001492:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001496:	4805      	ldr	r0, [pc, #20]	; (80014ac <SM1_Set+0x78>)
 8001498:	f001 f8da 	bl	8002650 <D_GPIO_Set>
	static int step = 0;
	static int speed = 0;
	speed = SM_CalSpeedFunc3(step,10,90);
	step = SM1st_SetSpeed(speed,1);
	*/
}
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20000120 	.word	0x20000120
 80014a4:	20000015 	.word	0x20000015
 80014a8:	200000f4 	.word	0x200000f4
 80014ac:	40020000 	.word	0x40020000
 80014b0:	20000000 	.word	0x20000000
 80014b4:	200000f8 	.word	0x200000f8

080014b8 <SM1st_SetSpeed>:

static void SM1st_SetSpeed(int speed, int dir){
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
	static bool _StepDir = false;
	if(speed >= SM_SetMaxSpeed) speed = SM_SetMaxSpeed;
 80014c2:	4b24      	ldr	r3, [pc, #144]	; (8001554 <SM1st_SetSpeed+0x9c>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	429a      	cmp	r2, r3
 80014ca:	db02      	blt.n	80014d2 <SM1st_SetSpeed+0x1a>
 80014cc:	4b21      	ldr	r3, [pc, #132]	; (8001554 <SM1st_SetSpeed+0x9c>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	607b      	str	r3, [r7, #4]
	if(speed < 0) speed = 0;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	da01      	bge.n	80014dc <SM1st_SetSpeed+0x24>
 80014d8:	2300      	movs	r3, #0
 80014da:	607b      	str	r3, [r7, #4]
	SM1_speed = speed;
 80014dc:	4a1e      	ldr	r2, [pc, #120]	; (8001558 <SM1st_SetSpeed+0xa0>)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6013      	str	r3, [r2, #0]
	if(_StepDir){
 80014e2:	4b1e      	ldr	r3, [pc, #120]	; (800155c <SM1st_SetSpeed+0xa4>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d018      	beq.n	800151c <SM1st_SetSpeed+0x64>
		if(IO_READ_SM_L()){
 80014ea:	2102      	movs	r1, #2
 80014ec:	481c      	ldr	r0, [pc, #112]	; (8001560 <SM1st_SetSpeed+0xa8>)
 80014ee:	f001 f8cf 	bl	8002690 <D_GPIO_Read>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d00b      	beq.n	8001510 <SM1st_SetSpeed+0x58>
			IO_RESET_DIR();
 80014f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014fc:	4819      	ldr	r0, [pc, #100]	; (8001564 <SM1st_SetSpeed+0xac>)
 80014fe:	f001 f8b7 	bl	8002670 <D_GPIO_Reset>
			_StepDir = false;
 8001502:	4b16      	ldr	r3, [pc, #88]	; (800155c <SM1st_SetSpeed+0xa4>)
 8001504:	2200      	movs	r2, #0
 8001506:	701a      	strb	r2, [r3, #0]
			SM1_stepCount = 0;
 8001508:	4b17      	ldr	r3, [pc, #92]	; (8001568 <SM1st_SetSpeed+0xb0>)
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
			}
		}
	}
	*/
	//return;
}
 800150e:	e01d      	b.n	800154c <SM1st_SetSpeed+0x94>
			IO_SET_DIR();
 8001510:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001514:	4813      	ldr	r0, [pc, #76]	; (8001564 <SM1st_SetSpeed+0xac>)
 8001516:	f001 f89b 	bl	8002650 <D_GPIO_Set>
}
 800151a:	e017      	b.n	800154c <SM1st_SetSpeed+0x94>
		if(IO_READ_SM_R()){
 800151c:	2101      	movs	r1, #1
 800151e:	4810      	ldr	r0, [pc, #64]	; (8001560 <SM1st_SetSpeed+0xa8>)
 8001520:	f001 f8b6 	bl	8002690 <D_GPIO_Read>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d00b      	beq.n	8001542 <SM1st_SetSpeed+0x8a>
			IO_SET_DIR();
 800152a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800152e:	480d      	ldr	r0, [pc, #52]	; (8001564 <SM1st_SetSpeed+0xac>)
 8001530:	f001 f88e 	bl	8002650 <D_GPIO_Set>
			_StepDir = true;
 8001534:	4b09      	ldr	r3, [pc, #36]	; (800155c <SM1st_SetSpeed+0xa4>)
 8001536:	2201      	movs	r2, #1
 8001538:	701a      	strb	r2, [r3, #0]
			SM1_stepCount = 0;
 800153a:	4b0b      	ldr	r3, [pc, #44]	; (8001568 <SM1st_SetSpeed+0xb0>)
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
}
 8001540:	e004      	b.n	800154c <SM1st_SetSpeed+0x94>
			IO_RESET_DIR();
 8001542:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001546:	4807      	ldr	r0, [pc, #28]	; (8001564 <SM1st_SetSpeed+0xac>)
 8001548:	f001 f892 	bl	8002670 <D_GPIO_Reset>
}
 800154c:	bf00      	nop
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	20000000 	.word	0x20000000
 8001558:	200000f4 	.word	0x200000f4
 800155c:	20000124 	.word	0x20000124
 8001560:	40020800 	.word	0x40020800
 8001564:	40020000 	.word	0x40020000
 8001568:	200000f8 	.word	0x200000f8

0800156c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001570:	f001 fb02 	bl	8002b78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001574:	f000 f81e 	bl	80015b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001578:	f000 fa3c 	bl	80019f4 <MX_GPIO_Init>
  MX_DMA_Init();
 800157c:	f000 f9f4 	bl	8001968 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001580:	f000 f99e 	bl	80018c0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001584:	f000 f9c6 	bl	8001914 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001588:	f000 f902 	bl	8001790 <MX_TIM3_Init>
  MX_CAN1_Init();
 800158c:	f000 f87e 	bl	800168c <MX_CAN1_Init>
  MX_TIM2_Init();
 8001590:	f000 f8b2 	bl	80016f8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  D_PWM_Init();
 8001594:	f001 faaa 	bl	8002aec <D_PWM_Init>
  D_CAN_Init();
 8001598:	f000 fed2 	bl	8002340 <D_CAN_Init>

  HAL_TIM_Base_Start_IT(&htim2);
 800159c:	4804      	ldr	r0, [pc, #16]	; (80015b0 <main+0x44>)
 800159e:	f003 feaf 	bl	8005300 <HAL_TIM_Base_Start_IT>

  appInit();
 80015a2:	f7ff fc2b 	bl	8000dfc <appInit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //メインタスクの処理
	  appTask();
 80015a6:	f7ff fc59 	bl	8000e5c <appTask>
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_SET);
//		  D_Mess_printf("tes2");
//		  D_Mess_flush();
	  }*/
	  D_Mess_flush();
 80015aa:	f001 f8a7 	bl	80026fc <D_Mess_flush>
	  appTask();
 80015ae:	e7fa      	b.n	80015a6 <main+0x3a>
 80015b0:	200007d4 	.word	0x200007d4

080015b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b094      	sub	sp, #80	; 0x50
 80015b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ba:	f107 031c 	add.w	r3, r7, #28
 80015be:	2234      	movs	r2, #52	; 0x34
 80015c0:	2100      	movs	r1, #0
 80015c2:	4618      	mov	r0, r3
 80015c4:	f005 fe66 	bl	8007294 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015c8:	f107 0308 	add.w	r3, r7, #8
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015d8:	2300      	movs	r3, #0
 80015da:	607b      	str	r3, [r7, #4]
 80015dc:	4b29      	ldr	r3, [pc, #164]	; (8001684 <SystemClock_Config+0xd0>)
 80015de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e0:	4a28      	ldr	r2, [pc, #160]	; (8001684 <SystemClock_Config+0xd0>)
 80015e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015e6:	6413      	str	r3, [r2, #64]	; 0x40
 80015e8:	4b26      	ldr	r3, [pc, #152]	; (8001684 <SystemClock_Config+0xd0>)
 80015ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f0:	607b      	str	r3, [r7, #4]
 80015f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80015f4:	2300      	movs	r3, #0
 80015f6:	603b      	str	r3, [r7, #0]
 80015f8:	4b23      	ldr	r3, [pc, #140]	; (8001688 <SystemClock_Config+0xd4>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001600:	4a21      	ldr	r2, [pc, #132]	; (8001688 <SystemClock_Config+0xd4>)
 8001602:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001606:	6013      	str	r3, [r2, #0]
 8001608:	4b1f      	ldr	r3, [pc, #124]	; (8001688 <SystemClock_Config+0xd4>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001610:	603b      	str	r3, [r7, #0]
 8001612:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001614:	2302      	movs	r3, #2
 8001616:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001618:	2301      	movs	r3, #1
 800161a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800161c:	2310      	movs	r3, #16
 800161e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001620:	2302      	movs	r3, #2
 8001622:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001624:	2300      	movs	r3, #0
 8001626:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001628:	2308      	movs	r3, #8
 800162a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 800162c:	2350      	movs	r3, #80	; 0x50
 800162e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001630:	2302      	movs	r3, #2
 8001632:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001634:	2302      	movs	r3, #2
 8001636:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001638:	2302      	movs	r3, #2
 800163a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800163c:	f107 031c 	add.w	r3, r7, #28
 8001640:	4618      	mov	r0, r3
 8001642:	f003 fb6f 	bl	8004d24 <HAL_RCC_OscConfig>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800164c:	f000 fb18 	bl	8001c80 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001650:	230f      	movs	r3, #15
 8001652:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001654:	2302      	movs	r3, #2
 8001656:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001658:	2300      	movs	r3, #0
 800165a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800165c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001660:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001662:	2300      	movs	r3, #0
 8001664:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001666:	f107 0308 	add.w	r3, r7, #8
 800166a:	2102      	movs	r1, #2
 800166c:	4618      	mov	r0, r3
 800166e:	f003 f88d 	bl	800478c <HAL_RCC_ClockConfig>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001678:	f000 fb02 	bl	8001c80 <Error_Handler>
  }
}
 800167c:	bf00      	nop
 800167e:	3750      	adds	r7, #80	; 0x50
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40023800 	.word	0x40023800
 8001688:	40007000 	.word	0x40007000

0800168c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001690:	4b17      	ldr	r3, [pc, #92]	; (80016f0 <MX_CAN1_Init+0x64>)
 8001692:	4a18      	ldr	r2, [pc, #96]	; (80016f4 <MX_CAN1_Init+0x68>)
 8001694:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 8001696:	4b16      	ldr	r3, [pc, #88]	; (80016f0 <MX_CAN1_Init+0x64>)
 8001698:	2204      	movs	r2, #4
 800169a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800169c:	4b14      	ldr	r3, [pc, #80]	; (80016f0 <MX_CAN1_Init+0x64>)
 800169e:	2200      	movs	r2, #0
 80016a0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80016a2:	4b13      	ldr	r3, [pc, #76]	; (80016f0 <MX_CAN1_Init+0x64>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 80016a8:	4b11      	ldr	r3, [pc, #68]	; (80016f0 <MX_CAN1_Init+0x64>)
 80016aa:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80016ae:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 80016b0:	4b0f      	ldr	r3, [pc, #60]	; (80016f0 <MX_CAN1_Init+0x64>)
 80016b2:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 80016b6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80016b8:	4b0d      	ldr	r3, [pc, #52]	; (80016f0 <MX_CAN1_Init+0x64>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80016be:	4b0c      	ldr	r3, [pc, #48]	; (80016f0 <MX_CAN1_Init+0x64>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80016c4:	4b0a      	ldr	r3, [pc, #40]	; (80016f0 <MX_CAN1_Init+0x64>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80016ca:	4b09      	ldr	r3, [pc, #36]	; (80016f0 <MX_CAN1_Init+0x64>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80016d0:	4b07      	ldr	r3, [pc, #28]	; (80016f0 <MX_CAN1_Init+0x64>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80016d6:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <MX_CAN1_Init+0x64>)
 80016d8:	2200      	movs	r2, #0
 80016da:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80016dc:	4804      	ldr	r0, [pc, #16]	; (80016f0 <MX_CAN1_Init+0x64>)
 80016de:	f001 fabd 	bl	8002c5c <HAL_CAN_Init>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80016e8:	f000 faca 	bl	8001c80 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80016ec:	bf00      	nop
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	20000860 	.word	0x20000860
 80016f4:	40006400 	.word	0x40006400

080016f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b086      	sub	sp, #24
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016fe:	f107 0308 	add.w	r3, r7, #8
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	605a      	str	r2, [r3, #4]
 8001708:	609a      	str	r2, [r3, #8]
 800170a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800170c:	463b      	mov	r3, r7
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001714:	4b1d      	ldr	r3, [pc, #116]	; (800178c <MX_TIM2_Init+0x94>)
 8001716:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800171a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4;
 800171c:	4b1b      	ldr	r3, [pc, #108]	; (800178c <MX_TIM2_Init+0x94>)
 800171e:	2204      	movs	r2, #4
 8001720:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001722:	4b1a      	ldr	r3, [pc, #104]	; (800178c <MX_TIM2_Init+0x94>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 250-1;
 8001728:	4b18      	ldr	r3, [pc, #96]	; (800178c <MX_TIM2_Init+0x94>)
 800172a:	22f9      	movs	r2, #249	; 0xf9
 800172c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800172e:	4b17      	ldr	r3, [pc, #92]	; (800178c <MX_TIM2_Init+0x94>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001734:	4b15      	ldr	r3, [pc, #84]	; (800178c <MX_TIM2_Init+0x94>)
 8001736:	2200      	movs	r2, #0
 8001738:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800173a:	4814      	ldr	r0, [pc, #80]	; (800178c <MX_TIM2_Init+0x94>)
 800173c:	f003 fd90 	bl	8005260 <HAL_TIM_Base_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001746:	f000 fa9b 	bl	8001c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800174a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800174e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001750:	f107 0308 	add.w	r3, r7, #8
 8001754:	4619      	mov	r1, r3
 8001756:	480d      	ldr	r0, [pc, #52]	; (800178c <MX_TIM2_Init+0x94>)
 8001758:	f004 f92e 	bl	80059b8 <HAL_TIM_ConfigClockSource>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001762:	f000 fa8d 	bl	8001c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001766:	2300      	movs	r3, #0
 8001768:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800176a:	2300      	movs	r3, #0
 800176c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800176e:	463b      	mov	r3, r7
 8001770:	4619      	mov	r1, r3
 8001772:	4806      	ldr	r0, [pc, #24]	; (800178c <MX_TIM2_Init+0x94>)
 8001774:	f004 fd20 	bl	80061b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800177e:	f000 fa7f 	bl	8001c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001782:	bf00      	nop
 8001784:	3718      	adds	r7, #24
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	200007d4 	.word	0x200007d4

08001790 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08e      	sub	sp, #56	; 0x38
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001796:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	605a      	str	r2, [r3, #4]
 80017a0:	609a      	str	r2, [r3, #8]
 80017a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017a4:	f107 0320 	add.w	r3, r7, #32
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	60da      	str	r2, [r3, #12]
 80017ba:	611a      	str	r2, [r3, #16]
 80017bc:	615a      	str	r2, [r3, #20]
 80017be:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017c0:	4b3d      	ldr	r3, [pc, #244]	; (80018b8 <MX_TIM3_Init+0x128>)
 80017c2:	4a3e      	ldr	r2, [pc, #248]	; (80018bc <MX_TIM3_Init+0x12c>)
 80017c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8;
 80017c6:	4b3c      	ldr	r3, [pc, #240]	; (80018b8 <MX_TIM3_Init+0x128>)
 80017c8:	2208      	movs	r2, #8
 80017ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017cc:	4b3a      	ldr	r3, [pc, #232]	; (80018b8 <MX_TIM3_Init+0x128>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80017d2:	4b39      	ldr	r3, [pc, #228]	; (80018b8 <MX_TIM3_Init+0x128>)
 80017d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80017d8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017da:	4b37      	ldr	r3, [pc, #220]	; (80018b8 <MX_TIM3_Init+0x128>)
 80017dc:	2200      	movs	r2, #0
 80017de:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017e0:	4b35      	ldr	r3, [pc, #212]	; (80018b8 <MX_TIM3_Init+0x128>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017e6:	4834      	ldr	r0, [pc, #208]	; (80018b8 <MX_TIM3_Init+0x128>)
 80017e8:	f003 fd3a 	bl	8005260 <HAL_TIM_Base_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80017f2:	f000 fa45 	bl	8001c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017fa:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001800:	4619      	mov	r1, r3
 8001802:	482d      	ldr	r0, [pc, #180]	; (80018b8 <MX_TIM3_Init+0x128>)
 8001804:	f004 f8d8 	bl	80059b8 <HAL_TIM_ConfigClockSource>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800180e:	f000 fa37 	bl	8001c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001812:	4829      	ldr	r0, [pc, #164]	; (80018b8 <MX_TIM3_Init+0x128>)
 8001814:	f003 fde4 	bl	80053e0 <HAL_TIM_PWM_Init>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800181e:	f000 fa2f 	bl	8001c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001822:	2300      	movs	r3, #0
 8001824:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001826:	2300      	movs	r3, #0
 8001828:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800182a:	f107 0320 	add.w	r3, r7, #32
 800182e:	4619      	mov	r1, r3
 8001830:	4821      	ldr	r0, [pc, #132]	; (80018b8 <MX_TIM3_Init+0x128>)
 8001832:	f004 fcc1 	bl	80061b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800183c:	f000 fa20 	bl	8001c80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001840:	2360      	movs	r3, #96	; 0x60
 8001842:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001844:	2300      	movs	r3, #0
 8001846:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001848:	2300      	movs	r3, #0
 800184a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001850:	1d3b      	adds	r3, r7, #4
 8001852:	2200      	movs	r2, #0
 8001854:	4619      	mov	r1, r3
 8001856:	4818      	ldr	r0, [pc, #96]	; (80018b8 <MX_TIM3_Init+0x128>)
 8001858:	f003 ffec 	bl	8005834 <HAL_TIM_PWM_ConfigChannel>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001862:	f000 fa0d 	bl	8001c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001866:	1d3b      	adds	r3, r7, #4
 8001868:	2204      	movs	r2, #4
 800186a:	4619      	mov	r1, r3
 800186c:	4812      	ldr	r0, [pc, #72]	; (80018b8 <MX_TIM3_Init+0x128>)
 800186e:	f003 ffe1 	bl	8005834 <HAL_TIM_PWM_ConfigChannel>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001878:	f000 fa02 	bl	8001c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	2208      	movs	r2, #8
 8001880:	4619      	mov	r1, r3
 8001882:	480d      	ldr	r0, [pc, #52]	; (80018b8 <MX_TIM3_Init+0x128>)
 8001884:	f003 ffd6 	bl	8005834 <HAL_TIM_PWM_ConfigChannel>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 800188e:	f000 f9f7 	bl	8001c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001892:	1d3b      	adds	r3, r7, #4
 8001894:	220c      	movs	r2, #12
 8001896:	4619      	mov	r1, r3
 8001898:	4807      	ldr	r0, [pc, #28]	; (80018b8 <MX_TIM3_Init+0x128>)
 800189a:	f003 ffcb 	bl	8005834 <HAL_TIM_PWM_ConfigChannel>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 80018a4:	f000 f9ec 	bl	8001c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80018a8:	4803      	ldr	r0, [pc, #12]	; (80018b8 <MX_TIM3_Init+0x128>)
 80018aa:	f000 fabb 	bl	8001e24 <HAL_TIM_MspPostInit>

}
 80018ae:	bf00      	nop
 80018b0:	3738      	adds	r7, #56	; 0x38
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000628 	.word	0x20000628
 80018bc:	40000400 	.word	0x40000400

080018c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018c4:	4b11      	ldr	r3, [pc, #68]	; (800190c <MX_USART1_UART_Init+0x4c>)
 80018c6:	4a12      	ldr	r2, [pc, #72]	; (8001910 <MX_USART1_UART_Init+0x50>)
 80018c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80018ca:	4b10      	ldr	r3, [pc, #64]	; (800190c <MX_USART1_UART_Init+0x4c>)
 80018cc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80018d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018d2:	4b0e      	ldr	r3, [pc, #56]	; (800190c <MX_USART1_UART_Init+0x4c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018d8:	4b0c      	ldr	r3, [pc, #48]	; (800190c <MX_USART1_UART_Init+0x4c>)
 80018da:	2200      	movs	r2, #0
 80018dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018de:	4b0b      	ldr	r3, [pc, #44]	; (800190c <MX_USART1_UART_Init+0x4c>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018e4:	4b09      	ldr	r3, [pc, #36]	; (800190c <MX_USART1_UART_Init+0x4c>)
 80018e6:	220c      	movs	r2, #12
 80018e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ea:	4b08      	ldr	r3, [pc, #32]	; (800190c <MX_USART1_UART_Init+0x4c>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018f0:	4b06      	ldr	r3, [pc, #24]	; (800190c <MX_USART1_UART_Init+0x4c>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80018f6:	4805      	ldr	r0, [pc, #20]	; (800190c <MX_USART1_UART_Init+0x4c>)
 80018f8:	f004 fcee 	bl	80062d8 <HAL_UART_Init>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001902:	f000 f9bd 	bl	8001c80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	20000790 	.word	0x20000790
 8001910:	40011000 	.word	0x40011000

08001914 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001918:	4b11      	ldr	r3, [pc, #68]	; (8001960 <MX_USART2_UART_Init+0x4c>)
 800191a:	4a12      	ldr	r2, [pc, #72]	; (8001964 <MX_USART2_UART_Init+0x50>)
 800191c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800191e:	4b10      	ldr	r3, [pc, #64]	; (8001960 <MX_USART2_UART_Init+0x4c>)
 8001920:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001924:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001926:	4b0e      	ldr	r3, [pc, #56]	; (8001960 <MX_USART2_UART_Init+0x4c>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800192c:	4b0c      	ldr	r3, [pc, #48]	; (8001960 <MX_USART2_UART_Init+0x4c>)
 800192e:	2200      	movs	r2, #0
 8001930:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001932:	4b0b      	ldr	r3, [pc, #44]	; (8001960 <MX_USART2_UART_Init+0x4c>)
 8001934:	2200      	movs	r2, #0
 8001936:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001938:	4b09      	ldr	r3, [pc, #36]	; (8001960 <MX_USART2_UART_Init+0x4c>)
 800193a:	220c      	movs	r2, #12
 800193c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800193e:	4b08      	ldr	r3, [pc, #32]	; (8001960 <MX_USART2_UART_Init+0x4c>)
 8001940:	2200      	movs	r2, #0
 8001942:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001944:	4b06      	ldr	r3, [pc, #24]	; (8001960 <MX_USART2_UART_Init+0x4c>)
 8001946:	2200      	movs	r2, #0
 8001948:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800194a:	4805      	ldr	r0, [pc, #20]	; (8001960 <MX_USART2_UART_Init+0x4c>)
 800194c:	f004 fcc4 	bl	80062d8 <HAL_UART_Init>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001956:	f000 f993 	bl	8001c80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	2000081c 	.word	0x2000081c
 8001964:	40004400 	.word	0x40004400

08001968 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	607b      	str	r3, [r7, #4]
 8001972:	4b1f      	ldr	r3, [pc, #124]	; (80019f0 <MX_DMA_Init+0x88>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	4a1e      	ldr	r2, [pc, #120]	; (80019f0 <MX_DMA_Init+0x88>)
 8001978:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800197c:	6313      	str	r3, [r2, #48]	; 0x30
 800197e:	4b1c      	ldr	r3, [pc, #112]	; (80019f0 <MX_DMA_Init+0x88>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001986:	607b      	str	r3, [r7, #4]
 8001988:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	603b      	str	r3, [r7, #0]
 800198e:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <MX_DMA_Init+0x88>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	4a17      	ldr	r2, [pc, #92]	; (80019f0 <MX_DMA_Init+0x88>)
 8001994:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001998:	6313      	str	r3, [r2, #48]	; 0x30
 800199a:	4b15      	ldr	r3, [pc, #84]	; (80019f0 <MX_DMA_Init+0x88>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019a2:	603b      	str	r3, [r7, #0]
 80019a4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80019a6:	2200      	movs	r2, #0
 80019a8:	2100      	movs	r1, #0
 80019aa:	2010      	movs	r0, #16
 80019ac:	f002 f8ef 	bl	8003b8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80019b0:	2010      	movs	r0, #16
 80019b2:	f002 f908 	bl	8003bc6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80019b6:	2200      	movs	r2, #0
 80019b8:	2100      	movs	r1, #0
 80019ba:	2011      	movs	r0, #17
 80019bc:	f002 f8e7 	bl	8003b8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80019c0:	2011      	movs	r0, #17
 80019c2:	f002 f900 	bl	8003bc6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2100      	movs	r1, #0
 80019ca:	203a      	movs	r0, #58	; 0x3a
 80019cc:	f002 f8df 	bl	8003b8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80019d0:	203a      	movs	r0, #58	; 0x3a
 80019d2:	f002 f8f8 	bl	8003bc6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80019d6:	2200      	movs	r2, #0
 80019d8:	2100      	movs	r1, #0
 80019da:	2046      	movs	r0, #70	; 0x46
 80019dc:	f002 f8d7 	bl	8003b8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80019e0:	2046      	movs	r0, #70	; 0x46
 80019e2:	f002 f8f0 	bl	8003bc6 <HAL_NVIC_EnableIRQ>

}
 80019e6:	bf00      	nop
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40023800 	.word	0x40023800

080019f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08a      	sub	sp, #40	; 0x28
 80019f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fa:	f107 0314 	add.w	r3, r7, #20
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	605a      	str	r2, [r3, #4]
 8001a04:	609a      	str	r2, [r3, #8]
 8001a06:	60da      	str	r2, [r3, #12]
 8001a08:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	613b      	str	r3, [r7, #16]
 8001a0e:	4b6a      	ldr	r3, [pc, #424]	; (8001bb8 <MX_GPIO_Init+0x1c4>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	4a69      	ldr	r2, [pc, #420]	; (8001bb8 <MX_GPIO_Init+0x1c4>)
 8001a14:	f043 0304 	orr.w	r3, r3, #4
 8001a18:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1a:	4b67      	ldr	r3, [pc, #412]	; (8001bb8 <MX_GPIO_Init+0x1c4>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	f003 0304 	and.w	r3, r3, #4
 8001a22:	613b      	str	r3, [r7, #16]
 8001a24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	4b63      	ldr	r3, [pc, #396]	; (8001bb8 <MX_GPIO_Init+0x1c4>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	4a62      	ldr	r2, [pc, #392]	; (8001bb8 <MX_GPIO_Init+0x1c4>)
 8001a30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a34:	6313      	str	r3, [r2, #48]	; 0x30
 8001a36:	4b60      	ldr	r3, [pc, #384]	; (8001bb8 <MX_GPIO_Init+0x1c4>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a3e:	60fb      	str	r3, [r7, #12]
 8001a40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	4b5c      	ldr	r3, [pc, #368]	; (8001bb8 <MX_GPIO_Init+0x1c4>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4a:	4a5b      	ldr	r2, [pc, #364]	; (8001bb8 <MX_GPIO_Init+0x1c4>)
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	6313      	str	r3, [r2, #48]	; 0x30
 8001a52:	4b59      	ldr	r3, [pc, #356]	; (8001bb8 <MX_GPIO_Init+0x1c4>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	60bb      	str	r3, [r7, #8]
 8001a5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	607b      	str	r3, [r7, #4]
 8001a62:	4b55      	ldr	r3, [pc, #340]	; (8001bb8 <MX_GPIO_Init+0x1c4>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a66:	4a54      	ldr	r2, [pc, #336]	; (8001bb8 <MX_GPIO_Init+0x1c4>)
 8001a68:	f043 0302 	orr.w	r3, r3, #2
 8001a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6e:	4b52      	ldr	r3, [pc, #328]	; (8001bb8 <MX_GPIO_Init+0x1c4>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	607b      	str	r3, [r7, #4]
 8001a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	603b      	str	r3, [r7, #0]
 8001a7e:	4b4e      	ldr	r3, [pc, #312]	; (8001bb8 <MX_GPIO_Init+0x1c4>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a82:	4a4d      	ldr	r2, [pc, #308]	; (8001bb8 <MX_GPIO_Init+0x1c4>)
 8001a84:	f043 0308 	orr.w	r3, r3, #8
 8001a88:	6313      	str	r3, [r2, #48]	; 0x30
 8001a8a:	4b4b      	ldr	r3, [pc, #300]	; (8001bb8 <MX_GPIO_Init+0x1c4>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	f003 0308 	and.w	r3, r3, #8
 8001a92:	603b      	str	r3, [r7, #0]
 8001a94:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001a96:	2200      	movs	r2, #0
 8001a98:	f641 0121 	movw	r1, #6177	; 0x1821
 8001a9c:	4847      	ldr	r0, [pc, #284]	; (8001bbc <MX_GPIO_Init+0x1c8>)
 8001a9e:	f002 fe5b 	bl	8004758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8001aa8:	4845      	ldr	r0, [pc, #276]	; (8001bc0 <MX_GPIO_Init+0x1cc>)
 8001aaa:	f002 fe55 	bl	8004758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f24d 0104 	movw	r1, #53252	; 0xd004
 8001ab4:	4843      	ldr	r0, [pc, #268]	; (8001bc4 <MX_GPIO_Init+0x1d0>)
 8001ab6:	f002 fe4f 	bl	8004758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001aba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001abe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ac0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001ac4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001aca:	f107 0314 	add.w	r3, r7, #20
 8001ace:	4619      	mov	r1, r3
 8001ad0:	483b      	ldr	r0, [pc, #236]	; (8001bc0 <MX_GPIO_Init+0x1cc>)
 8001ad2:	f002 fc95 	bl	8004400 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001ad6:	f641 430f 	movw	r3, #7183	; 0x1c0f
 8001ada:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001adc:	2300      	movs	r3, #0
 8001ade:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4835      	ldr	r0, [pc, #212]	; (8001bc0 <MX_GPIO_Init+0x1cc>)
 8001aec:	f002 fc88 	bl	8004400 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001af0:	2301      	movs	r3, #1
 8001af2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001af4:	2311      	movs	r3, #17
 8001af6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afc:	2300      	movs	r3, #0
 8001afe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b00:	f107 0314 	add.w	r3, r7, #20
 8001b04:	4619      	mov	r1, r3
 8001b06:	482d      	ldr	r0, [pc, #180]	; (8001bbc <MX_GPIO_Init+0x1c8>)
 8001b08:	f002 fc7a 	bl	8004400 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_15;
 8001b0c:	f248 0312 	movw	r3, #32786	; 0x8012
 8001b10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b12:	2300      	movs	r3, #0
 8001b14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b16:	2301      	movs	r3, #1
 8001b18:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b1a:	f107 0314 	add.w	r3, r7, #20
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4826      	ldr	r0, [pc, #152]	; (8001bbc <MX_GPIO_Init+0x1c8>)
 8001b22:	f002 fc6d 	bl	8004400 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA11 PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_11|GPIO_PIN_12;
 8001b26:	f44f 53c1 	mov.w	r3, #6176	; 0x1820
 8001b2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b30:	2300      	movs	r3, #0
 8001b32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b34:	2300      	movs	r3, #0
 8001b36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b38:	f107 0314 	add.w	r3, r7, #20
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	481f      	ldr	r0, [pc, #124]	; (8001bbc <MX_GPIO_Init+0x1c8>)
 8001b40:	f002 fc5e 	bl	8004400 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8;
 8001b44:	f44f 73b0 	mov.w	r3, #352	; 0x160
 8001b48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b52:	2300      	movs	r3, #0
 8001b54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b56:	f107 0314 	add.w	r3, r7, #20
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4818      	ldr	r0, [pc, #96]	; (8001bc0 <MX_GPIO_Init+0x1cc>)
 8001b5e:	f002 fc4f 	bl	8004400 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 8001b62:	f24d 0304 	movw	r3, #53252	; 0xd004
 8001b66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b70:	2300      	movs	r3, #0
 8001b72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b74:	f107 0314 	add.w	r3, r7, #20
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4812      	ldr	r0, [pc, #72]	; (8001bc4 <MX_GPIO_Init+0x1d0>)
 8001b7c:	f002 fc40 	bl	8004400 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b80:	2304      	movs	r3, #4
 8001b82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b84:	2300      	movs	r3, #0
 8001b86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b8c:	f107 0314 	add.w	r3, r7, #20
 8001b90:	4619      	mov	r1, r3
 8001b92:	480d      	ldr	r0, [pc, #52]	; (8001bc8 <MX_GPIO_Init+0x1d4>)
 8001b94:	f002 fc34 	bl	8004400 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001b98:	2380      	movs	r3, #128	; 0x80
 8001b9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4806      	ldr	r0, [pc, #24]	; (8001bc4 <MX_GPIO_Init+0x1d0>)
 8001bac:	f002 fc28 	bl	8004400 <HAL_GPIO_Init>

}
 8001bb0:	bf00      	nop
 8001bb2:	3728      	adds	r7, #40	; 0x28
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	40023800 	.word	0x40023800
 8001bbc:	40020000 	.word	0x40020000
 8001bc0:	40020800 	.word	0x40020800
 8001bc4:	40020400 	.word	0x40020400
 8001bc8:	40020c00 	.word	0x40020c00

08001bcc <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle){
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  UNUSED(UartHandle);
  if(UartHandle->Instance == USART2){
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a04      	ldr	r2, [pc, #16]	; (8001bec <HAL_UART_TxCpltCallback+0x20>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d101      	bne.n	8001be2 <HAL_UART_TxCpltCallback+0x16>
	  D_Mess_TransitionCompletedCallBack();
 8001bde:	f000 fdbf 	bl	8002760 <D_Mess_TransitionCompletedCallBack>
  }
}
 8001be2:	bf00      	nop
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40004400 	.word	0x40004400

08001bf0 <HAL_CAN_RxFifo0MsgPendingCallback>:
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  D_CAN_ReceiveCallBack(hcan);
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f000 fcb9 	bl	8002570 <D_CAN_ReceiveCallBack>
}
 8001bfe:	bf00      	nop
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <HAL_CAN_TxMailboxCompleteCallback>:
void HAL_CAN_TxMailboxCompleteCallback(){
 8001c06:	b480      	push	{r7}
 8001c08:	af00      	add	r7, sp, #0
  //D_CAN_ReceiveCallBack(hcan);
  //D_Mess_printf("TxMailboxComplete\n");
}
 8001c0a:	bf00      	nop
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <HAL_CAN_TxMailbox0CompleteCallback>:
void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan){
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  //D_CAN_ReceiveCallBack(hcan);
  //D_Mess_printf("TxMailbox0Complete\n");
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <HAL_CAN_TxMailbox1CompleteCallback>:
void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan){
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  //D_CAN_ReceiveCallBack(hcan);
  //D_Mess_printf("TxMailbox1Complete\n");
}
 8001c30:	bf00      	nop
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <HAL_CAN_TxMailbox2CompleteCallback>:
void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan){
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  //D_CAN_ReceiveCallBack(hcan);
  //D_Mess_printf("TxMailbox2Complete\n");
}
 8001c44:	bf00      	nop
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
    if (htim == &htim2){
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4a07      	ldr	r2, [pc, #28]	; (8001c78 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d106      	bne.n	8001c6e <HAL_TIM_PeriodElapsedCallback+0x1e>
    	G_System_MicroCounter++;
 8001c60:	4b06      	ldr	r3, [pc, #24]	; (8001c7c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	3301      	adds	r3, #1
 8001c66:	4a05      	ldr	r2, [pc, #20]	; (8001c7c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001c68:	6013      	str	r3, [r2, #0]
    	SM1_Set();
 8001c6a:	f7ff fbe3 	bl	8001434 <SM1_Set>
    }
}
 8001c6e:	bf00      	nop
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	200007d4 	.word	0x200007d4
 8001c7c:	2000012c 	.word	0x2000012c

08001c80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c84:	b672      	cpsid	i
}
 8001c86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c88:	e7fe      	b.n	8001c88 <Error_Handler+0x8>
	...

08001c8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	607b      	str	r3, [r7, #4]
 8001c96:	4b10      	ldr	r3, [pc, #64]	; (8001cd8 <HAL_MspInit+0x4c>)
 8001c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c9a:	4a0f      	ldr	r2, [pc, #60]	; (8001cd8 <HAL_MspInit+0x4c>)
 8001c9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ca2:	4b0d      	ldr	r3, [pc, #52]	; (8001cd8 <HAL_MspInit+0x4c>)
 8001ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001caa:	607b      	str	r3, [r7, #4]
 8001cac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	603b      	str	r3, [r7, #0]
 8001cb2:	4b09      	ldr	r3, [pc, #36]	; (8001cd8 <HAL_MspInit+0x4c>)
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb6:	4a08      	ldr	r2, [pc, #32]	; (8001cd8 <HAL_MspInit+0x4c>)
 8001cb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cbc:	6413      	str	r3, [r2, #64]	; 0x40
 8001cbe:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <HAL_MspInit+0x4c>)
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cc6:	603b      	str	r3, [r7, #0]
 8001cc8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001cca:	2007      	movs	r0, #7
 8001ccc:	f001 ff54 	bl	8003b78 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cd0:	bf00      	nop
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40023800 	.word	0x40023800

08001cdc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b08a      	sub	sp, #40	; 0x28
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce4:	f107 0314 	add.w	r3, r7, #20
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	605a      	str	r2, [r3, #4]
 8001cee:	609a      	str	r2, [r3, #8]
 8001cf0:	60da      	str	r2, [r3, #12]
 8001cf2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a29      	ldr	r2, [pc, #164]	; (8001da0 <HAL_CAN_MspInit+0xc4>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d14c      	bne.n	8001d98 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001cfe:	2300      	movs	r3, #0
 8001d00:	613b      	str	r3, [r7, #16]
 8001d02:	4b28      	ldr	r3, [pc, #160]	; (8001da4 <HAL_CAN_MspInit+0xc8>)
 8001d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d06:	4a27      	ldr	r2, [pc, #156]	; (8001da4 <HAL_CAN_MspInit+0xc8>)
 8001d08:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d0e:	4b25      	ldr	r3, [pc, #148]	; (8001da4 <HAL_CAN_MspInit+0xc8>)
 8001d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d16:	613b      	str	r3, [r7, #16]
 8001d18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	60fb      	str	r3, [r7, #12]
 8001d1e:	4b21      	ldr	r3, [pc, #132]	; (8001da4 <HAL_CAN_MspInit+0xc8>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	4a20      	ldr	r2, [pc, #128]	; (8001da4 <HAL_CAN_MspInit+0xc8>)
 8001d24:	f043 0302 	orr.w	r3, r3, #2
 8001d28:	6313      	str	r3, [r2, #48]	; 0x30
 8001d2a:	4b1e      	ldr	r3, [pc, #120]	; (8001da4 <HAL_CAN_MspInit+0xc8>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d36:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d44:	2303      	movs	r3, #3
 8001d46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001d48:	2309      	movs	r3, #9
 8001d4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d4c:	f107 0314 	add.w	r3, r7, #20
 8001d50:	4619      	mov	r1, r3
 8001d52:	4815      	ldr	r0, [pc, #84]	; (8001da8 <HAL_CAN_MspInit+0xcc>)
 8001d54:	f002 fb54 	bl	8004400 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	2013      	movs	r0, #19
 8001d5e:	f001 ff16 	bl	8003b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001d62:	2013      	movs	r0, #19
 8001d64:	f001 ff2f 	bl	8003bc6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001d68:	2200      	movs	r2, #0
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	2014      	movs	r0, #20
 8001d6e:	f001 ff0e 	bl	8003b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001d72:	2014      	movs	r0, #20
 8001d74:	f001 ff27 	bl	8003bc6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001d78:	2200      	movs	r2, #0
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	2015      	movs	r0, #21
 8001d7e:	f001 ff06 	bl	8003b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001d82:	2015      	movs	r0, #21
 8001d84:	f001 ff1f 	bl	8003bc6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	2016      	movs	r0, #22
 8001d8e:	f001 fefe 	bl	8003b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001d92:	2016      	movs	r0, #22
 8001d94:	f001 ff17 	bl	8003bc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001d98:	bf00      	nop
 8001d9a:	3728      	adds	r7, #40	; 0x28
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40006400 	.word	0x40006400
 8001da4:	40023800 	.word	0x40023800
 8001da8:	40020400 	.word	0x40020400

08001dac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dbc:	d116      	bne.n	8001dec <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	60fb      	str	r3, [r7, #12]
 8001dc2:	4b16      	ldr	r3, [pc, #88]	; (8001e1c <HAL_TIM_Base_MspInit+0x70>)
 8001dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc6:	4a15      	ldr	r2, [pc, #84]	; (8001e1c <HAL_TIM_Base_MspInit+0x70>)
 8001dc8:	f043 0301 	orr.w	r3, r3, #1
 8001dcc:	6413      	str	r3, [r2, #64]	; 0x40
 8001dce:	4b13      	ldr	r3, [pc, #76]	; (8001e1c <HAL_TIM_Base_MspInit+0x70>)
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001dda:	2200      	movs	r2, #0
 8001ddc:	2100      	movs	r1, #0
 8001dde:	201c      	movs	r0, #28
 8001de0:	f001 fed5 	bl	8003b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001de4:	201c      	movs	r0, #28
 8001de6:	f001 feee 	bl	8003bc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001dea:	e012      	b.n	8001e12 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a0b      	ldr	r2, [pc, #44]	; (8001e20 <HAL_TIM_Base_MspInit+0x74>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d10d      	bne.n	8001e12 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	60bb      	str	r3, [r7, #8]
 8001dfa:	4b08      	ldr	r3, [pc, #32]	; (8001e1c <HAL_TIM_Base_MspInit+0x70>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	4a07      	ldr	r2, [pc, #28]	; (8001e1c <HAL_TIM_Base_MspInit+0x70>)
 8001e00:	f043 0302 	orr.w	r3, r3, #2
 8001e04:	6413      	str	r3, [r2, #64]	; 0x40
 8001e06:	4b05      	ldr	r3, [pc, #20]	; (8001e1c <HAL_TIM_Base_MspInit+0x70>)
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	60bb      	str	r3, [r7, #8]
 8001e10:	68bb      	ldr	r3, [r7, #8]
}
 8001e12:	bf00      	nop
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	40000400 	.word	0x40000400

08001e24 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b08a      	sub	sp, #40	; 0x28
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2c:	f107 0314 	add.w	r3, r7, #20
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	605a      	str	r2, [r3, #4]
 8001e36:	609a      	str	r2, [r3, #8]
 8001e38:	60da      	str	r2, [r3, #12]
 8001e3a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a21      	ldr	r2, [pc, #132]	; (8001ec8 <HAL_TIM_MspPostInit+0xa4>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d13b      	bne.n	8001ebe <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	613b      	str	r3, [r7, #16]
 8001e4a:	4b20      	ldr	r3, [pc, #128]	; (8001ecc <HAL_TIM_MspPostInit+0xa8>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4e:	4a1f      	ldr	r2, [pc, #124]	; (8001ecc <HAL_TIM_MspPostInit+0xa8>)
 8001e50:	f043 0301 	orr.w	r3, r3, #1
 8001e54:	6313      	str	r3, [r2, #48]	; 0x30
 8001e56:	4b1d      	ldr	r3, [pc, #116]	; (8001ecc <HAL_TIM_MspPostInit+0xa8>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	613b      	str	r3, [r7, #16]
 8001e60:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	60fb      	str	r3, [r7, #12]
 8001e66:	4b19      	ldr	r3, [pc, #100]	; (8001ecc <HAL_TIM_MspPostInit+0xa8>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	4a18      	ldr	r2, [pc, #96]	; (8001ecc <HAL_TIM_MspPostInit+0xa8>)
 8001e6c:	f043 0302 	orr.w	r3, r3, #2
 8001e70:	6313      	str	r3, [r2, #48]	; 0x30
 8001e72:	4b16      	ldr	r3, [pc, #88]	; (8001ecc <HAL_TIM_MspPostInit+0xa8>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e7e:	23c0      	movs	r3, #192	; 0xc0
 8001e80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e82:	2302      	movs	r3, #2
 8001e84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e86:	2300      	movs	r3, #0
 8001e88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e8e:	2302      	movs	r3, #2
 8001e90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e92:	f107 0314 	add.w	r3, r7, #20
 8001e96:	4619      	mov	r1, r3
 8001e98:	480d      	ldr	r0, [pc, #52]	; (8001ed0 <HAL_TIM_MspPostInit+0xac>)
 8001e9a:	f002 fab1 	bl	8004400 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001eae:	2302      	movs	r3, #2
 8001eb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb2:	f107 0314 	add.w	r3, r7, #20
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	4806      	ldr	r0, [pc, #24]	; (8001ed4 <HAL_TIM_MspPostInit+0xb0>)
 8001eba:	f002 faa1 	bl	8004400 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001ebe:	bf00      	nop
 8001ec0:	3728      	adds	r7, #40	; 0x28
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40000400 	.word	0x40000400
 8001ecc:	40023800 	.word	0x40023800
 8001ed0:	40020000 	.word	0x40020000
 8001ed4:	40020400 	.word	0x40020400

08001ed8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b08c      	sub	sp, #48	; 0x30
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee0:	f107 031c 	add.w	r3, r7, #28
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	60da      	str	r2, [r3, #12]
 8001eee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a97      	ldr	r2, [pc, #604]	; (8002154 <HAL_UART_MspInit+0x27c>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	f040 8092 	bne.w	8002020 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001efc:	2300      	movs	r3, #0
 8001efe:	61bb      	str	r3, [r7, #24]
 8001f00:	4b95      	ldr	r3, [pc, #596]	; (8002158 <HAL_UART_MspInit+0x280>)
 8001f02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f04:	4a94      	ldr	r2, [pc, #592]	; (8002158 <HAL_UART_MspInit+0x280>)
 8001f06:	f043 0310 	orr.w	r3, r3, #16
 8001f0a:	6453      	str	r3, [r2, #68]	; 0x44
 8001f0c:	4b92      	ldr	r3, [pc, #584]	; (8002158 <HAL_UART_MspInit+0x280>)
 8001f0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f10:	f003 0310 	and.w	r3, r3, #16
 8001f14:	61bb      	str	r3, [r7, #24]
 8001f16:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f18:	2300      	movs	r3, #0
 8001f1a:	617b      	str	r3, [r7, #20]
 8001f1c:	4b8e      	ldr	r3, [pc, #568]	; (8002158 <HAL_UART_MspInit+0x280>)
 8001f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f20:	4a8d      	ldr	r2, [pc, #564]	; (8002158 <HAL_UART_MspInit+0x280>)
 8001f22:	f043 0301 	orr.w	r3, r3, #1
 8001f26:	6313      	str	r3, [r2, #48]	; 0x30
 8001f28:	4b8b      	ldr	r3, [pc, #556]	; (8002158 <HAL_UART_MspInit+0x280>)
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2c:	f003 0301 	and.w	r3, r3, #1
 8001f30:	617b      	str	r3, [r7, #20]
 8001f32:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001f34:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001f38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f42:	2303      	movs	r3, #3
 8001f44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f46:	2307      	movs	r3, #7
 8001f48:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f4a:	f107 031c 	add.w	r3, r7, #28
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4882      	ldr	r0, [pc, #520]	; (800215c <HAL_UART_MspInit+0x284>)
 8001f52:	f002 fa55 	bl	8004400 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001f56:	4b82      	ldr	r3, [pc, #520]	; (8002160 <HAL_UART_MspInit+0x288>)
 8001f58:	4a82      	ldr	r2, [pc, #520]	; (8002164 <HAL_UART_MspInit+0x28c>)
 8001f5a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001f5c:	4b80      	ldr	r3, [pc, #512]	; (8002160 <HAL_UART_MspInit+0x288>)
 8001f5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f62:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f64:	4b7e      	ldr	r3, [pc, #504]	; (8002160 <HAL_UART_MspInit+0x288>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f6a:	4b7d      	ldr	r3, [pc, #500]	; (8002160 <HAL_UART_MspInit+0x288>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f70:	4b7b      	ldr	r3, [pc, #492]	; (8002160 <HAL_UART_MspInit+0x288>)
 8001f72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f76:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f78:	4b79      	ldr	r3, [pc, #484]	; (8002160 <HAL_UART_MspInit+0x288>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f7e:	4b78      	ldr	r3, [pc, #480]	; (8002160 <HAL_UART_MspInit+0x288>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001f84:	4b76      	ldr	r3, [pc, #472]	; (8002160 <HAL_UART_MspInit+0x288>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f8a:	4b75      	ldr	r3, [pc, #468]	; (8002160 <HAL_UART_MspInit+0x288>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f90:	4b73      	ldr	r3, [pc, #460]	; (8002160 <HAL_UART_MspInit+0x288>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001f96:	4872      	ldr	r0, [pc, #456]	; (8002160 <HAL_UART_MspInit+0x288>)
 8001f98:	f001 fe30 	bl	8003bfc <HAL_DMA_Init>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001fa2:	f7ff fe6d 	bl	8001c80 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a6d      	ldr	r2, [pc, #436]	; (8002160 <HAL_UART_MspInit+0x288>)
 8001faa:	639a      	str	r2, [r3, #56]	; 0x38
 8001fac:	4a6c      	ldr	r2, [pc, #432]	; (8002160 <HAL_UART_MspInit+0x288>)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001fb2:	4b6d      	ldr	r3, [pc, #436]	; (8002168 <HAL_UART_MspInit+0x290>)
 8001fb4:	4a6d      	ldr	r2, [pc, #436]	; (800216c <HAL_UART_MspInit+0x294>)
 8001fb6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001fb8:	4b6b      	ldr	r3, [pc, #428]	; (8002168 <HAL_UART_MspInit+0x290>)
 8001fba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001fbe:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001fc0:	4b69      	ldr	r3, [pc, #420]	; (8002168 <HAL_UART_MspInit+0x290>)
 8001fc2:	2240      	movs	r2, #64	; 0x40
 8001fc4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fc6:	4b68      	ldr	r3, [pc, #416]	; (8002168 <HAL_UART_MspInit+0x290>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fcc:	4b66      	ldr	r3, [pc, #408]	; (8002168 <HAL_UART_MspInit+0x290>)
 8001fce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fd2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fd4:	4b64      	ldr	r3, [pc, #400]	; (8002168 <HAL_UART_MspInit+0x290>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fda:	4b63      	ldr	r3, [pc, #396]	; (8002168 <HAL_UART_MspInit+0x290>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001fe0:	4b61      	ldr	r3, [pc, #388]	; (8002168 <HAL_UART_MspInit+0x290>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001fe6:	4b60      	ldr	r3, [pc, #384]	; (8002168 <HAL_UART_MspInit+0x290>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fec:	4b5e      	ldr	r3, [pc, #376]	; (8002168 <HAL_UART_MspInit+0x290>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001ff2:	485d      	ldr	r0, [pc, #372]	; (8002168 <HAL_UART_MspInit+0x290>)
 8001ff4:	f001 fe02 	bl	8003bfc <HAL_DMA_Init>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8001ffe:	f7ff fe3f 	bl	8001c80 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a58      	ldr	r2, [pc, #352]	; (8002168 <HAL_UART_MspInit+0x290>)
 8002006:	635a      	str	r2, [r3, #52]	; 0x34
 8002008:	4a57      	ldr	r2, [pc, #348]	; (8002168 <HAL_UART_MspInit+0x290>)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800200e:	2200      	movs	r2, #0
 8002010:	2100      	movs	r1, #0
 8002012:	2025      	movs	r0, #37	; 0x25
 8002014:	f001 fdbb 	bl	8003b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002018:	2025      	movs	r0, #37	; 0x25
 800201a:	f001 fdd4 	bl	8003bc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800201e:	e095      	b.n	800214c <HAL_UART_MspInit+0x274>
  else if(huart->Instance==USART2)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a52      	ldr	r2, [pc, #328]	; (8002170 <HAL_UART_MspInit+0x298>)
 8002026:	4293      	cmp	r3, r2
 8002028:	f040 8090 	bne.w	800214c <HAL_UART_MspInit+0x274>
    __HAL_RCC_USART2_CLK_ENABLE();
 800202c:	2300      	movs	r3, #0
 800202e:	613b      	str	r3, [r7, #16]
 8002030:	4b49      	ldr	r3, [pc, #292]	; (8002158 <HAL_UART_MspInit+0x280>)
 8002032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002034:	4a48      	ldr	r2, [pc, #288]	; (8002158 <HAL_UART_MspInit+0x280>)
 8002036:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800203a:	6413      	str	r3, [r2, #64]	; 0x40
 800203c:	4b46      	ldr	r3, [pc, #280]	; (8002158 <HAL_UART_MspInit+0x280>)
 800203e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002044:	613b      	str	r3, [r7, #16]
 8002046:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002048:	2300      	movs	r3, #0
 800204a:	60fb      	str	r3, [r7, #12]
 800204c:	4b42      	ldr	r3, [pc, #264]	; (8002158 <HAL_UART_MspInit+0x280>)
 800204e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002050:	4a41      	ldr	r2, [pc, #260]	; (8002158 <HAL_UART_MspInit+0x280>)
 8002052:	f043 0301 	orr.w	r3, r3, #1
 8002056:	6313      	str	r3, [r2, #48]	; 0x30
 8002058:	4b3f      	ldr	r3, [pc, #252]	; (8002158 <HAL_UART_MspInit+0x280>)
 800205a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205c:	f003 0301 	and.w	r3, r3, #1
 8002060:	60fb      	str	r3, [r7, #12]
 8002062:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002064:	230c      	movs	r3, #12
 8002066:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002068:	2302      	movs	r3, #2
 800206a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206c:	2300      	movs	r3, #0
 800206e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002070:	2303      	movs	r3, #3
 8002072:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002074:	2307      	movs	r3, #7
 8002076:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002078:	f107 031c 	add.w	r3, r7, #28
 800207c:	4619      	mov	r1, r3
 800207e:	4837      	ldr	r0, [pc, #220]	; (800215c <HAL_UART_MspInit+0x284>)
 8002080:	f002 f9be 	bl	8004400 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002084:	4b3b      	ldr	r3, [pc, #236]	; (8002174 <HAL_UART_MspInit+0x29c>)
 8002086:	4a3c      	ldr	r2, [pc, #240]	; (8002178 <HAL_UART_MspInit+0x2a0>)
 8002088:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800208a:	4b3a      	ldr	r3, [pc, #232]	; (8002174 <HAL_UART_MspInit+0x29c>)
 800208c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002090:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002092:	4b38      	ldr	r3, [pc, #224]	; (8002174 <HAL_UART_MspInit+0x29c>)
 8002094:	2200      	movs	r2, #0
 8002096:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002098:	4b36      	ldr	r3, [pc, #216]	; (8002174 <HAL_UART_MspInit+0x29c>)
 800209a:	2200      	movs	r2, #0
 800209c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800209e:	4b35      	ldr	r3, [pc, #212]	; (8002174 <HAL_UART_MspInit+0x29c>)
 80020a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020a4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020a6:	4b33      	ldr	r3, [pc, #204]	; (8002174 <HAL_UART_MspInit+0x29c>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020ac:	4b31      	ldr	r3, [pc, #196]	; (8002174 <HAL_UART_MspInit+0x29c>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80020b2:	4b30      	ldr	r3, [pc, #192]	; (8002174 <HAL_UART_MspInit+0x29c>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80020b8:	4b2e      	ldr	r3, [pc, #184]	; (8002174 <HAL_UART_MspInit+0x29c>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020be:	4b2d      	ldr	r3, [pc, #180]	; (8002174 <HAL_UART_MspInit+0x29c>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80020c4:	482b      	ldr	r0, [pc, #172]	; (8002174 <HAL_UART_MspInit+0x29c>)
 80020c6:	f001 fd99 	bl	8003bfc <HAL_DMA_Init>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <HAL_UART_MspInit+0x1fc>
      Error_Handler();
 80020d0:	f7ff fdd6 	bl	8001c80 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a27      	ldr	r2, [pc, #156]	; (8002174 <HAL_UART_MspInit+0x29c>)
 80020d8:	639a      	str	r2, [r3, #56]	; 0x38
 80020da:	4a26      	ldr	r2, [pc, #152]	; (8002174 <HAL_UART_MspInit+0x29c>)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80020e0:	4b26      	ldr	r3, [pc, #152]	; (800217c <HAL_UART_MspInit+0x2a4>)
 80020e2:	4a27      	ldr	r2, [pc, #156]	; (8002180 <HAL_UART_MspInit+0x2a8>)
 80020e4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80020e6:	4b25      	ldr	r3, [pc, #148]	; (800217c <HAL_UART_MspInit+0x2a4>)
 80020e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80020ec:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020ee:	4b23      	ldr	r3, [pc, #140]	; (800217c <HAL_UART_MspInit+0x2a4>)
 80020f0:	2240      	movs	r2, #64	; 0x40
 80020f2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020f4:	4b21      	ldr	r3, [pc, #132]	; (800217c <HAL_UART_MspInit+0x2a4>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80020fa:	4b20      	ldr	r3, [pc, #128]	; (800217c <HAL_UART_MspInit+0x2a4>)
 80020fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002100:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002102:	4b1e      	ldr	r3, [pc, #120]	; (800217c <HAL_UART_MspInit+0x2a4>)
 8002104:	2200      	movs	r2, #0
 8002106:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002108:	4b1c      	ldr	r3, [pc, #112]	; (800217c <HAL_UART_MspInit+0x2a4>)
 800210a:	2200      	movs	r2, #0
 800210c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800210e:	4b1b      	ldr	r3, [pc, #108]	; (800217c <HAL_UART_MspInit+0x2a4>)
 8002110:	2200      	movs	r2, #0
 8002112:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002114:	4b19      	ldr	r3, [pc, #100]	; (800217c <HAL_UART_MspInit+0x2a4>)
 8002116:	2200      	movs	r2, #0
 8002118:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800211a:	4b18      	ldr	r3, [pc, #96]	; (800217c <HAL_UART_MspInit+0x2a4>)
 800211c:	2200      	movs	r2, #0
 800211e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002120:	4816      	ldr	r0, [pc, #88]	; (800217c <HAL_UART_MspInit+0x2a4>)
 8002122:	f001 fd6b 	bl	8003bfc <HAL_DMA_Init>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <HAL_UART_MspInit+0x258>
      Error_Handler();
 800212c:	f7ff fda8 	bl	8001c80 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a12      	ldr	r2, [pc, #72]	; (800217c <HAL_UART_MspInit+0x2a4>)
 8002134:	635a      	str	r2, [r3, #52]	; 0x34
 8002136:	4a11      	ldr	r2, [pc, #68]	; (800217c <HAL_UART_MspInit+0x2a4>)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800213c:	2200      	movs	r2, #0
 800213e:	2100      	movs	r1, #0
 8002140:	2026      	movs	r0, #38	; 0x26
 8002142:	f001 fd24 	bl	8003b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002146:	2026      	movs	r0, #38	; 0x26
 8002148:	f001 fd3d 	bl	8003bc6 <HAL_NVIC_EnableIRQ>
}
 800214c:	bf00      	nop
 800214e:	3730      	adds	r7, #48	; 0x30
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	40011000 	.word	0x40011000
 8002158:	40023800 	.word	0x40023800
 800215c:	40020000 	.word	0x40020000
 8002160:	200006d0 	.word	0x200006d0
 8002164:	40026440 	.word	0x40026440
 8002168:	20000670 	.word	0x20000670
 800216c:	400264b8 	.word	0x400264b8
 8002170:	40004400 	.word	0x40004400
 8002174:	200005c8 	.word	0x200005c8
 8002178:	40026088 	.word	0x40026088
 800217c:	20000730 	.word	0x20000730
 8002180:	400260a0 	.word	0x400260a0

08002184 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002188:	e7fe      	b.n	8002188 <NMI_Handler+0x4>

0800218a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800218a:	b480      	push	{r7}
 800218c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800218e:	e7fe      	b.n	800218e <HardFault_Handler+0x4>

08002190 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002194:	e7fe      	b.n	8002194 <MemManage_Handler+0x4>

08002196 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002196:	b480      	push	{r7}
 8002198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800219a:	e7fe      	b.n	800219a <BusFault_Handler+0x4>

0800219c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021a0:	e7fe      	b.n	80021a0 <UsageFault_Handler+0x4>

080021a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021a2:	b480      	push	{r7}
 80021a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021a6:	bf00      	nop
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021b4:	bf00      	nop
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr

080021be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021be:	b480      	push	{r7}
 80021c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021c2:	bf00      	nop
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021d0:	f000 fd24 	bl	8002c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  G_System_counter++;
 80021d4:	4b03      	ldr	r3, [pc, #12]	; (80021e4 <SysTick_Handler+0x18>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	3301      	adds	r3, #1
 80021da:	4a02      	ldr	r2, [pc, #8]	; (80021e4 <SysTick_Handler+0x18>)
 80021dc:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	20000128 	.word	0x20000128

080021e8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80021ec:	4802      	ldr	r0, [pc, #8]	; (80021f8 <DMA1_Stream5_IRQHandler+0x10>)
 80021ee:	f001 fe9d 	bl	8003f2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	200005c8 	.word	0x200005c8

080021fc <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002200:	4802      	ldr	r0, [pc, #8]	; (800220c <DMA1_Stream6_IRQHandler+0x10>)
 8002202:	f001 fe93 	bl	8003f2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002206:	bf00      	nop
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	20000730 	.word	0x20000730

08002210 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */
  HAL_CAN_TxMailboxCompleteCallback();
 8002214:	f7ff fcf7 	bl	8001c06 <HAL_CAN_TxMailboxCompleteCallback>
  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002218:	4802      	ldr	r0, [pc, #8]	; (8002224 <CAN1_TX_IRQHandler+0x14>)
 800221a:	f001 f9cc 	bl	80035b6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800221e:	bf00      	nop
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	20000860 	.word	0x20000860

08002228 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800222c:	4802      	ldr	r0, [pc, #8]	; (8002238 <CAN1_RX0_IRQHandler+0x10>)
 800222e:	f001 f9c2 	bl	80035b6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20000860 	.word	0x20000860

0800223c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002240:	4802      	ldr	r0, [pc, #8]	; (800224c <CAN1_RX1_IRQHandler+0x10>)
 8002242:	f001 f9b8 	bl	80035b6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8002246:	bf00      	nop
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20000860 	.word	0x20000860

08002250 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002254:	4802      	ldr	r0, [pc, #8]	; (8002260 <CAN1_SCE_IRQHandler+0x10>)
 8002256:	f001 f9ae 	bl	80035b6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800225a:	bf00      	nop
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	20000860 	.word	0x20000860

08002264 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002268:	4802      	ldr	r0, [pc, #8]	; (8002274 <TIM2_IRQHandler+0x10>)
 800226a:	f003 f9db 	bl	8005624 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	200007d4 	.word	0x200007d4

08002278 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800227c:	4802      	ldr	r0, [pc, #8]	; (8002288 <USART1_IRQHandler+0x10>)
 800227e:	f004 f8f7 	bl	8006470 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20000790 	.word	0x20000790

0800228c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002290:	4802      	ldr	r0, [pc, #8]	; (800229c <USART2_IRQHandler+0x10>)
 8002292:	f004 f8ed 	bl	8006470 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	2000081c 	.word	0x2000081c

080022a0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80022a4:	4802      	ldr	r0, [pc, #8]	; (80022b0 <DMA2_Stream2_IRQHandler+0x10>)
 80022a6:	f001 fe41 	bl	8003f2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	200006d0 	.word	0x200006d0

080022b4 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80022b8:	4802      	ldr	r0, [pc, #8]	; (80022c4 <DMA2_Stream7_IRQHandler+0x10>)
 80022ba:	f001 fe37 	bl	8003f2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000670 	.word	0x20000670

080022c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022cc:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <SystemInit+0x20>)
 80022ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022d2:	4a05      	ldr	r2, [pc, #20]	; (80022e8 <SystemInit+0x20>)
 80022d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022dc:	bf00      	nop
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80022ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002324 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022f0:	480d      	ldr	r0, [pc, #52]	; (8002328 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80022f2:	490e      	ldr	r1, [pc, #56]	; (800232c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80022f4:	4a0e      	ldr	r2, [pc, #56]	; (8002330 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80022f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022f8:	e002      	b.n	8002300 <LoopCopyDataInit>

080022fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022fe:	3304      	adds	r3, #4

08002300 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002300:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002302:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002304:	d3f9      	bcc.n	80022fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002306:	4a0b      	ldr	r2, [pc, #44]	; (8002334 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002308:	4c0b      	ldr	r4, [pc, #44]	; (8002338 <LoopFillZerobss+0x26>)
  movs r3, #0
 800230a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800230c:	e001      	b.n	8002312 <LoopFillZerobss>

0800230e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800230e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002310:	3204      	adds	r2, #4

08002312 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002312:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002314:	d3fb      	bcc.n	800230e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002316:	f7ff ffd7 	bl	80022c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800231a:	f004 ff97 	bl	800724c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800231e:	f7ff f925 	bl	800156c <main>
  bx  lr    
 8002322:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002324:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002328:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800232c:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002330:	08008938 	.word	0x08008938
  ldr r2, =_sbss
 8002334:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8002338:	20000898 	.word	0x20000898

0800233c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800233c:	e7fe      	b.n	800233c <ADC_IRQHandler>
	...

08002340 <D_CAN_Init>:

#include "../Inc/CAN.h"
#include <stdlib.h>
#include "stm32f4xx_hal.h"

void D_CAN_Init(void){
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
	HAL_CAN_Start(&hcan1);
 8002346:	4818      	ldr	r0, [pc, #96]	; (80023a8 <D_CAN_Init+0x68>)
 8002348:	f000 fe64 	bl	8003014 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800234c:	2102      	movs	r1, #2
 800234e:	4816      	ldr	r0, [pc, #88]	; (80023a8 <D_CAN_Init+0x68>)
 8002350:	f001 f90b 	bl	800356a <HAL_CAN_ActivateNotification>
	for(int i=0; i<8; i++){
 8002354:	2300      	movs	r3, #0
 8002356:	607b      	str	r3, [r7, #4]
 8002358:	e01d      	b.n	8002396 <D_CAN_Init+0x56>
		TxData[i] = 0;
 800235a:	4a14      	ldr	r2, [pc, #80]	; (80023ac <D_CAN_Init+0x6c>)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	4413      	add	r3, r2
 8002360:	2200      	movs	r2, #0
 8002362:	701a      	strb	r2, [r3, #0]
		RxData[i] = 0;
 8002364:	4a12      	ldr	r2, [pc, #72]	; (80023b0 <D_CAN_Init+0x70>)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4413      	add	r3, r2
 800236a:	2200      	movs	r2, #0
 800236c:	701a      	strb	r2, [r3, #0]
		for(int j=0; j<5; j++){
 800236e:	2300      	movs	r3, #0
 8002370:	603b      	str	r3, [r7, #0]
 8002372:	e00a      	b.n	800238a <D_CAN_Init+0x4a>
			AllData[j][i] = 0;
 8002374:	4a0f      	ldr	r2, [pc, #60]	; (80023b4 <D_CAN_Init+0x74>)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	441a      	add	r2, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	4413      	add	r3, r2
 8002380:	2200      	movs	r2, #0
 8002382:	701a      	strb	r2, [r3, #0]
		for(int j=0; j<5; j++){
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	3301      	adds	r3, #1
 8002388:	603b      	str	r3, [r7, #0]
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	2b04      	cmp	r3, #4
 800238e:	ddf1      	ble.n	8002374 <D_CAN_Init+0x34>
	for(int i=0; i<8; i++){
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	3301      	adds	r3, #1
 8002394:	607b      	str	r3, [r7, #4]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2b07      	cmp	r3, #7
 800239a:	ddde      	ble.n	800235a <D_CAN_Init+0x1a>
		}
	}
}
 800239c:	bf00      	nop
 800239e:	bf00      	nop
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	20000860 	.word	0x20000860
 80023ac:	20000580 	.word	0x20000580
 80023b0:	2000058c 	.word	0x2000058c
 80023b4:	20000558 	.word	0x20000558

080023b8 <D_CAN_Transmit>:

int D_CAN_Transmit(uint16_t ownAddress, const uint8_t *data, uint16_t size){
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	6039      	str	r1, [r7, #0]
 80023c2:	80fb      	strh	r3, [r7, #6]
 80023c4:	4613      	mov	r3, r2
 80023c6:	80bb      	strh	r3, [r7, #4]
	if(HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0){
 80023c8:	4823      	ldr	r0, [pc, #140]	; (8002458 <D_CAN_Transmit+0xa0>)
 80023ca:	f000 ff87 	bl	80032dc <HAL_CAN_GetTxMailboxesFreeLevel>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d02d      	beq.n	8002430 <D_CAN_Transmit+0x78>
		TxHeader.StdId = ownAddress;
 80023d4:	88fb      	ldrh	r3, [r7, #6]
 80023d6:	4a21      	ldr	r2, [pc, #132]	; (800245c <D_CAN_Transmit+0xa4>)
 80023d8:	6013      	str	r3, [r2, #0]
		TxHeader.RTR = CAN_RTR_DATA;
 80023da:	4b20      	ldr	r3, [pc, #128]	; (800245c <D_CAN_Transmit+0xa4>)
 80023dc:	2200      	movs	r2, #0
 80023de:	60da      	str	r2, [r3, #12]
		TxHeader.IDE = CAN_ID_STD;
 80023e0:	4b1e      	ldr	r3, [pc, #120]	; (800245c <D_CAN_Transmit+0xa4>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	609a      	str	r2, [r3, #8]
		TxHeader.DLC = size;
 80023e6:	88bb      	ldrh	r3, [r7, #4]
 80023e8:	4a1c      	ldr	r2, [pc, #112]	; (800245c <D_CAN_Transmit+0xa4>)
 80023ea:	6113      	str	r3, [r2, #16]
		TxHeader.TransmitGlobalTime = DISABLE;
 80023ec:	4b1b      	ldr	r3, [pc, #108]	; (800245c <D_CAN_Transmit+0xa4>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	751a      	strb	r2, [r3, #20]
		for(int i=0; i<size; i++){
 80023f2:	2300      	movs	r3, #0
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	e00b      	b.n	8002410 <D_CAN_Transmit+0x58>
			TxData[i] = data[i];
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	683a      	ldr	r2, [r7, #0]
 80023fc:	4413      	add	r3, r2
 80023fe:	7819      	ldrb	r1, [r3, #0]
 8002400:	4a17      	ldr	r2, [pc, #92]	; (8002460 <D_CAN_Transmit+0xa8>)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	4413      	add	r3, r2
 8002406:	460a      	mov	r2, r1
 8002408:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<size; i++){
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	3301      	adds	r3, #1
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	88bb      	ldrh	r3, [r7, #4]
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	429a      	cmp	r2, r3
 8002416:	dbef      	blt.n	80023f8 <D_CAN_Transmit+0x40>
		}
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8002418:	4b12      	ldr	r3, [pc, #72]	; (8002464 <D_CAN_Transmit+0xac>)
 800241a:	4a11      	ldr	r2, [pc, #68]	; (8002460 <D_CAN_Transmit+0xa8>)
 800241c:	490f      	ldr	r1, [pc, #60]	; (800245c <D_CAN_Transmit+0xa4>)
 800241e:	480e      	ldr	r0, [pc, #56]	; (8002458 <D_CAN_Transmit+0xa0>)
 8002420:	f000 fe3c 	bl	800309c <HAL_CAN_AddTxMessage>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d011      	beq.n	800244e <D_CAN_Transmit+0x96>
			return -2;
 800242a:	f06f 0301 	mvn.w	r3, #1
 800242e:	e00f      	b.n	8002450 <D_CAN_Transmit+0x98>
		}
	}else{
		HAL_CAN_AbortTxRequest(&hcan1, CAN_TX_MAILBOX0);
 8002430:	2101      	movs	r1, #1
 8002432:	4809      	ldr	r0, [pc, #36]	; (8002458 <D_CAN_Transmit+0xa0>)
 8002434:	f000 ff0d 	bl	8003252 <HAL_CAN_AbortTxRequest>
		HAL_CAN_AbortTxRequest(&hcan1, CAN_TX_MAILBOX1);
 8002438:	2102      	movs	r1, #2
 800243a:	4807      	ldr	r0, [pc, #28]	; (8002458 <D_CAN_Transmit+0xa0>)
 800243c:	f000 ff09 	bl	8003252 <HAL_CAN_AbortTxRequest>
		HAL_CAN_AbortTxRequest(&hcan1, CAN_TX_MAILBOX2);
 8002440:	2104      	movs	r1, #4
 8002442:	4805      	ldr	r0, [pc, #20]	; (8002458 <D_CAN_Transmit+0xa0>)
 8002444:	f000 ff05 	bl	8003252 <HAL_CAN_AbortTxRequest>
		return -1;
 8002448:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800244c:	e000      	b.n	8002450 <D_CAN_Transmit+0x98>
	}
	return 0;
 800244e:	2300      	movs	r3, #0
}
 8002450:	4618      	mov	r0, r3
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	20000860 	.word	0x20000860
 800245c:	20000594 	.word	0x20000594
 8002460:	20000580 	.word	0x20000580
 8002464:	20000588 	.word	0x20000588

08002468 <D_CAN_SetReceiveAddressAll>:
	}

	return 0;
}

int D_CAN_SetReceiveAddressAll(void){
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
	sFilterConfig.FilterBank = 0;
 800246c:	4b15      	ldr	r3, [pc, #84]	; (80024c4 <D_CAN_SetReceiveAddressAll+0x5c>)
 800246e:	2200      	movs	r2, #0
 8002470:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002472:	4b14      	ldr	r3, [pc, #80]	; (80024c4 <D_CAN_SetReceiveAddressAll+0x5c>)
 8002474:	2200      	movs	r2, #0
 8002476:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002478:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <D_CAN_SetReceiveAddressAll+0x5c>)
 800247a:	2201      	movs	r2, #1
 800247c:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0;
 800247e:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <D_CAN_SetReceiveAddressAll+0x5c>)
 8002480:	2200      	movs	r2, #0
 8002482:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0;
 8002484:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <D_CAN_SetReceiveAddressAll+0x5c>)
 8002486:	2200      	movs	r2, #0
 8002488:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0;
 800248a:	4b0e      	ldr	r3, [pc, #56]	; (80024c4 <D_CAN_SetReceiveAddressAll+0x5c>)
 800248c:	2200      	movs	r2, #0
 800248e:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0;
 8002490:	4b0c      	ldr	r3, [pc, #48]	; (80024c4 <D_CAN_SetReceiveAddressAll+0x5c>)
 8002492:	2200      	movs	r2, #0
 8002494:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002496:	4b0b      	ldr	r3, [pc, #44]	; (80024c4 <D_CAN_SetReceiveAddressAll+0x5c>)
 8002498:	2200      	movs	r2, #0
 800249a:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 800249c:	4b09      	ldr	r3, [pc, #36]	; (80024c4 <D_CAN_SetReceiveAddressAll+0x5c>)
 800249e:	2201      	movs	r2, #1
 80024a0:	621a      	str	r2, [r3, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 80024a2:	4b08      	ldr	r3, [pc, #32]	; (80024c4 <D_CAN_SetReceiveAddressAll+0x5c>)
 80024a4:	220e      	movs	r2, #14
 80024a6:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK){
 80024a8:	4906      	ldr	r1, [pc, #24]	; (80024c4 <D_CAN_SetReceiveAddressAll+0x5c>)
 80024aa:	4807      	ldr	r0, [pc, #28]	; (80024c8 <D_CAN_SetReceiveAddressAll+0x60>)
 80024ac:	f000 fcd2 	bl	8002e54 <HAL_CAN_ConfigFilter>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d002      	beq.n	80024bc <D_CAN_SetReceiveAddressAll+0x54>
		return -1;
 80024b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80024ba:	e000      	b.n	80024be <D_CAN_SetReceiveAddressAll+0x56>
	}

	return 0;
 80024bc:	2300      	movs	r3, #0
}
 80024be:	4618      	mov	r0, r3
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20000530 	.word	0x20000530
 80024c8:	20000860 	.word	0x20000860

080024cc <D_CAN_Receive>:

int D_CAN_Receive(uint16_t SenderAddress, uint8_t *data, uint16_t size){
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	6039      	str	r1, [r7, #0]
 80024d6:	80fb      	strh	r3, [r7, #6]
 80024d8:	4613      	mov	r3, r2
 80024da:	80bb      	strh	r3, [r7, #4]
	int setIdx = 0;
 80024dc:	2300      	movs	r3, #0
 80024de:	60bb      	str	r3, [r7, #8]
	switch(SenderAddress){
 80024e0:	88fb      	ldrh	r3, [r7, #6]
 80024e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024e6:	d01b      	beq.n	8002520 <D_CAN_Receive+0x54>
 80024e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024ec:	dc1e      	bgt.n	800252c <D_CAN_Receive+0x60>
 80024ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80024f2:	d012      	beq.n	800251a <D_CAN_Receive+0x4e>
 80024f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80024f8:	dc18      	bgt.n	800252c <D_CAN_Receive+0x60>
 80024fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024fe:	d009      	beq.n	8002514 <D_CAN_Receive+0x48>
 8002500:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002504:	dc12      	bgt.n	800252c <D_CAN_Receive+0x60>
 8002506:	2b00      	cmp	r3, #0
 8002508:	d00d      	beq.n	8002526 <D_CAN_Receive+0x5a>
 800250a:	2b09      	cmp	r3, #9
 800250c:	d10e      	bne.n	800252c <D_CAN_Receive+0x60>
	case CAN_MECH1_ADDRESS:
		setIdx = CAN_MECH1;
 800250e:	2300      	movs	r3, #0
 8002510:	60bb      	str	r3, [r7, #8]
		break;
 8002512:	e00e      	b.n	8002532 <D_CAN_Receive+0x66>
	case CAN_ST2_ADDRESS:
		setIdx = CAN_ST2;
 8002514:	2301      	movs	r3, #1
 8002516:	60bb      	str	r3, [r7, #8]
		break;
 8002518:	e00b      	b.n	8002532 <D_CAN_Receive+0x66>
	case CAN_ST3_ADDRESS:
		setIdx = CAN_ST3;
 800251a:	2302      	movs	r3, #2
 800251c:	60bb      	str	r3, [r7, #8]
		break;
 800251e:	e008      	b.n	8002532 <D_CAN_Receive+0x66>
	case CAN_ST4_ADDRESS:
		setIdx = CAN_ST4;
 8002520:	2303      	movs	r3, #3
 8002522:	60bb      	str	r3, [r7, #8]
		break;
 8002524:	e005      	b.n	8002532 <D_CAN_Receive+0x66>
	case CAN_MAIN_ADDRESS:
		setIdx = CAN_MAIN;
 8002526:	2304      	movs	r3, #4
 8002528:	60bb      	str	r3, [r7, #8]
		break;
 800252a:	e002      	b.n	8002532 <D_CAN_Receive+0x66>
	default:
		setIdx = CAN_MAIN;
 800252c:	2304      	movs	r3, #4
 800252e:	60bb      	str	r3, [r7, #8]
		break;
 8002530:	bf00      	nop
	}
	//test
	for(int i=0; i<size; i++){
 8002532:	2300      	movs	r3, #0
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	e00d      	b.n	8002554 <D_CAN_Receive+0x88>
		data[i] = AllData[SenderAddress][i];
 8002538:	88fa      	ldrh	r2, [r7, #6]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6839      	ldr	r1, [r7, #0]
 800253e:	440b      	add	r3, r1
 8002540:	490a      	ldr	r1, [pc, #40]	; (800256c <D_CAN_Receive+0xa0>)
 8002542:	00d2      	lsls	r2, r2, #3
 8002544:	4411      	add	r1, r2
 8002546:	68fa      	ldr	r2, [r7, #12]
 8002548:	440a      	add	r2, r1
 800254a:	7812      	ldrb	r2, [r2, #0]
 800254c:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<size; i++){
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	3301      	adds	r3, #1
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	88bb      	ldrh	r3, [r7, #4]
 8002556:	68fa      	ldr	r2, [r7, #12]
 8002558:	429a      	cmp	r2, r3
 800255a:	dbed      	blt.n	8002538 <D_CAN_Receive+0x6c>
		data[i] = AllData[setIdx][i];
	}
	*/


	return 0;
 800255c:	2300      	movs	r3, #0
}
 800255e:	4618      	mov	r0, r3
 8002560:	3714      	adds	r7, #20
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	20000558 	.word	0x20000558

08002570 <D_CAN_ReceiveCallBack>:

void D_CAN_ReceiveCallBack(CAN_HandleTypeDef *hcan){
 8002570:	b580      	push	{r7, lr}
 8002572:	b08e      	sub	sp, #56	; 0x38
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef RxHeader;
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK){
 8002578:	f107 020c 	add.w	r2, r7, #12
 800257c:	4b32      	ldr	r3, [pc, #200]	; (8002648 <D_CAN_ReceiveCallBack+0xd8>)
 800257e:	2100      	movs	r1, #0
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f000 fee0 	bl	8003346 <HAL_CAN_GetRxMessage>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d155      	bne.n	8002638 <D_CAN_ReceiveCallBack+0xc8>
		uint32_t id = (RxHeader.IDE == CAN_ID_STD)? RxHeader.StdId : RxHeader.ExtId;
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d101      	bne.n	8002596 <D_CAN_ReceiveCallBack+0x26>
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	e000      	b.n	8002598 <D_CAN_ReceiveCallBack+0x28>
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t size = RxHeader.DLC;
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	62fb      	str	r3, [r7, #44]	; 0x2c
		int setIdx = 0;
 800259e:	2300      	movs	r3, #0
 80025a0:	62bb      	str	r3, [r7, #40]	; 0x28
		switch(id){
 80025a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025a8:	d022      	beq.n	80025f0 <D_CAN_ReceiveCallBack+0x80>
 80025aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025b0:	d824      	bhi.n	80025fc <D_CAN_ReceiveCallBack+0x8c>
 80025b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80025b8:	d017      	beq.n	80025ea <D_CAN_ReceiveCallBack+0x7a>
 80025ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80025c0:	d81c      	bhi.n	80025fc <D_CAN_ReceiveCallBack+0x8c>
 80025c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025c8:	d00c      	beq.n	80025e4 <D_CAN_ReceiveCallBack+0x74>
 80025ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025d0:	d814      	bhi.n	80025fc <D_CAN_ReceiveCallBack+0x8c>
 80025d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d00e      	beq.n	80025f6 <D_CAN_ReceiveCallBack+0x86>
 80025d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025da:	2b09      	cmp	r3, #9
 80025dc:	d10e      	bne.n	80025fc <D_CAN_ReceiveCallBack+0x8c>
		case CAN_MECH1_ADDRESS:
			setIdx = CAN_MECH1;
 80025de:	2300      	movs	r3, #0
 80025e0:	62bb      	str	r3, [r7, #40]	; 0x28
			break;
 80025e2:	e00e      	b.n	8002602 <D_CAN_ReceiveCallBack+0x92>
		case CAN_ST2_ADDRESS:
			setIdx = CAN_ST2;
 80025e4:	2301      	movs	r3, #1
 80025e6:	62bb      	str	r3, [r7, #40]	; 0x28
			break;
 80025e8:	e00b      	b.n	8002602 <D_CAN_ReceiveCallBack+0x92>
		case CAN_ST3_ADDRESS:
			setIdx = CAN_ST3;
 80025ea:	2302      	movs	r3, #2
 80025ec:	62bb      	str	r3, [r7, #40]	; 0x28
			break;
 80025ee:	e008      	b.n	8002602 <D_CAN_ReceiveCallBack+0x92>
		case CAN_ST4_ADDRESS:
			setIdx = CAN_ST4;
 80025f0:	2303      	movs	r3, #3
 80025f2:	62bb      	str	r3, [r7, #40]	; 0x28
			break;
 80025f4:	e005      	b.n	8002602 <D_CAN_ReceiveCallBack+0x92>
		case CAN_MAIN_ADDRESS:
			setIdx = CAN_MAIN;
 80025f6:	2304      	movs	r3, #4
 80025f8:	62bb      	str	r3, [r7, #40]	; 0x28
			break;
 80025fa:	e002      	b.n	8002602 <D_CAN_ReceiveCallBack+0x92>
		default:
			setIdx = CAN_MAIN;
 80025fc:	2304      	movs	r3, #4
 80025fe:	62bb      	str	r3, [r7, #40]	; 0x28
			break;
 8002600:	bf00      	nop
		}
		//test
		for(int i=0; i<size; i++){
 8002602:	2300      	movs	r3, #0
 8002604:	637b      	str	r3, [r7, #52]	; 0x34
 8002606:	e00b      	b.n	8002620 <D_CAN_ReceiveCallBack+0xb0>
			AllData[0][i] = RxData[i];
 8002608:	4a0f      	ldr	r2, [pc, #60]	; (8002648 <D_CAN_ReceiveCallBack+0xd8>)
 800260a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800260c:	4413      	add	r3, r2
 800260e:	7819      	ldrb	r1, [r3, #0]
 8002610:	4a0e      	ldr	r2, [pc, #56]	; (800264c <D_CAN_ReceiveCallBack+0xdc>)
 8002612:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002614:	4413      	add	r3, r2
 8002616:	460a      	mov	r2, r1
 8002618:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<size; i++){
 800261a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800261c:	3301      	adds	r3, #1
 800261e:	637b      	str	r3, [r7, #52]	; 0x34
 8002620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002622:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002624:	429a      	cmp	r2, r3
 8002626:	d8ef      	bhi.n	8002608 <D_CAN_ReceiveCallBack+0x98>
		}
		AllData[1][0] = id;
 8002628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800262a:	b2da      	uxtb	r2, r3
 800262c:	4b07      	ldr	r3, [pc, #28]	; (800264c <D_CAN_ReceiveCallBack+0xdc>)
 800262e:	721a      	strb	r2, [r3, #8]
		AllData[1][1] = 254;
 8002630:	4b06      	ldr	r3, [pc, #24]	; (800264c <D_CAN_ReceiveCallBack+0xdc>)
 8002632:	22fe      	movs	r2, #254	; 0xfe
 8002634:	725a      	strb	r2, [r3, #9]
		}
		*/
	}else{
		AllData[1][1] = 255;
	}
}
 8002636:	e002      	b.n	800263e <D_CAN_ReceiveCallBack+0xce>
		AllData[1][1] = 255;
 8002638:	4b04      	ldr	r3, [pc, #16]	; (800264c <D_CAN_ReceiveCallBack+0xdc>)
 800263a:	22ff      	movs	r2, #255	; 0xff
 800263c:	725a      	strb	r2, [r3, #9]
}
 800263e:	bf00      	nop
 8002640:	3738      	adds	r7, #56	; 0x38
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	2000058c 	.word	0x2000058c
 800264c:	20000558 	.word	0x20000558

08002650 <D_GPIO_Set>:
#include "../Inc/GPIO.h"
#include <stdlib.h>
#include <stdbool.h>
#include "stm32f4xx_hal.h"

void D_GPIO_Set(GPIO_TypeDef* gpio_type, uint16_t gpio_pin){
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	460b      	mov	r3, r1
 800265a:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(gpio_type,gpio_pin,GPIO_PIN_SET);
 800265c:	887b      	ldrh	r3, [r7, #2]
 800265e:	2201      	movs	r2, #1
 8002660:	4619      	mov	r1, r3
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f002 f878 	bl	8004758 <HAL_GPIO_WritePin>
}
 8002668:	bf00      	nop
 800266a:	3708      	adds	r7, #8
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <D_GPIO_Reset>:

void D_GPIO_Reset(GPIO_TypeDef* gpio_type, uint16_t gpio_pin){
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	460b      	mov	r3, r1
 800267a:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(gpio_type,gpio_pin,GPIO_PIN_RESET);
 800267c:	887b      	ldrh	r3, [r7, #2]
 800267e:	2200      	movs	r2, #0
 8002680:	4619      	mov	r1, r3
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f002 f868 	bl	8004758 <HAL_GPIO_WritePin>
}
 8002688:	bf00      	nop
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <D_GPIO_Read>:

bool D_GPIO_Read(GPIO_TypeDef* gpio_type, uint16_t gpio_pin){
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	460b      	mov	r3, r1
 800269a:	807b      	strh	r3, [r7, #2]
	return (bool)HAL_GPIO_ReadPin(gpio_type,gpio_pin);
 800269c:	887b      	ldrh	r3, [r7, #2]
 800269e:	4619      	mov	r1, r3
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	f002 f841 	bl	8004728 <HAL_GPIO_ReadPin>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	bf14      	ite	ne
 80026ac:	2301      	movne	r3, #1
 80026ae:	2300      	moveq	r3, #0
 80026b0:	b2db      	uxtb	r3, r3
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
	...

080026bc <D_Mess_printf>:

static
volatile bool had_completed = true;


void D_Mess_printf(const char* fmt, ...){
 80026bc:	b40f      	push	{r0, r1, r2, r3}
 80026be:	b580      	push	{r7, lr}
 80026c0:	b082      	sub	sp, #8
 80026c2:	af00      	add	r7, sp, #0
  va_list arp;

  //MW_waitForMessageTransitionComplete(100);
  va_start(arp, fmt);
 80026c4:	f107 0314 	add.w	r3, r7, #20
 80026c8:	607b      	str	r3, [r7, #4]
  xvprintf(fmt, arp);
 80026ca:	6879      	ldr	r1, [r7, #4]
 80026cc:	6938      	ldr	r0, [r7, #16]
 80026ce:	f000 f891 	bl	80027f4 <xvprintf>
  va_end(arp);
  if( outptr - buff > MAX_STRING_LENGTH ){
 80026d2:	4b08      	ldr	r3, [pc, #32]	; (80026f4 <D_Mess_printf+0x38>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a08      	ldr	r2, [pc, #32]	; (80026f8 <D_Mess_printf+0x3c>)
 80026d8:	1a9b      	subs	r3, r3, r2
 80026da:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80026de:	dd01      	ble.n	80026e4 <D_Mess_printf+0x28>
	  D_Mess_flush();
 80026e0:	f000 f80c 	bl	80026fc <D_Mess_flush>
  }
}
 80026e4:	bf00      	nop
 80026e6:	3708      	adds	r7, #8
 80026e8:	46bd      	mov	sp, r7
 80026ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80026ee:	b004      	add	sp, #16
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	20000890 	.word	0x20000890
 80026f8:	20000130 	.word	0x20000130

080026fc <D_Mess_flush>:
  _xprintf("\n");

  D_Mess_flush();
}

void D_Mess_flush(void){
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
//  if( MW_waitForMessageTransitionComplete(100) != EXIT_SUCCESS ){
//    return;
//  }
	if(!had_completed){
 8002700:	4b13      	ldr	r3, [pc, #76]	; (8002750 <D_Mess_flush+0x54>)
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	b2db      	uxtb	r3, r3
 8002706:	f083 0301 	eor.w	r3, r3, #1
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b00      	cmp	r3, #0
 800270e:	d003      	beq.n	8002718 <D_Mess_flush+0x1c>
		outptr = buff;
 8002710:	4b10      	ldr	r3, [pc, #64]	; (8002754 <D_Mess_flush+0x58>)
 8002712:	4a11      	ldr	r2, [pc, #68]	; (8002758 <D_Mess_flush+0x5c>)
 8002714:	601a      	str	r2, [r3, #0]
		return;
 8002716:	e01a      	b.n	800274e <D_Mess_flush+0x52>
	}
	if( outptr != 0 ){
 8002718:	4b0e      	ldr	r3, [pc, #56]	; (8002754 <D_Mess_flush+0x58>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d013      	beq.n	8002748 <D_Mess_flush+0x4c>
		*outptr++ = '\n';
 8002720:	4b0c      	ldr	r3, [pc, #48]	; (8002754 <D_Mess_flush+0x58>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	1c5a      	adds	r2, r3, #1
 8002726:	490b      	ldr	r1, [pc, #44]	; (8002754 <D_Mess_flush+0x58>)
 8002728:	600a      	str	r2, [r1, #0]
 800272a:	220a      	movs	r2, #10
 800272c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_DMA(&huart2, (uint8_t*)buff, outptr - buff);
 800272e:	4b09      	ldr	r3, [pc, #36]	; (8002754 <D_Mess_flush+0x58>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a09      	ldr	r2, [pc, #36]	; (8002758 <D_Mess_flush+0x5c>)
 8002734:	1a9b      	subs	r3, r3, r2
 8002736:	b29b      	uxth	r3, r3
 8002738:	461a      	mov	r2, r3
 800273a:	4907      	ldr	r1, [pc, #28]	; (8002758 <D_Mess_flush+0x5c>)
 800273c:	4807      	ldr	r0, [pc, #28]	; (800275c <D_Mess_flush+0x60>)
 800273e:	f003 fe19 	bl	8006374 <HAL_UART_Transmit_DMA>
		had_completed = false;
 8002742:	4b03      	ldr	r3, [pc, #12]	; (8002750 <D_Mess_flush+0x54>)
 8002744:	2200      	movs	r2, #0
 8002746:	701a      	strb	r2, [r3, #0]
	}
	outptr = buff;
 8002748:	4b02      	ldr	r3, [pc, #8]	; (8002754 <D_Mess_flush+0x58>)
 800274a:	4a03      	ldr	r2, [pc, #12]	; (8002758 <D_Mess_flush+0x5c>)
 800274c:	601a      	str	r2, [r3, #0]
}
 800274e:	bd80      	pop	{r7, pc}
 8002750:	2000001c 	.word	0x2000001c
 8002754:	20000890 	.word	0x20000890
 8002758:	20000130 	.word	0x20000130
 800275c:	2000081c 	.word	0x2000081c

08002760 <D_Mess_TransitionCompletedCallBack>:
//    return EXIT_FAILURE;
//  }
//  return EXIT_SUCCESS;
//}

void D_Mess_TransitionCompletedCallBack(void){
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  had_completed = true;
 8002764:	4b03      	ldr	r3, [pc, #12]	; (8002774 <D_Mess_TransitionCompletedCallBack+0x14>)
 8002766:	2201      	movs	r2, #1
 8002768:	701a      	strb	r2, [r3, #0]
}
 800276a:	bf00      	nop
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	2000001c 	.word	0x2000001c

08002778 <xputc>:

/*----------------------------------------------*/
/* Put a character                              */
/*----------------------------------------------*/

void xputc(char c){
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	4603      	mov	r3, r0
 8002780:	71fb      	strb	r3, [r7, #7]
  if( _CR_CRLF && c == '\n' ){
 8002782:	79fb      	ldrb	r3, [r7, #7]
 8002784:	2b0a      	cmp	r3, #10
 8002786:	d102      	bne.n	800278e <xputc+0x16>
    xputc('\r');                                        /* CR -> CRLF */
 8002788:	200d      	movs	r0, #13
 800278a:	f7ff fff5 	bl	8002778 <xputc>
  }
  if( outptr ){
 800278e:	4b0c      	ldr	r3, [pc, #48]	; (80027c0 <xputc+0x48>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d007      	beq.n	80027a6 <xputc+0x2e>
    *outptr++ = (unsigned char)c;
 8002796:	4b0a      	ldr	r3, [pc, #40]	; (80027c0 <xputc+0x48>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	1c5a      	adds	r2, r3, #1
 800279c:	4908      	ldr	r1, [pc, #32]	; (80027c0 <xputc+0x48>)
 800279e:	600a      	str	r2, [r1, #0]
 80027a0:	79fa      	ldrb	r2, [r7, #7]
 80027a2:	701a      	strb	r2, [r3, #0]
    return;
 80027a4:	e008      	b.n	80027b8 <xputc+0x40>
  }

  if( xfunc_out ){
 80027a6:	4b07      	ldr	r3, [pc, #28]	; (80027c4 <xputc+0x4c>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d004      	beq.n	80027b8 <xputc+0x40>
    xfunc_out((unsigned char)c);
 80027ae:	4b05      	ldr	r3, [pc, #20]	; (80027c4 <xputc+0x4c>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	79fa      	ldrb	r2, [r7, #7]
 80027b4:	4610      	mov	r0, r2
 80027b6:	4798      	blx	r3
  }
}
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	20000890 	.word	0x20000890
 80027c4:	2000088c 	.word	0x2000088c

080027c8 <xputs>:
/*----------------------------------------------*/

void xputs(                                     /* Put a string to the default
                                                 *device */
  const char* str                               /* Pointer to the string */
  ){
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  while( *str ){
 80027d0:	e006      	b.n	80027e0 <xputs+0x18>
    xputc(*str++);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	1c5a      	adds	r2, r3, #1
 80027d6:	607a      	str	r2, [r7, #4]
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	4618      	mov	r0, r3
 80027dc:	f7ff ffcc 	bl	8002778 <xputc>
  while( *str ){
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d1f4      	bne.n	80027d2 <xputs+0xa>
  }
}
 80027e8:	bf00      	nop
 80027ea:	bf00      	nop
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
	...

080027f4 <xvprintf>:
 */

void xvprintf(
  const char*     fmt,          /* Pointer to the format string */
  va_list arp                           /* Pointer to arguments */
  ){
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b08e      	sub	sp, #56	; 0x38
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  unsigned long v;
  char s[16], c, d, *p;


  for(;; ){
    c = *fmt++;                                                 /* Get a char */
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	1c5a      	adds	r2, r3, #1
 8002802:	607a      	str	r2, [r7, #4]
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	77fb      	strb	r3, [r7, #31]
    if( !c ){
 8002808:	7ffb      	ldrb	r3, [r7, #31]
 800280a:	2b00      	cmp	r3, #0
 800280c:	f000 8167 	beq.w	8002ade <xvprintf+0x2ea>
      break;                                            /* End of format? */
    }
    if( c != '%' ){                                     /* Pass through it if
 8002810:	7ffb      	ldrb	r3, [r7, #31]
 8002812:	2b25      	cmp	r3, #37	; 0x25
 8002814:	d004      	beq.n	8002820 <xvprintf+0x2c>
                                                         *not a % sequense */
      xputc(c); continue;
 8002816:	7ffb      	ldrb	r3, [r7, #31]
 8002818:	4618      	mov	r0, r3
 800281a:	f7ff ffad 	bl	8002778 <xputc>
 800281e:	e15d      	b.n	8002adc <xvprintf+0x2e8>
    }
    f = 0;
 8002820:	2300      	movs	r3, #0
 8002822:	627b      	str	r3, [r7, #36]	; 0x24
    c = *fmt++;                                                 /* Get first
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	1c5a      	adds	r2, r3, #1
 8002828:	607a      	str	r2, [r7, #4]
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	77fb      	strb	r3, [r7, #31]
                                                                * *char of the
                                                                *sequense */
    if( c == '0' ){                                     /* Flag: '0' padded */
 800282e:	7ffb      	ldrb	r3, [r7, #31]
 8002830:	2b30      	cmp	r3, #48	; 0x30
 8002832:	d107      	bne.n	8002844 <xvprintf+0x50>
      f = 1; c = *fmt++;
 8002834:	2301      	movs	r3, #1
 8002836:	627b      	str	r3, [r7, #36]	; 0x24
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	1c5a      	adds	r2, r3, #1
 800283c:	607a      	str	r2, [r7, #4]
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	77fb      	strb	r3, [r7, #31]
 8002842:	e009      	b.n	8002858 <xvprintf+0x64>
    } else {
      if( c == '-' ){                                   /* Flag: left justified
 8002844:	7ffb      	ldrb	r3, [r7, #31]
 8002846:	2b2d      	cmp	r3, #45	; 0x2d
 8002848:	d106      	bne.n	8002858 <xvprintf+0x64>
                                                        **/
        f = 2; c = *fmt++;
 800284a:	2302      	movs	r3, #2
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	1c5a      	adds	r2, r3, #1
 8002852:	607a      	str	r2, [r7, #4]
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	77fb      	strb	r3, [r7, #31]
      }
    }
    for( w = 0; c >= '0' && c <= '9'; c = *fmt++ ){             /* Minimum width
 8002858:	2300      	movs	r3, #0
 800285a:	62bb      	str	r3, [r7, #40]	; 0x28
 800285c:	e00e      	b.n	800287c <xvprintf+0x88>
                                                                **/
      w = w * 10 + c - '0';
 800285e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002860:	4613      	mov	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	4413      	add	r3, r2
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	461a      	mov	r2, r3
 800286a:	7ffb      	ldrb	r3, [r7, #31]
 800286c:	4413      	add	r3, r2
 800286e:	3b30      	subs	r3, #48	; 0x30
 8002870:	62bb      	str	r3, [r7, #40]	; 0x28
    for( w = 0; c >= '0' && c <= '9'; c = *fmt++ ){             /* Minimum width
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	1c5a      	adds	r2, r3, #1
 8002876:	607a      	str	r2, [r7, #4]
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	77fb      	strb	r3, [r7, #31]
 800287c:	7ffb      	ldrb	r3, [r7, #31]
 800287e:	2b2f      	cmp	r3, #47	; 0x2f
 8002880:	d902      	bls.n	8002888 <xvprintf+0x94>
 8002882:	7ffb      	ldrb	r3, [r7, #31]
 8002884:	2b39      	cmp	r3, #57	; 0x39
 8002886:	d9ea      	bls.n	800285e <xvprintf+0x6a>
    }
    if( c == 'l' || c == 'L' ){                 /* Prefix: Size is long int */
 8002888:	7ffb      	ldrb	r3, [r7, #31]
 800288a:	2b6c      	cmp	r3, #108	; 0x6c
 800288c:	d002      	beq.n	8002894 <xvprintf+0xa0>
 800288e:	7ffb      	ldrb	r3, [r7, #31]
 8002890:	2b4c      	cmp	r3, #76	; 0x4c
 8002892:	d108      	bne.n	80028a6 <xvprintf+0xb2>
      f |= 4; c = *fmt++;
 8002894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002896:	f043 0304 	orr.w	r3, r3, #4
 800289a:	627b      	str	r3, [r7, #36]	; 0x24
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	1c5a      	adds	r2, r3, #1
 80028a0:	607a      	str	r2, [r7, #4]
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	77fb      	strb	r3, [r7, #31]
    }
    if( !c ){
 80028a6:	7ffb      	ldrb	r3, [r7, #31]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	f000 811a 	beq.w	8002ae2 <xvprintf+0x2ee>
      break;                                            /* End of format? */
    }
    d = c;
 80028ae:	7ffb      	ldrb	r3, [r7, #31]
 80028b0:	77bb      	strb	r3, [r7, #30]
    if( d >= 'a' ){
 80028b2:	7fbb      	ldrb	r3, [r7, #30]
 80028b4:	2b60      	cmp	r3, #96	; 0x60
 80028b6:	d902      	bls.n	80028be <xvprintf+0xca>
      d -= 0x20;
 80028b8:	7fbb      	ldrb	r3, [r7, #30]
 80028ba:	3b20      	subs	r3, #32
 80028bc:	77bb      	strb	r3, [r7, #30]
    }
    switch( d ){                                        /* Type is... */
 80028be:	7fbb      	ldrb	r3, [r7, #30]
 80028c0:	3b42      	subs	r3, #66	; 0x42
 80028c2:	2b16      	cmp	r3, #22
 80028c4:	d873      	bhi.n	80029ae <xvprintf+0x1ba>
 80028c6:	a201      	add	r2, pc, #4	; (adr r2, 80028cc <xvprintf+0xd8>)
 80028c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028cc:	08002997 	.word	0x08002997
 80028d0:	08002985 	.word	0x08002985
 80028d4:	080029a3 	.word	0x080029a3
 80028d8:	080029af 	.word	0x080029af
 80028dc:	080029af 	.word	0x080029af
 80028e0:	080029af 	.word	0x080029af
 80028e4:	080029af 	.word	0x080029af
 80028e8:	080029af 	.word	0x080029af
 80028ec:	080029af 	.word	0x080029af
 80028f0:	080029af 	.word	0x080029af
 80028f4:	080029af 	.word	0x080029af
 80028f8:	080029af 	.word	0x080029af
 80028fc:	080029af 	.word	0x080029af
 8002900:	0800299d 	.word	0x0800299d
 8002904:	080029af 	.word	0x080029af
 8002908:	080029af 	.word	0x080029af
 800290c:	080029af 	.word	0x080029af
 8002910:	08002929 	.word	0x08002929
 8002914:	080029af 	.word	0x080029af
 8002918:	080029a3 	.word	0x080029a3
 800291c:	080029af 	.word	0x080029af
 8002920:	080029af 	.word	0x080029af
 8002924:	080029a9 	.word	0x080029a9
    case 'S':                                                   /* String */
      p = va_arg(arp, char*);
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	1d1a      	adds	r2, r3, #4
 800292c:	603a      	str	r2, [r7, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	61bb      	str	r3, [r7, #24]
      for( j = 0; p[j]; j++ ){
 8002932:	2300      	movs	r3, #0
 8002934:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002936:	e002      	b.n	800293e <xvprintf+0x14a>
 8002938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800293a:	3301      	adds	r3, #1
 800293c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002942:	4413      	add	r3, r2
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d1f6      	bne.n	8002938 <xvprintf+0x144>
      }
      while( !( f & 2 ) && j++ < w ){
 800294a:	e002      	b.n	8002952 <xvprintf+0x15e>
        xputc(' ');
 800294c:	2020      	movs	r0, #32
 800294e:	f7ff ff13 	bl	8002778 <xputc>
      while( !( f & 2 ) && j++ < w ){
 8002952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	2b00      	cmp	r3, #0
 800295a:	d105      	bne.n	8002968 <xvprintf+0x174>
 800295c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800295e:	1c5a      	adds	r2, r3, #1
 8002960:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002962:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002964:	429a      	cmp	r2, r3
 8002966:	d8f1      	bhi.n	800294c <xvprintf+0x158>
      }
      xputs(p);
 8002968:	69b8      	ldr	r0, [r7, #24]
 800296a:	f7ff ff2d 	bl	80027c8 <xputs>
      while( j++ < w ){
 800296e:	e002      	b.n	8002976 <xvprintf+0x182>
        xputc(' ');
 8002970:	2020      	movs	r0, #32
 8002972:	f7ff ff01 	bl	8002778 <xputc>
      while( j++ < w ){
 8002976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002978:	1c5a      	adds	r2, r3, #1
 800297a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800297c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800297e:	429a      	cmp	r2, r3
 8002980:	d8f6      	bhi.n	8002970 <xvprintf+0x17c>
      }
      continue;
 8002982:	e0ab      	b.n	8002adc <xvprintf+0x2e8>
    case 'C':                                                   /* Character */
      xputc((char)va_arg(arp, int)); continue;
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	1d1a      	adds	r2, r3, #4
 8002988:	603a      	str	r2, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	b2db      	uxtb	r3, r3
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff fef2 	bl	8002778 <xputc>
 8002994:	e0a2      	b.n	8002adc <xvprintf+0x2e8>
    case 'B':                                                   /* Binary */
      r = 2; break;
 8002996:	2302      	movs	r3, #2
 8002998:	637b      	str	r3, [r7, #52]	; 0x34
 800299a:	e00d      	b.n	80029b8 <xvprintf+0x1c4>
    case 'O':                                                   /* Octal */
      r = 8; break;
 800299c:	2308      	movs	r3, #8
 800299e:	637b      	str	r3, [r7, #52]	; 0x34
 80029a0:	e00a      	b.n	80029b8 <xvprintf+0x1c4>
    case 'D':                                                   /* Signed
                                                                 *decimal */
    case 'U':                                                   /* Unsigned
                                                                *decimal */
      r = 10; break;
 80029a2:	230a      	movs	r3, #10
 80029a4:	637b      	str	r3, [r7, #52]	; 0x34
 80029a6:	e007      	b.n	80029b8 <xvprintf+0x1c4>
    case 'X':                                                   /* Hexdecimal */
      r = 16; break;
 80029a8:	2310      	movs	r3, #16
 80029aa:	637b      	str	r3, [r7, #52]	; 0x34
 80029ac:	e004      	b.n	80029b8 <xvprintf+0x1c4>
    default:                                                    /* Unknown type
                                                                 * *(passthrough)
                                                                 **/
      xputc(c); continue;
 80029ae:	7ffb      	ldrb	r3, [r7, #31]
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7ff fee1 	bl	8002778 <xputc>
 80029b6:	e091      	b.n	8002adc <xvprintf+0x2e8>
    }

    /* Get an argument and put it in numeral */
    v = ( f & 4 ) ? va_arg(arp, long) : (( d == 'D' ) ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 80029b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ba:	f003 0304 	and.w	r3, r3, #4
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d004      	beq.n	80029cc <xvprintf+0x1d8>
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	1d1a      	adds	r2, r3, #4
 80029c6:	603a      	str	r2, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	e00b      	b.n	80029e4 <xvprintf+0x1f0>
 80029cc:	7fbb      	ldrb	r3, [r7, #30]
 80029ce:	2b44      	cmp	r3, #68	; 0x44
 80029d0:	d104      	bne.n	80029dc <xvprintf+0x1e8>
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	1d1a      	adds	r2, r3, #4
 80029d6:	603a      	str	r2, [r7, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	e003      	b.n	80029e4 <xvprintf+0x1f0>
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	1d1a      	adds	r2, r3, #4
 80029e0:	603a      	str	r2, [r7, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	623b      	str	r3, [r7, #32]
    if( d == 'D' && ( v & 0x80000000 )){
 80029e6:	7fbb      	ldrb	r3, [r7, #30]
 80029e8:	2b44      	cmp	r3, #68	; 0x44
 80029ea:	d109      	bne.n	8002a00 <xvprintf+0x20c>
 80029ec:	6a3b      	ldr	r3, [r7, #32]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	da06      	bge.n	8002a00 <xvprintf+0x20c>
      v = 0 - v;
 80029f2:	6a3b      	ldr	r3, [r7, #32]
 80029f4:	425b      	negs	r3, r3
 80029f6:	623b      	str	r3, [r7, #32]
      f |= 8;
 80029f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fa:	f043 0308 	orr.w	r3, r3, #8
 80029fe:	627b      	str	r3, [r7, #36]	; 0x24
    }
    i = 0;
 8002a00:	2300      	movs	r3, #0
 8002a02:	633b      	str	r3, [r7, #48]	; 0x30
    do {
      d = (char)( v % r ); v /= r;
 8002a04:	6a3b      	ldr	r3, [r7, #32]
 8002a06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a08:	fbb3 f2f2 	udiv	r2, r3, r2
 8002a0c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002a0e:	fb01 f202 	mul.w	r2, r1, r2
 8002a12:	1a9b      	subs	r3, r3, r2
 8002a14:	77bb      	strb	r3, [r7, #30]
 8002a16:	6a3a      	ldr	r2, [r7, #32]
 8002a18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a1e:	623b      	str	r3, [r7, #32]
      if( d > 9 ){
 8002a20:	7fbb      	ldrb	r3, [r7, #30]
 8002a22:	2b09      	cmp	r3, #9
 8002a24:	d908      	bls.n	8002a38 <xvprintf+0x244>
        d += ( c == 'x' ) ? 0x27 : 0x07;
 8002a26:	7ffb      	ldrb	r3, [r7, #31]
 8002a28:	2b78      	cmp	r3, #120	; 0x78
 8002a2a:	d101      	bne.n	8002a30 <xvprintf+0x23c>
 8002a2c:	2227      	movs	r2, #39	; 0x27
 8002a2e:	e000      	b.n	8002a32 <xvprintf+0x23e>
 8002a30:	2207      	movs	r2, #7
 8002a32:	7fbb      	ldrb	r3, [r7, #30]
 8002a34:	4413      	add	r3, r2
 8002a36:	77bb      	strb	r3, [r7, #30]
      }
      s[i++] = d + '0';
 8002a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a3a:	1c5a      	adds	r2, r3, #1
 8002a3c:	633a      	str	r2, [r7, #48]	; 0x30
 8002a3e:	7fba      	ldrb	r2, [r7, #30]
 8002a40:	3230      	adds	r2, #48	; 0x30
 8002a42:	b2d2      	uxtb	r2, r2
 8002a44:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002a48:	440b      	add	r3, r1
 8002a4a:	f803 2c30 	strb.w	r2, [r3, #-48]
    } while( v && i < sizeof( s ));
 8002a4e:	6a3b      	ldr	r3, [r7, #32]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d002      	beq.n	8002a5a <xvprintf+0x266>
 8002a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a56:	2b0f      	cmp	r3, #15
 8002a58:	d9d4      	bls.n	8002a04 <xvprintf+0x210>
    if( f & 8 ){
 8002a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5c:	f003 0308 	and.w	r3, r3, #8
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d008      	beq.n	8002a76 <xvprintf+0x282>
      s[i++] = '-';
 8002a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a66:	1c5a      	adds	r2, r3, #1
 8002a68:	633a      	str	r2, [r7, #48]	; 0x30
 8002a6a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002a6e:	4413      	add	r3, r2
 8002a70:	222d      	movs	r2, #45	; 0x2d
 8002a72:	f803 2c30 	strb.w	r2, [r3, #-48]
    }
    j = i; d = ( f & 1 ) ? '0' : ' ';
 8002a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7c:	f003 0301 	and.w	r3, r3, #1
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d001      	beq.n	8002a88 <xvprintf+0x294>
 8002a84:	2330      	movs	r3, #48	; 0x30
 8002a86:	e000      	b.n	8002a8a <xvprintf+0x296>
 8002a88:	2320      	movs	r3, #32
 8002a8a:	77bb      	strb	r3, [r7, #30]
    while( !( f & 2 ) && j++ < w ){
 8002a8c:	e003      	b.n	8002a96 <xvprintf+0x2a2>
      xputc(d);
 8002a8e:	7fbb      	ldrb	r3, [r7, #30]
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7ff fe71 	bl	8002778 <xputc>
    while( !( f & 2 ) && j++ < w ){
 8002a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a98:	f003 0302 	and.w	r3, r3, #2
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d105      	bne.n	8002aac <xvprintf+0x2b8>
 8002aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aa2:	1c5a      	adds	r2, r3, #1
 8002aa4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002aa6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d8f0      	bhi.n	8002a8e <xvprintf+0x29a>
    }
    do { xputc(s[--i]); } while( i );
 8002aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aae:	3b01      	subs	r3, #1
 8002ab0:	633b      	str	r3, [r7, #48]	; 0x30
 8002ab2:	f107 0208 	add.w	r2, r7, #8
 8002ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ab8:	4413      	add	r3, r2
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7ff fe5b 	bl	8002778 <xputc>
 8002ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d1f1      	bne.n	8002aac <xvprintf+0x2b8>
    while( j++ < w ){
 8002ac8:	e002      	b.n	8002ad0 <xvprintf+0x2dc>
      xputc(' ');
 8002aca:	2020      	movs	r0, #32
 8002acc:	f7ff fe54 	bl	8002778 <xputc>
    while( j++ < w ){
 8002ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad2:	1c5a      	adds	r2, r3, #1
 8002ad4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002ad6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d8f6      	bhi.n	8002aca <xvprintf+0x2d6>
    c = *fmt++;                                                 /* Get a char */
 8002adc:	e68f      	b.n	80027fe <xvprintf+0xa>
      break;                                            /* End of format? */
 8002ade:	bf00      	nop
 8002ae0:	e000      	b.n	8002ae4 <xvprintf+0x2f0>
      break;                                            /* End of format? */
 8002ae2:	bf00      	nop
    }
  }
} /* xvprintf */
 8002ae4:	bf00      	nop
 8002ae6:	3738      	adds	r7, #56	; 0x38
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <D_PWM_Init>:
#include <stdlib.h>
#include "stm32f4xx_hal.h"

//extern TIM_HandleTypeDef htim3;

void D_PWM_Init(void){
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002af0:	2100      	movs	r1, #0
 8002af2:	4808      	ldr	r0, [pc, #32]	; (8002b14 <D_PWM_Init+0x28>)
 8002af4:	f002 fcce 	bl	8005494 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002af8:	2104      	movs	r1, #4
 8002afa:	4806      	ldr	r0, [pc, #24]	; (8002b14 <D_PWM_Init+0x28>)
 8002afc:	f002 fcca 	bl	8005494 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8002b00:	2108      	movs	r1, #8
 8002b02:	4804      	ldr	r0, [pc, #16]	; (8002b14 <D_PWM_Init+0x28>)
 8002b04:	f002 fcc6 	bl	8005494 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8002b08:	210c      	movs	r1, #12
 8002b0a:	4802      	ldr	r0, [pc, #8]	; (8002b14 <D_PWM_Init+0x28>)
 8002b0c:	f002 fcc2 	bl	8005494 <HAL_TIM_PWM_Start>
}
 8002b10:	bf00      	nop
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	20000628 	.word	0x20000628

08002b18 <D_PWM_Set>:

void D_PWM_Set(int channel, int value){
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	3b01      	subs	r3, #1
 8002b26:	2b03      	cmp	r3, #3
 8002b28:	d81e      	bhi.n	8002b68 <D_PWM_Set+0x50>
 8002b2a:	a201      	add	r2, pc, #4	; (adr r2, 8002b30 <D_PWM_Set+0x18>)
 8002b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b30:	08002b41 	.word	0x08002b41
 8002b34:	08002b4b 	.word	0x08002b4b
 8002b38:	08002b55 	.word	0x08002b55
 8002b3c:	08002b5f 	.word	0x08002b5f
	switch(channel){
	case 1:
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, value);
 8002b40:	4b0c      	ldr	r3, [pc, #48]	; (8002b74 <D_PWM_Set+0x5c>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8002b48:	e00e      	b.n	8002b68 <D_PWM_Set+0x50>
	case 2:
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, value);
 8002b4a:	4b0a      	ldr	r3, [pc, #40]	; (8002b74 <D_PWM_Set+0x5c>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 8002b52:	e009      	b.n	8002b68 <D_PWM_Set+0x50>
	case 3:
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, value);
 8002b54:	4b07      	ldr	r3, [pc, #28]	; (8002b74 <D_PWM_Set+0x5c>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	683a      	ldr	r2, [r7, #0]
 8002b5a:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 8002b5c:	e004      	b.n	8002b68 <D_PWM_Set+0x50>
	case 4:
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, value);
 8002b5e:	4b05      	ldr	r3, [pc, #20]	; (8002b74 <D_PWM_Set+0x5c>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 8002b66:	bf00      	nop
	}
}
 8002b68:	bf00      	nop
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	20000628 	.word	0x20000628

08002b78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b7c:	4b0e      	ldr	r3, [pc, #56]	; (8002bb8 <HAL_Init+0x40>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a0d      	ldr	r2, [pc, #52]	; (8002bb8 <HAL_Init+0x40>)
 8002b82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b88:	4b0b      	ldr	r3, [pc, #44]	; (8002bb8 <HAL_Init+0x40>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a0a      	ldr	r2, [pc, #40]	; (8002bb8 <HAL_Init+0x40>)
 8002b8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b94:	4b08      	ldr	r3, [pc, #32]	; (8002bb8 <HAL_Init+0x40>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a07      	ldr	r2, [pc, #28]	; (8002bb8 <HAL_Init+0x40>)
 8002b9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ba0:	2003      	movs	r0, #3
 8002ba2:	f000 ffe9 	bl	8003b78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ba6:	2000      	movs	r0, #0
 8002ba8:	f000 f808 	bl	8002bbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bac:	f7ff f86e 	bl	8001c8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	40023c00 	.word	0x40023c00

08002bbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bc4:	4b12      	ldr	r3, [pc, #72]	; (8002c10 <HAL_InitTick+0x54>)
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	4b12      	ldr	r3, [pc, #72]	; (8002c14 <HAL_InitTick+0x58>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	4619      	mov	r1, r3
 8002bce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f001 f801 	bl	8003be2 <HAL_SYSTICK_Config>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e00e      	b.n	8002c08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2b0f      	cmp	r3, #15
 8002bee:	d80a      	bhi.n	8002c06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	6879      	ldr	r1, [r7, #4]
 8002bf4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002bf8:	f000 ffc9 	bl	8003b8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bfc:	4a06      	ldr	r2, [pc, #24]	; (8002c18 <HAL_InitTick+0x5c>)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
 8002c04:	e000      	b.n	8002c08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	20000018 	.word	0x20000018
 8002c14:	20000024 	.word	0x20000024
 8002c18:	20000020 	.word	0x20000020

08002c1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c20:	4b06      	ldr	r3, [pc, #24]	; (8002c3c <HAL_IncTick+0x20>)
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	461a      	mov	r2, r3
 8002c26:	4b06      	ldr	r3, [pc, #24]	; (8002c40 <HAL_IncTick+0x24>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	4a04      	ldr	r2, [pc, #16]	; (8002c40 <HAL_IncTick+0x24>)
 8002c2e:	6013      	str	r3, [r2, #0]
}
 8002c30:	bf00      	nop
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	20000024 	.word	0x20000024
 8002c40:	20000894 	.word	0x20000894

08002c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  return uwTick;
 8002c48:	4b03      	ldr	r3, [pc, #12]	; (8002c58 <HAL_GetTick+0x14>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	20000894 	.word	0x20000894

08002c5c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e0ed      	b.n	8002e4a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d102      	bne.n	8002c80 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7ff f82e 	bl	8001cdc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f042 0201 	orr.w	r2, r2, #1
 8002c8e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c90:	f7ff ffd8 	bl	8002c44 <HAL_GetTick>
 8002c94:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002c96:	e012      	b.n	8002cbe <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c98:	f7ff ffd4 	bl	8002c44 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	2b0a      	cmp	r3, #10
 8002ca4:	d90b      	bls.n	8002cbe <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002caa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2205      	movs	r2, #5
 8002cb6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e0c5      	b.n	8002e4a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f003 0301 	and.w	r3, r3, #1
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d0e5      	beq.n	8002c98 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 0202 	bic.w	r2, r2, #2
 8002cda:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002cdc:	f7ff ffb2 	bl	8002c44 <HAL_GetTick>
 8002ce0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002ce2:	e012      	b.n	8002d0a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002ce4:	f7ff ffae 	bl	8002c44 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b0a      	cmp	r3, #10
 8002cf0:	d90b      	bls.n	8002d0a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2205      	movs	r2, #5
 8002d02:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e09f      	b.n	8002e4a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f003 0302 	and.w	r3, r3, #2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d1e5      	bne.n	8002ce4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	7e1b      	ldrb	r3, [r3, #24]
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d108      	bne.n	8002d32 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	e007      	b.n	8002d42 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d40:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	7e5b      	ldrb	r3, [r3, #25]
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d108      	bne.n	8002d5c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d58:	601a      	str	r2, [r3, #0]
 8002d5a:	e007      	b.n	8002d6c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d6a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	7e9b      	ldrb	r3, [r3, #26]
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d108      	bne.n	8002d86 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f042 0220 	orr.w	r2, r2, #32
 8002d82:	601a      	str	r2, [r3, #0]
 8002d84:	e007      	b.n	8002d96 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f022 0220 	bic.w	r2, r2, #32
 8002d94:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	7edb      	ldrb	r3, [r3, #27]
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d108      	bne.n	8002db0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f022 0210 	bic.w	r2, r2, #16
 8002dac:	601a      	str	r2, [r3, #0]
 8002dae:	e007      	b.n	8002dc0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 0210 	orr.w	r2, r2, #16
 8002dbe:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	7f1b      	ldrb	r3, [r3, #28]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d108      	bne.n	8002dda <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f042 0208 	orr.w	r2, r2, #8
 8002dd6:	601a      	str	r2, [r3, #0]
 8002dd8:	e007      	b.n	8002dea <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f022 0208 	bic.w	r2, r2, #8
 8002de8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	7f5b      	ldrb	r3, [r3, #29]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d108      	bne.n	8002e04 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f042 0204 	orr.w	r2, r2, #4
 8002e00:	601a      	str	r2, [r3, #0]
 8002e02:	e007      	b.n	8002e14 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f022 0204 	bic.w	r2, r2, #4
 8002e12:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	689a      	ldr	r2, [r3, #8]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	431a      	orrs	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	431a      	orrs	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	695b      	ldr	r3, [r3, #20]
 8002e28:	ea42 0103 	orr.w	r1, r2, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	1e5a      	subs	r2, r3, #1
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3710      	adds	r7, #16
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
	...

08002e54 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b087      	sub	sp, #28
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e6a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002e6c:	7cfb      	ldrb	r3, [r7, #19]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d003      	beq.n	8002e7a <HAL_CAN_ConfigFilter+0x26>
 8002e72:	7cfb      	ldrb	r3, [r7, #19]
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	f040 80be 	bne.w	8002ff6 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002e7a:	4b65      	ldr	r3, [pc, #404]	; (8003010 <HAL_CAN_ConfigFilter+0x1bc>)
 8002e7c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002e84:	f043 0201 	orr.w	r2, r3, #1
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002e94:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea8:	021b      	lsls	r3, r3, #8
 8002eaa:	431a      	orrs	r2, r3
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	f003 031f 	and.w	r3, r3, #31
 8002eba:	2201      	movs	r2, #1
 8002ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	43db      	mvns	r3, r3
 8002ecc:	401a      	ands	r2, r3
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	69db      	ldr	r3, [r3, #28]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d123      	bne.n	8002f24 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	401a      	ands	r2, r3
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002efa:	683a      	ldr	r2, [r7, #0]
 8002efc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002efe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	3248      	adds	r2, #72	; 0x48
 8002f04:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002f18:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002f1a:	6979      	ldr	r1, [r7, #20]
 8002f1c:	3348      	adds	r3, #72	; 0x48
 8002f1e:	00db      	lsls	r3, r3, #3
 8002f20:	440b      	add	r3, r1
 8002f22:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	69db      	ldr	r3, [r3, #28]
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d122      	bne.n	8002f72 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	431a      	orrs	r2, r3
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002f4c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	3248      	adds	r2, #72	; 0x48
 8002f52:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002f66:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002f68:	6979      	ldr	r1, [r7, #20]
 8002f6a:	3348      	adds	r3, #72	; 0x48
 8002f6c:	00db      	lsls	r3, r3, #3
 8002f6e:	440b      	add	r3, r1
 8002f70:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	699b      	ldr	r3, [r3, #24]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d109      	bne.n	8002f8e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	43db      	mvns	r3, r3
 8002f84:	401a      	ands	r2, r3
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002f8c:	e007      	b.n	8002f9e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	431a      	orrs	r2, r3
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d109      	bne.n	8002fba <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	43db      	mvns	r3, r3
 8002fb0:	401a      	ands	r2, r3
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002fb8:	e007      	b.n	8002fca <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	431a      	orrs	r2, r3
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	6a1b      	ldr	r3, [r3, #32]
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d107      	bne.n	8002fe2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	431a      	orrs	r2, r3
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002fe8:	f023 0201 	bic.w	r2, r3, #1
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	e006      	b.n	8003004 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffa:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
  }
}
 8003004:	4618      	mov	r0, r3
 8003006:	371c      	adds	r7, #28
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr
 8003010:	40006400 	.word	0x40006400

08003014 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003022:	b2db      	uxtb	r3, r3
 8003024:	2b01      	cmp	r3, #1
 8003026:	d12e      	bne.n	8003086 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2202      	movs	r2, #2
 800302c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f022 0201 	bic.w	r2, r2, #1
 800303e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003040:	f7ff fe00 	bl	8002c44 <HAL_GetTick>
 8003044:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003046:	e012      	b.n	800306e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003048:	f7ff fdfc 	bl	8002c44 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b0a      	cmp	r3, #10
 8003054:	d90b      	bls.n	800306e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2205      	movs	r2, #5
 8003066:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e012      	b.n	8003094 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f003 0301 	and.w	r3, r3, #1
 8003078:	2b00      	cmp	r3, #0
 800307a:	d1e5      	bne.n	8003048 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003082:	2300      	movs	r3, #0
 8003084:	e006      	b.n	8003094 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
  }
}
 8003094:	4618      	mov	r0, r3
 8003096:	3710      	adds	r7, #16
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800309c:	b480      	push	{r7}
 800309e:	b089      	sub	sp, #36	; 0x24
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
 80030a8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030b0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80030ba:	7ffb      	ldrb	r3, [r7, #31]
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d003      	beq.n	80030c8 <HAL_CAN_AddTxMessage+0x2c>
 80030c0:	7ffb      	ldrb	r3, [r7, #31]
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	f040 80b8 	bne.w	8003238 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d10a      	bne.n	80030e8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d105      	bne.n	80030e8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f000 80a0 	beq.w	8003228 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	0e1b      	lsrs	r3, r3, #24
 80030ec:	f003 0303 	and.w	r3, r3, #3
 80030f0:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d907      	bls.n	8003108 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e09e      	b.n	8003246 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003108:	2201      	movs	r2, #1
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	409a      	lsls	r2, r3
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10d      	bne.n	8003136 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003124:	68f9      	ldr	r1, [r7, #12]
 8003126:	6809      	ldr	r1, [r1, #0]
 8003128:	431a      	orrs	r2, r3
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	3318      	adds	r3, #24
 800312e:	011b      	lsls	r3, r3, #4
 8003130:	440b      	add	r3, r1
 8003132:	601a      	str	r2, [r3, #0]
 8003134:	e00f      	b.n	8003156 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003140:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003146:	68f9      	ldr	r1, [r7, #12]
 8003148:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800314a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	3318      	adds	r3, #24
 8003150:	011b      	lsls	r3, r3, #4
 8003152:	440b      	add	r3, r1
 8003154:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6819      	ldr	r1, [r3, #0]
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	691a      	ldr	r2, [r3, #16]
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	3318      	adds	r3, #24
 8003162:	011b      	lsls	r3, r3, #4
 8003164:	440b      	add	r3, r1
 8003166:	3304      	adds	r3, #4
 8003168:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	7d1b      	ldrb	r3, [r3, #20]
 800316e:	2b01      	cmp	r3, #1
 8003170:	d111      	bne.n	8003196 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	3318      	adds	r3, #24
 800317a:	011b      	lsls	r3, r3, #4
 800317c:	4413      	add	r3, r2
 800317e:	3304      	adds	r3, #4
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	6811      	ldr	r1, [r2, #0]
 8003186:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	3318      	adds	r3, #24
 800318e:	011b      	lsls	r3, r3, #4
 8003190:	440b      	add	r3, r1
 8003192:	3304      	adds	r3, #4
 8003194:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	3307      	adds	r3, #7
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	061a      	lsls	r2, r3, #24
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	3306      	adds	r3, #6
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	041b      	lsls	r3, r3, #16
 80031a6:	431a      	orrs	r2, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	3305      	adds	r3, #5
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	021b      	lsls	r3, r3, #8
 80031b0:	4313      	orrs	r3, r2
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	3204      	adds	r2, #4
 80031b6:	7812      	ldrb	r2, [r2, #0]
 80031b8:	4610      	mov	r0, r2
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	6811      	ldr	r1, [r2, #0]
 80031be:	ea43 0200 	orr.w	r2, r3, r0
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	011b      	lsls	r3, r3, #4
 80031c6:	440b      	add	r3, r1
 80031c8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80031cc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	3303      	adds	r3, #3
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	061a      	lsls	r2, r3, #24
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	3302      	adds	r3, #2
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	041b      	lsls	r3, r3, #16
 80031de:	431a      	orrs	r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	3301      	adds	r3, #1
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	021b      	lsls	r3, r3, #8
 80031e8:	4313      	orrs	r3, r2
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	7812      	ldrb	r2, [r2, #0]
 80031ee:	4610      	mov	r0, r2
 80031f0:	68fa      	ldr	r2, [r7, #12]
 80031f2:	6811      	ldr	r1, [r2, #0]
 80031f4:	ea43 0200 	orr.w	r2, r3, r0
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	011b      	lsls	r3, r3, #4
 80031fc:	440b      	add	r3, r1
 80031fe:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003202:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	3318      	adds	r3, #24
 800320c:	011b      	lsls	r3, r3, #4
 800320e:	4413      	add	r3, r2
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68fa      	ldr	r2, [r7, #12]
 8003214:	6811      	ldr	r1, [r2, #0]
 8003216:	f043 0201 	orr.w	r2, r3, #1
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	3318      	adds	r3, #24
 800321e:	011b      	lsls	r3, r3, #4
 8003220:	440b      	add	r3, r1
 8003222:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003224:	2300      	movs	r3, #0
 8003226:	e00e      	b.n	8003246 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e006      	b.n	8003246 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
  }
}
 8003246:	4618      	mov	r0, r3
 8003248:	3724      	adds	r7, #36	; 0x24
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr

08003252 <HAL_CAN_AbortTxRequest>:
  * @param  TxMailboxes List of the Tx Mailboxes to abort.
  *         This parameter can be any combination of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AbortTxRequest(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8003252:	b480      	push	{r7}
 8003254:	b085      	sub	sp, #20
 8003256:	af00      	add	r7, sp, #0
 8003258:	6078      	str	r0, [r7, #4]
 800325a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003262:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8003264:	7bfb      	ldrb	r3, [r7, #15]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d002      	beq.n	8003270 <HAL_CAN_AbortTxRequest+0x1e>
 800326a:	7bfb      	ldrb	r3, [r7, #15]
 800326c:	2b02      	cmp	r3, #2
 800326e:	d128      	bne.n	80032c2 <HAL_CAN_AbortTxRequest+0x70>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 */
    if ((TxMailboxes & CAN_TX_MAILBOX0) != 0U)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	f003 0301 	and.w	r3, r3, #1
 8003276:	2b00      	cmp	r3, #0
 8003278:	d007      	beq.n	800328a <HAL_CAN_AbortTxRequest+0x38>
    {
      /* Add cancellation request for Tx Mailbox 0 */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ0);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689a      	ldr	r2, [r3, #8]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003288:	609a      	str	r2, [r3, #8]
    }

    /* Check Tx Mailbox 1 */
    if ((TxMailboxes & CAN_TX_MAILBOX1) != 0U)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	f003 0302 	and.w	r3, r3, #2
 8003290:	2b00      	cmp	r3, #0
 8003292:	d007      	beq.n	80032a4 <HAL_CAN_AbortTxRequest+0x52>
    {
      /* Add cancellation request for Tx Mailbox 1 */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ1);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	689a      	ldr	r2, [r3, #8]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032a2:	609a      	str	r2, [r3, #8]
    }

    /* Check Tx Mailbox 2 */
    if ((TxMailboxes & CAN_TX_MAILBOX2) != 0U)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	f003 0304 	and.w	r3, r3, #4
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d007      	beq.n	80032be <HAL_CAN_AbortTxRequest+0x6c>
    {
      /* Add cancellation request for Tx Mailbox 2 */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ2);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	689a      	ldr	r2, [r3, #8]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80032bc:	609a      	str	r2, [r3, #8]
    }

    /* Return function status */
    return HAL_OK;
 80032be:	2300      	movs	r3, #0
 80032c0:	e006      	b.n	80032d0 <HAL_CAN_AbortTxRequest+0x7e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
  }
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3714      	adds	r7, #20
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80032e4:	2300      	movs	r3, #0
 80032e6:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032ee:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80032f0:	7afb      	ldrb	r3, [r7, #11]
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d002      	beq.n	80032fc <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80032f6:	7afb      	ldrb	r3, [r7, #11]
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d11d      	bne.n	8003338 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d002      	beq.n	8003310 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	3301      	adds	r3, #1
 800330e:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d002      	beq.n	8003324 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	3301      	adds	r3, #1
 8003322:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d002      	beq.n	8003338 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	3301      	adds	r3, #1
 8003336:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003338:	68fb      	ldr	r3, [r7, #12]
}
 800333a:	4618      	mov	r0, r3
 800333c:	3714      	adds	r7, #20
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr

08003346 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003346:	b480      	push	{r7}
 8003348:	b087      	sub	sp, #28
 800334a:	af00      	add	r7, sp, #0
 800334c:	60f8      	str	r0, [r7, #12]
 800334e:	60b9      	str	r1, [r7, #8]
 8003350:	607a      	str	r2, [r7, #4]
 8003352:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f893 3020 	ldrb.w	r3, [r3, #32]
 800335a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800335c:	7dfb      	ldrb	r3, [r7, #23]
 800335e:	2b01      	cmp	r3, #1
 8003360:	d003      	beq.n	800336a <HAL_CAN_GetRxMessage+0x24>
 8003362:	7dfb      	ldrb	r3, [r7, #23]
 8003364:	2b02      	cmp	r3, #2
 8003366:	f040 80f3 	bne.w	8003550 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d10e      	bne.n	800338e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	f003 0303 	and.w	r3, r3, #3
 800337a:	2b00      	cmp	r3, #0
 800337c:	d116      	bne.n	80033ac <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003382:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e0e7      	b.n	800355e <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	691b      	ldr	r3, [r3, #16]
 8003394:	f003 0303 	and.w	r3, r3, #3
 8003398:	2b00      	cmp	r3, #0
 800339a:	d107      	bne.n	80033ac <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e0d8      	b.n	800355e <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	331b      	adds	r3, #27
 80033b4:	011b      	lsls	r3, r3, #4
 80033b6:	4413      	add	r3, r2
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0204 	and.w	r2, r3, #4
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d10c      	bne.n	80033e4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	331b      	adds	r3, #27
 80033d2:	011b      	lsls	r3, r3, #4
 80033d4:	4413      	add	r3, r2
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	0d5b      	lsrs	r3, r3, #21
 80033da:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	e00b      	b.n	80033fc <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	331b      	adds	r3, #27
 80033ec:	011b      	lsls	r3, r3, #4
 80033ee:	4413      	add	r3, r2
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	08db      	lsrs	r3, r3, #3
 80033f4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	331b      	adds	r3, #27
 8003404:	011b      	lsls	r3, r3, #4
 8003406:	4413      	add	r3, r2
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0202 	and.w	r2, r3, #2
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	331b      	adds	r3, #27
 800341a:	011b      	lsls	r3, r3, #4
 800341c:	4413      	add	r3, r2
 800341e:	3304      	adds	r3, #4
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 020f 	and.w	r2, r3, #15
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	331b      	adds	r3, #27
 8003432:	011b      	lsls	r3, r3, #4
 8003434:	4413      	add	r3, r2
 8003436:	3304      	adds	r3, #4
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	0a1b      	lsrs	r3, r3, #8
 800343c:	b2da      	uxtb	r2, r3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	331b      	adds	r3, #27
 800344a:	011b      	lsls	r3, r3, #4
 800344c:	4413      	add	r3, r2
 800344e:	3304      	adds	r3, #4
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	0c1b      	lsrs	r3, r3, #16
 8003454:	b29a      	uxth	r2, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	011b      	lsls	r3, r3, #4
 8003462:	4413      	add	r3, r2
 8003464:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	b2da      	uxtb	r2, r3
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	011b      	lsls	r3, r3, #4
 8003478:	4413      	add	r3, r2
 800347a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	0a1a      	lsrs	r2, r3, #8
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	3301      	adds	r3, #1
 8003486:	b2d2      	uxtb	r2, r2
 8003488:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	011b      	lsls	r3, r3, #4
 8003492:	4413      	add	r3, r2
 8003494:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	0c1a      	lsrs	r2, r3, #16
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	3302      	adds	r3, #2
 80034a0:	b2d2      	uxtb	r2, r2
 80034a2:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	011b      	lsls	r3, r3, #4
 80034ac:	4413      	add	r3, r2
 80034ae:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	0e1a      	lsrs	r2, r3, #24
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	3303      	adds	r3, #3
 80034ba:	b2d2      	uxtb	r2, r2
 80034bc:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	011b      	lsls	r3, r3, #4
 80034c6:	4413      	add	r3, r2
 80034c8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	3304      	adds	r3, #4
 80034d2:	b2d2      	uxtb	r2, r2
 80034d4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	011b      	lsls	r3, r3, #4
 80034de:	4413      	add	r3, r2
 80034e0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	0a1a      	lsrs	r2, r3, #8
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	3305      	adds	r3, #5
 80034ec:	b2d2      	uxtb	r2, r2
 80034ee:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	011b      	lsls	r3, r3, #4
 80034f8:	4413      	add	r3, r2
 80034fa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	0c1a      	lsrs	r2, r3, #16
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	3306      	adds	r3, #6
 8003506:	b2d2      	uxtb	r2, r2
 8003508:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	011b      	lsls	r3, r3, #4
 8003512:	4413      	add	r3, r2
 8003514:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	0e1a      	lsrs	r2, r3, #24
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	3307      	adds	r3, #7
 8003520:	b2d2      	uxtb	r2, r2
 8003522:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d108      	bne.n	800353c <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	68da      	ldr	r2, [r3, #12]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f042 0220 	orr.w	r2, r2, #32
 8003538:	60da      	str	r2, [r3, #12]
 800353a:	e007      	b.n	800354c <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	691a      	ldr	r2, [r3, #16]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f042 0220 	orr.w	r2, r2, #32
 800354a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800354c:	2300      	movs	r3, #0
 800354e:	e006      	b.n	800355e <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003554:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
  }
}
 800355e:	4618      	mov	r0, r3
 8003560:	371c      	adds	r7, #28
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr

0800356a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800356a:	b480      	push	{r7}
 800356c:	b085      	sub	sp, #20
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
 8003572:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f893 3020 	ldrb.w	r3, [r3, #32]
 800357a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800357c:	7bfb      	ldrb	r3, [r7, #15]
 800357e:	2b01      	cmp	r3, #1
 8003580:	d002      	beq.n	8003588 <HAL_CAN_ActivateNotification+0x1e>
 8003582:	7bfb      	ldrb	r3, [r7, #15]
 8003584:	2b02      	cmp	r3, #2
 8003586:	d109      	bne.n	800359c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6959      	ldr	r1, [r3, #20]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	430a      	orrs	r2, r1
 8003596:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003598:	2300      	movs	r3, #0
 800359a:	e006      	b.n	80035aa <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
  }
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3714      	adds	r7, #20
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr

080035b6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b08a      	sub	sp, #40	; 0x28
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80035be:	2300      	movs	r3, #0
 80035c0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	695b      	ldr	r3, [r3, #20]
 80035c8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	691b      	ldr	r3, [r3, #16]
 80035e8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	699b      	ldr	r3, [r3, #24]
 80035f0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80035f2:	6a3b      	ldr	r3, [r7, #32]
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d07c      	beq.n	80036f6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	2b00      	cmp	r3, #0
 8003604:	d023      	beq.n	800364e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2201      	movs	r2, #1
 800360c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	f003 0302 	and.w	r3, r3, #2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d003      	beq.n	8003620 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f7fe fafb 	bl	8001c14 <HAL_CAN_TxMailbox0CompleteCallback>
 800361e:	e016      	b.n	800364e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003620:	69bb      	ldr	r3, [r7, #24]
 8003622:	f003 0304 	and.w	r3, r3, #4
 8003626:	2b00      	cmp	r3, #0
 8003628:	d004      	beq.n	8003634 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800362a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800362c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003630:	627b      	str	r3, [r7, #36]	; 0x24
 8003632:	e00c      	b.n	800364e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	f003 0308 	and.w	r3, r3, #8
 800363a:	2b00      	cmp	r3, #0
 800363c:	d004      	beq.n	8003648 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800363e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003640:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003644:	627b      	str	r3, [r7, #36]	; 0x24
 8003646:	e002      	b.n	800364e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f000 f96b 	bl	8003924 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003654:	2b00      	cmp	r3, #0
 8003656:	d024      	beq.n	80036a2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003660:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003668:	2b00      	cmp	r3, #0
 800366a:	d003      	beq.n	8003674 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	f7fe fadb 	bl	8001c28 <HAL_CAN_TxMailbox1CompleteCallback>
 8003672:	e016      	b.n	80036a2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800367a:	2b00      	cmp	r3, #0
 800367c:	d004      	beq.n	8003688 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800367e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003680:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003684:	627b      	str	r3, [r7, #36]	; 0x24
 8003686:	e00c      	b.n	80036a2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800368e:	2b00      	cmp	r3, #0
 8003690:	d004      	beq.n	800369c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003694:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003698:	627b      	str	r3, [r7, #36]	; 0x24
 800369a:	e002      	b.n	80036a2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	f000 f94b 	bl	8003938 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d024      	beq.n	80036f6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80036b4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d003      	beq.n	80036c8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f7fe fabb 	bl	8001c3c <HAL_CAN_TxMailbox2CompleteCallback>
 80036c6:	e016      	b.n	80036f6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80036c8:	69bb      	ldr	r3, [r7, #24]
 80036ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d004      	beq.n	80036dc <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80036d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036d8:	627b      	str	r3, [r7, #36]	; 0x24
 80036da:	e00c      	b.n	80036f6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d004      	beq.n	80036f0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80036e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036ec:	627b      	str	r3, [r7, #36]	; 0x24
 80036ee:	e002      	b.n	80036f6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	f000 f92b 	bl	800394c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80036f6:	6a3b      	ldr	r3, [r7, #32]
 80036f8:	f003 0308 	and.w	r3, r3, #8
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d00c      	beq.n	800371a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	f003 0310 	and.w	r3, r3, #16
 8003706:	2b00      	cmp	r3, #0
 8003708:	d007      	beq.n	800371a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800370a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003710:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2210      	movs	r2, #16
 8003718:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800371a:	6a3b      	ldr	r3, [r7, #32]
 800371c:	f003 0304 	and.w	r3, r3, #4
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00b      	beq.n	800373c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	f003 0308 	and.w	r3, r3, #8
 800372a:	2b00      	cmp	r3, #0
 800372c:	d006      	beq.n	800373c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2208      	movs	r2, #8
 8003734:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f000 f912 	bl	8003960 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800373c:	6a3b      	ldr	r3, [r7, #32]
 800373e:	f003 0302 	and.w	r3, r3, #2
 8003742:	2b00      	cmp	r3, #0
 8003744:	d009      	beq.n	800375a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	f003 0303 	and.w	r3, r3, #3
 8003750:	2b00      	cmp	r3, #0
 8003752:	d002      	beq.n	800375a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f7fe fa4b 	bl	8001bf0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800375a:	6a3b      	ldr	r3, [r7, #32]
 800375c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003760:	2b00      	cmp	r3, #0
 8003762:	d00c      	beq.n	800377e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	f003 0310 	and.w	r3, r3, #16
 800376a:	2b00      	cmp	r3, #0
 800376c:	d007      	beq.n	800377e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800376e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003770:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003774:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	2210      	movs	r2, #16
 800377c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800377e:	6a3b      	ldr	r3, [r7, #32]
 8003780:	f003 0320 	and.w	r3, r3, #32
 8003784:	2b00      	cmp	r3, #0
 8003786:	d00b      	beq.n	80037a0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	f003 0308 	and.w	r3, r3, #8
 800378e:	2b00      	cmp	r3, #0
 8003790:	d006      	beq.n	80037a0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	2208      	movs	r2, #8
 8003798:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f000 f8f4 	bl	8003988 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80037a0:	6a3b      	ldr	r3, [r7, #32]
 80037a2:	f003 0310 	and.w	r3, r3, #16
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d009      	beq.n	80037be <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	691b      	ldr	r3, [r3, #16]
 80037b0:	f003 0303 	and.w	r3, r3, #3
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d002      	beq.n	80037be <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f000 f8db 	bl	8003974 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80037be:	6a3b      	ldr	r3, [r7, #32]
 80037c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d00b      	beq.n	80037e0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	f003 0310 	and.w	r3, r3, #16
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d006      	beq.n	80037e0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2210      	movs	r2, #16
 80037d8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f000 f8de 	bl	800399c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80037e0:	6a3b      	ldr	r3, [r7, #32]
 80037e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00b      	beq.n	8003802 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	f003 0308 	and.w	r3, r3, #8
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d006      	beq.n	8003802 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2208      	movs	r2, #8
 80037fa:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f000 f8d7 	bl	80039b0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003802:	6a3b      	ldr	r3, [r7, #32]
 8003804:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d07b      	beq.n	8003904 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	f003 0304 	and.w	r3, r3, #4
 8003812:	2b00      	cmp	r3, #0
 8003814:	d072      	beq.n	80038fc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003816:	6a3b      	ldr	r3, [r7, #32]
 8003818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381c:	2b00      	cmp	r3, #0
 800381e:	d008      	beq.n	8003832 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003826:	2b00      	cmp	r3, #0
 8003828:	d003      	beq.n	8003832 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800382a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382c:	f043 0301 	orr.w	r3, r3, #1
 8003830:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003832:	6a3b      	ldr	r3, [r7, #32]
 8003834:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003838:	2b00      	cmp	r3, #0
 800383a:	d008      	beq.n	800384e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003848:	f043 0302 	orr.w	r3, r3, #2
 800384c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800384e:	6a3b      	ldr	r3, [r7, #32]
 8003850:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003854:	2b00      	cmp	r3, #0
 8003856:	d008      	beq.n	800386a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800385e:	2b00      	cmp	r3, #0
 8003860:	d003      	beq.n	800386a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003864:	f043 0304 	orr.w	r3, r3, #4
 8003868:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800386a:	6a3b      	ldr	r3, [r7, #32]
 800386c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003870:	2b00      	cmp	r3, #0
 8003872:	d043      	beq.n	80038fc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800387a:	2b00      	cmp	r3, #0
 800387c:	d03e      	beq.n	80038fc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003884:	2b60      	cmp	r3, #96	; 0x60
 8003886:	d02b      	beq.n	80038e0 <HAL_CAN_IRQHandler+0x32a>
 8003888:	2b60      	cmp	r3, #96	; 0x60
 800388a:	d82e      	bhi.n	80038ea <HAL_CAN_IRQHandler+0x334>
 800388c:	2b50      	cmp	r3, #80	; 0x50
 800388e:	d022      	beq.n	80038d6 <HAL_CAN_IRQHandler+0x320>
 8003890:	2b50      	cmp	r3, #80	; 0x50
 8003892:	d82a      	bhi.n	80038ea <HAL_CAN_IRQHandler+0x334>
 8003894:	2b40      	cmp	r3, #64	; 0x40
 8003896:	d019      	beq.n	80038cc <HAL_CAN_IRQHandler+0x316>
 8003898:	2b40      	cmp	r3, #64	; 0x40
 800389a:	d826      	bhi.n	80038ea <HAL_CAN_IRQHandler+0x334>
 800389c:	2b30      	cmp	r3, #48	; 0x30
 800389e:	d010      	beq.n	80038c2 <HAL_CAN_IRQHandler+0x30c>
 80038a0:	2b30      	cmp	r3, #48	; 0x30
 80038a2:	d822      	bhi.n	80038ea <HAL_CAN_IRQHandler+0x334>
 80038a4:	2b10      	cmp	r3, #16
 80038a6:	d002      	beq.n	80038ae <HAL_CAN_IRQHandler+0x2f8>
 80038a8:	2b20      	cmp	r3, #32
 80038aa:	d005      	beq.n	80038b8 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80038ac:	e01d      	b.n	80038ea <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80038ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b0:	f043 0308 	orr.w	r3, r3, #8
 80038b4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038b6:	e019      	b.n	80038ec <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80038b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ba:	f043 0310 	orr.w	r3, r3, #16
 80038be:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038c0:	e014      	b.n	80038ec <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80038c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c4:	f043 0320 	orr.w	r3, r3, #32
 80038c8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038ca:	e00f      	b.n	80038ec <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80038cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038d2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038d4:	e00a      	b.n	80038ec <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80038d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038dc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038de:	e005      	b.n	80038ec <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80038e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038e6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038e8:	e000      	b.n	80038ec <HAL_CAN_IRQHandler+0x336>
            break;
 80038ea:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	699a      	ldr	r2, [r3, #24]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80038fa:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2204      	movs	r2, #4
 8003902:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003906:	2b00      	cmp	r3, #0
 8003908:	d008      	beq.n	800391c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800390e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003910:	431a      	orrs	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 f854 	bl	80039c4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800391c:	bf00      	nop
 800391e:	3728      	adds	r7, #40	; 0x28
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800392c:	bf00      	nop
 800392e:	370c      	adds	r7, #12
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr

08003938 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003968:	bf00      	nop
 800396a:	370c      	adds	r7, #12
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800397c:	bf00      	nop
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80039cc:	bf00      	nop
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f003 0307 	and.w	r3, r3, #7
 80039e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039e8:	4b0c      	ldr	r3, [pc, #48]	; (8003a1c <__NVIC_SetPriorityGrouping+0x44>)
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039ee:	68ba      	ldr	r2, [r7, #8]
 80039f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039f4:	4013      	ands	r3, r2
 80039f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a0a:	4a04      	ldr	r2, [pc, #16]	; (8003a1c <__NVIC_SetPriorityGrouping+0x44>)
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	60d3      	str	r3, [r2, #12]
}
 8003a10:	bf00      	nop
 8003a12:	3714      	adds	r7, #20
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr
 8003a1c:	e000ed00 	.word	0xe000ed00

08003a20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a20:	b480      	push	{r7}
 8003a22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a24:	4b04      	ldr	r3, [pc, #16]	; (8003a38 <__NVIC_GetPriorityGrouping+0x18>)
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	0a1b      	lsrs	r3, r3, #8
 8003a2a:	f003 0307 	and.w	r3, r3, #7
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr
 8003a38:	e000ed00 	.word	0xe000ed00

08003a3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	4603      	mov	r3, r0
 8003a44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	db0b      	blt.n	8003a66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a4e:	79fb      	ldrb	r3, [r7, #7]
 8003a50:	f003 021f 	and.w	r2, r3, #31
 8003a54:	4907      	ldr	r1, [pc, #28]	; (8003a74 <__NVIC_EnableIRQ+0x38>)
 8003a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a5a:	095b      	lsrs	r3, r3, #5
 8003a5c:	2001      	movs	r0, #1
 8003a5e:	fa00 f202 	lsl.w	r2, r0, r2
 8003a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a66:	bf00      	nop
 8003a68:	370c      	adds	r7, #12
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	e000e100 	.word	0xe000e100

08003a78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	4603      	mov	r3, r0
 8003a80:	6039      	str	r1, [r7, #0]
 8003a82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	db0a      	blt.n	8003aa2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	b2da      	uxtb	r2, r3
 8003a90:	490c      	ldr	r1, [pc, #48]	; (8003ac4 <__NVIC_SetPriority+0x4c>)
 8003a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a96:	0112      	lsls	r2, r2, #4
 8003a98:	b2d2      	uxtb	r2, r2
 8003a9a:	440b      	add	r3, r1
 8003a9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003aa0:	e00a      	b.n	8003ab8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	b2da      	uxtb	r2, r3
 8003aa6:	4908      	ldr	r1, [pc, #32]	; (8003ac8 <__NVIC_SetPriority+0x50>)
 8003aa8:	79fb      	ldrb	r3, [r7, #7]
 8003aaa:	f003 030f 	and.w	r3, r3, #15
 8003aae:	3b04      	subs	r3, #4
 8003ab0:	0112      	lsls	r2, r2, #4
 8003ab2:	b2d2      	uxtb	r2, r2
 8003ab4:	440b      	add	r3, r1
 8003ab6:	761a      	strb	r2, [r3, #24]
}
 8003ab8:	bf00      	nop
 8003aba:	370c      	adds	r7, #12
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr
 8003ac4:	e000e100 	.word	0xe000e100
 8003ac8:	e000ed00 	.word	0xe000ed00

08003acc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b089      	sub	sp, #36	; 0x24
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f003 0307 	and.w	r3, r3, #7
 8003ade:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	f1c3 0307 	rsb	r3, r3, #7
 8003ae6:	2b04      	cmp	r3, #4
 8003ae8:	bf28      	it	cs
 8003aea:	2304      	movcs	r3, #4
 8003aec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	3304      	adds	r3, #4
 8003af2:	2b06      	cmp	r3, #6
 8003af4:	d902      	bls.n	8003afc <NVIC_EncodePriority+0x30>
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	3b03      	subs	r3, #3
 8003afa:	e000      	b.n	8003afe <NVIC_EncodePriority+0x32>
 8003afc:	2300      	movs	r3, #0
 8003afe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0a:	43da      	mvns	r2, r3
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	401a      	ands	r2, r3
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b14:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b1e:	43d9      	mvns	r1, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b24:	4313      	orrs	r3, r2
         );
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3724      	adds	r7, #36	; 0x24
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
	...

08003b34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b082      	sub	sp, #8
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b44:	d301      	bcc.n	8003b4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b46:	2301      	movs	r3, #1
 8003b48:	e00f      	b.n	8003b6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b4a:	4a0a      	ldr	r2, [pc, #40]	; (8003b74 <SysTick_Config+0x40>)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b52:	210f      	movs	r1, #15
 8003b54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b58:	f7ff ff8e 	bl	8003a78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b5c:	4b05      	ldr	r3, [pc, #20]	; (8003b74 <SysTick_Config+0x40>)
 8003b5e:	2200      	movs	r2, #0
 8003b60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b62:	4b04      	ldr	r3, [pc, #16]	; (8003b74 <SysTick_Config+0x40>)
 8003b64:	2207      	movs	r2, #7
 8003b66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3708      	adds	r7, #8
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	e000e010 	.word	0xe000e010

08003b78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f7ff ff29 	bl	80039d8 <__NVIC_SetPriorityGrouping>
}
 8003b86:	bf00      	nop
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b8e:	b580      	push	{r7, lr}
 8003b90:	b086      	sub	sp, #24
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	4603      	mov	r3, r0
 8003b96:	60b9      	str	r1, [r7, #8]
 8003b98:	607a      	str	r2, [r7, #4]
 8003b9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ba0:	f7ff ff3e 	bl	8003a20 <__NVIC_GetPriorityGrouping>
 8003ba4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	68b9      	ldr	r1, [r7, #8]
 8003baa:	6978      	ldr	r0, [r7, #20]
 8003bac:	f7ff ff8e 	bl	8003acc <NVIC_EncodePriority>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bb6:	4611      	mov	r1, r2
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7ff ff5d 	bl	8003a78 <__NVIC_SetPriority>
}
 8003bbe:	bf00      	nop
 8003bc0:	3718      	adds	r7, #24
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b082      	sub	sp, #8
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	4603      	mov	r3, r0
 8003bce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7ff ff31 	bl	8003a3c <__NVIC_EnableIRQ>
}
 8003bda:	bf00      	nop
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b082      	sub	sp, #8
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f7ff ffa2 	bl	8003b34 <SysTick_Config>
 8003bf0:	4603      	mov	r3, r0
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3708      	adds	r7, #8
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
	...

08003bfc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c04:	2300      	movs	r3, #0
 8003c06:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c08:	f7ff f81c 	bl	8002c44 <HAL_GetTick>
 8003c0c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d101      	bne.n	8003c18 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e099      	b.n	8003d4c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 0201 	bic.w	r2, r2, #1
 8003c36:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c38:	e00f      	b.n	8003c5a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c3a:	f7ff f803 	bl	8002c44 <HAL_GetTick>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	2b05      	cmp	r3, #5
 8003c46:	d908      	bls.n	8003c5a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2220      	movs	r2, #32
 8003c4c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2203      	movs	r2, #3
 8003c52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e078      	b.n	8003d4c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d1e8      	bne.n	8003c3a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c70:	697a      	ldr	r2, [r7, #20]
 8003c72:	4b38      	ldr	r3, [pc, #224]	; (8003d54 <HAL_DMA_Init+0x158>)
 8003c74:	4013      	ands	r3, r2
 8003c76:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685a      	ldr	r2, [r3, #4]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c86:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	691b      	ldr	r3, [r3, #16]
 8003c8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	699b      	ldr	r3, [r3, #24]
 8003c98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6a1b      	ldr	r3, [r3, #32]
 8003ca4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ca6:	697a      	ldr	r2, [r7, #20]
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb0:	2b04      	cmp	r3, #4
 8003cb2:	d107      	bne.n	8003cc4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	697a      	ldr	r2, [r7, #20]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	697a      	ldr	r2, [r7, #20]
 8003cca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	f023 0307 	bic.w	r3, r3, #7
 8003cda:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce0:	697a      	ldr	r2, [r7, #20]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cea:	2b04      	cmp	r3, #4
 8003cec:	d117      	bne.n	8003d1e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d00e      	beq.n	8003d1e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f000 fb01 	bl	8004308 <DMA_CheckFifoParam>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d008      	beq.n	8003d1e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2240      	movs	r2, #64	; 0x40
 8003d10:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2201      	movs	r2, #1
 8003d16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e016      	b.n	8003d4c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f000 fab8 	bl	800429c <DMA_CalcBaseAndBitshift>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d34:	223f      	movs	r2, #63	; 0x3f
 8003d36:	409a      	lsls	r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2201      	movs	r2, #1
 8003d46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003d4a:	2300      	movs	r3, #0
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3718      	adds	r7, #24
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	f010803f 	.word	0xf010803f

08003d58 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
 8003d64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d66:	2300      	movs	r3, #0
 8003d68:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d6e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d101      	bne.n	8003d7e <HAL_DMA_Start_IT+0x26>
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	e040      	b.n	8003e00 <HAL_DMA_Start_IT+0xa8>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d12f      	bne.n	8003df2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2202      	movs	r2, #2
 8003d96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	68b9      	ldr	r1, [r7, #8]
 8003da6:	68f8      	ldr	r0, [r7, #12]
 8003da8:	f000 fa4a 	bl	8004240 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db0:	223f      	movs	r2, #63	; 0x3f
 8003db2:	409a      	lsls	r2, r3
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f042 0216 	orr.w	r2, r2, #22
 8003dc6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d007      	beq.n	8003de0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f042 0208 	orr.w	r2, r2, #8
 8003dde:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f042 0201 	orr.w	r2, r2, #1
 8003dee:	601a      	str	r2, [r3, #0]
 8003df0:	e005      	b.n	8003dfe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003dfa:	2302      	movs	r3, #2
 8003dfc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003dfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3718      	adds	r7, #24
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e14:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003e16:	f7fe ff15 	bl	8002c44 <HAL_GetTick>
 8003e1a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d008      	beq.n	8003e3a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2280      	movs	r2, #128	; 0x80
 8003e2c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e052      	b.n	8003ee0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f022 0216 	bic.w	r2, r2, #22
 8003e48:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	695a      	ldr	r2, [r3, #20]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e58:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d103      	bne.n	8003e6a <HAL_DMA_Abort+0x62>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d007      	beq.n	8003e7a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f022 0208 	bic.w	r2, r2, #8
 8003e78:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f022 0201 	bic.w	r2, r2, #1
 8003e88:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e8a:	e013      	b.n	8003eb4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e8c:	f7fe feda 	bl	8002c44 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b05      	cmp	r3, #5
 8003e98:	d90c      	bls.n	8003eb4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2220      	movs	r2, #32
 8003e9e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2203      	movs	r2, #3
 8003ea4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e015      	b.n	8003ee0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d1e4      	bne.n	8003e8c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ec6:	223f      	movs	r2, #63	; 0x3f
 8003ec8:	409a      	lsls	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003ede:	2300      	movs	r3, #0
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3710      	adds	r7, #16
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}

08003ee8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d004      	beq.n	8003f06 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2280      	movs	r2, #128	; 0x80
 8003f00:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e00c      	b.n	8003f20 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2205      	movs	r2, #5
 8003f0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f022 0201 	bic.w	r2, r2, #1
 8003f1c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003f1e:	2300      	movs	r3, #0
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b086      	sub	sp, #24
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003f34:	2300      	movs	r3, #0
 8003f36:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f38:	4b92      	ldr	r3, [pc, #584]	; (8004184 <HAL_DMA_IRQHandler+0x258>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a92      	ldr	r2, [pc, #584]	; (8004188 <HAL_DMA_IRQHandler+0x25c>)
 8003f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f42:	0a9b      	lsrs	r3, r3, #10
 8003f44:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f4a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f56:	2208      	movs	r2, #8
 8003f58:	409a      	lsls	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d01a      	beq.n	8003f98 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0304 	and.w	r3, r3, #4
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d013      	beq.n	8003f98 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f022 0204 	bic.w	r2, r2, #4
 8003f7e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f84:	2208      	movs	r2, #8
 8003f86:	409a      	lsls	r2, r3
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f90:	f043 0201 	orr.w	r2, r3, #1
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	409a      	lsls	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d012      	beq.n	8003fce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00b      	beq.n	8003fce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fba:	2201      	movs	r2, #1
 8003fbc:	409a      	lsls	r2, r3
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fc6:	f043 0202 	orr.w	r2, r3, #2
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fd2:	2204      	movs	r2, #4
 8003fd4:	409a      	lsls	r2, r3
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	4013      	ands	r3, r2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d012      	beq.n	8004004 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d00b      	beq.n	8004004 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ff0:	2204      	movs	r2, #4
 8003ff2:	409a      	lsls	r2, r3
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ffc:	f043 0204 	orr.w	r2, r3, #4
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004008:	2210      	movs	r2, #16
 800400a:	409a      	lsls	r2, r3
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	4013      	ands	r3, r2
 8004010:	2b00      	cmp	r3, #0
 8004012:	d043      	beq.n	800409c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0308 	and.w	r3, r3, #8
 800401e:	2b00      	cmp	r3, #0
 8004020:	d03c      	beq.n	800409c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004026:	2210      	movs	r2, #16
 8004028:	409a      	lsls	r2, r3
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d018      	beq.n	800406e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d108      	bne.n	800405c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404e:	2b00      	cmp	r3, #0
 8004050:	d024      	beq.n	800409c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	4798      	blx	r3
 800405a:	e01f      	b.n	800409c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004060:	2b00      	cmp	r3, #0
 8004062:	d01b      	beq.n	800409c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	4798      	blx	r3
 800406c:	e016      	b.n	800409c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004078:	2b00      	cmp	r3, #0
 800407a:	d107      	bne.n	800408c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f022 0208 	bic.w	r2, r2, #8
 800408a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004090:	2b00      	cmp	r3, #0
 8004092:	d003      	beq.n	800409c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040a0:	2220      	movs	r2, #32
 80040a2:	409a      	lsls	r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	4013      	ands	r3, r2
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f000 808e 	beq.w	80041ca <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0310 	and.w	r3, r3, #16
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	f000 8086 	beq.w	80041ca <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040c2:	2220      	movs	r2, #32
 80040c4:	409a      	lsls	r2, r3
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	2b05      	cmp	r3, #5
 80040d4:	d136      	bne.n	8004144 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 0216 	bic.w	r2, r2, #22
 80040e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	695a      	ldr	r2, [r3, #20]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040f4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d103      	bne.n	8004106 <HAL_DMA_IRQHandler+0x1da>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004102:	2b00      	cmp	r3, #0
 8004104:	d007      	beq.n	8004116 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f022 0208 	bic.w	r2, r2, #8
 8004114:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800411a:	223f      	movs	r2, #63	; 0x3f
 800411c:	409a      	lsls	r2, r3
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2201      	movs	r2, #1
 8004126:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004136:	2b00      	cmp	r3, #0
 8004138:	d07d      	beq.n	8004236 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	4798      	blx	r3
        }
        return;
 8004142:	e078      	b.n	8004236 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d01c      	beq.n	800418c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d108      	bne.n	8004172 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004164:	2b00      	cmp	r3, #0
 8004166:	d030      	beq.n	80041ca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	4798      	blx	r3
 8004170:	e02b      	b.n	80041ca <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004176:	2b00      	cmp	r3, #0
 8004178:	d027      	beq.n	80041ca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	4798      	blx	r3
 8004182:	e022      	b.n	80041ca <HAL_DMA_IRQHandler+0x29e>
 8004184:	20000018 	.word	0x20000018
 8004188:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004196:	2b00      	cmp	r3, #0
 8004198:	d10f      	bne.n	80041ba <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f022 0210 	bic.w	r2, r2, #16
 80041a8:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2201      	movs	r2, #1
 80041ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d003      	beq.n	80041ca <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d032      	beq.n	8004238 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d022      	beq.n	8004224 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2205      	movs	r2, #5
 80041e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f022 0201 	bic.w	r2, r2, #1
 80041f4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	3301      	adds	r3, #1
 80041fa:	60bb      	str	r3, [r7, #8]
 80041fc:	697a      	ldr	r2, [r7, #20]
 80041fe:	429a      	cmp	r2, r3
 8004200:	d307      	bcc.n	8004212 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0301 	and.w	r3, r3, #1
 800420c:	2b00      	cmp	r3, #0
 800420e:	d1f2      	bne.n	80041f6 <HAL_DMA_IRQHandler+0x2ca>
 8004210:	e000      	b.n	8004214 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004212:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004228:	2b00      	cmp	r3, #0
 800422a:	d005      	beq.n	8004238 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	4798      	blx	r3
 8004234:	e000      	b.n	8004238 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004236:	bf00      	nop
    }
  }
}
 8004238:	3718      	adds	r7, #24
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop

08004240 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004240:	b480      	push	{r7}
 8004242:	b085      	sub	sp, #20
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
 800424c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800425c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	683a      	ldr	r2, [r7, #0]
 8004264:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	2b40      	cmp	r3, #64	; 0x40
 800426c:	d108      	bne.n	8004280 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68ba      	ldr	r2, [r7, #8]
 800427c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800427e:	e007      	b.n	8004290 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68ba      	ldr	r2, [r7, #8]
 8004286:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	60da      	str	r2, [r3, #12]
}
 8004290:	bf00      	nop
 8004292:	3714      	adds	r7, #20
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr

0800429c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800429c:	b480      	push	{r7}
 800429e:	b085      	sub	sp, #20
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	3b10      	subs	r3, #16
 80042ac:	4a14      	ldr	r2, [pc, #80]	; (8004300 <DMA_CalcBaseAndBitshift+0x64>)
 80042ae:	fba2 2303 	umull	r2, r3, r2, r3
 80042b2:	091b      	lsrs	r3, r3, #4
 80042b4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80042b6:	4a13      	ldr	r2, [pc, #76]	; (8004304 <DMA_CalcBaseAndBitshift+0x68>)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	4413      	add	r3, r2
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	461a      	mov	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2b03      	cmp	r3, #3
 80042c8:	d909      	bls.n	80042de <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042d2:	f023 0303 	bic.w	r3, r3, #3
 80042d6:	1d1a      	adds	r2, r3, #4
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	659a      	str	r2, [r3, #88]	; 0x58
 80042dc:	e007      	b.n	80042ee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042e6:	f023 0303 	bic.w	r3, r3, #3
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3714      	adds	r7, #20
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr
 80042fe:	bf00      	nop
 8004300:	aaaaaaab 	.word	0xaaaaaaab
 8004304:	08008718 	.word	0x08008718

08004308 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004308:	b480      	push	{r7}
 800430a:	b085      	sub	sp, #20
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004310:	2300      	movs	r3, #0
 8004312:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004318:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	699b      	ldr	r3, [r3, #24]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d11f      	bne.n	8004362 <DMA_CheckFifoParam+0x5a>
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	2b03      	cmp	r3, #3
 8004326:	d856      	bhi.n	80043d6 <DMA_CheckFifoParam+0xce>
 8004328:	a201      	add	r2, pc, #4	; (adr r2, 8004330 <DMA_CheckFifoParam+0x28>)
 800432a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432e:	bf00      	nop
 8004330:	08004341 	.word	0x08004341
 8004334:	08004353 	.word	0x08004353
 8004338:	08004341 	.word	0x08004341
 800433c:	080043d7 	.word	0x080043d7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004344:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d046      	beq.n	80043da <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004350:	e043      	b.n	80043da <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004356:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800435a:	d140      	bne.n	80043de <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004360:	e03d      	b.n	80043de <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	699b      	ldr	r3, [r3, #24]
 8004366:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800436a:	d121      	bne.n	80043b0 <DMA_CheckFifoParam+0xa8>
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	2b03      	cmp	r3, #3
 8004370:	d837      	bhi.n	80043e2 <DMA_CheckFifoParam+0xda>
 8004372:	a201      	add	r2, pc, #4	; (adr r2, 8004378 <DMA_CheckFifoParam+0x70>)
 8004374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004378:	08004389 	.word	0x08004389
 800437c:	0800438f 	.word	0x0800438f
 8004380:	08004389 	.word	0x08004389
 8004384:	080043a1 	.word	0x080043a1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	73fb      	strb	r3, [r7, #15]
      break;
 800438c:	e030      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004392:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d025      	beq.n	80043e6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800439e:	e022      	b.n	80043e6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80043a8:	d11f      	bne.n	80043ea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80043ae:	e01c      	b.n	80043ea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d903      	bls.n	80043be <DMA_CheckFifoParam+0xb6>
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	2b03      	cmp	r3, #3
 80043ba:	d003      	beq.n	80043c4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80043bc:	e018      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	73fb      	strb	r3, [r7, #15]
      break;
 80043c2:	e015      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00e      	beq.n	80043ee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	73fb      	strb	r3, [r7, #15]
      break;
 80043d4:	e00b      	b.n	80043ee <DMA_CheckFifoParam+0xe6>
      break;
 80043d6:	bf00      	nop
 80043d8:	e00a      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;
 80043da:	bf00      	nop
 80043dc:	e008      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;
 80043de:	bf00      	nop
 80043e0:	e006      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;
 80043e2:	bf00      	nop
 80043e4:	e004      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;
 80043e6:	bf00      	nop
 80043e8:	e002      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;   
 80043ea:	bf00      	nop
 80043ec:	e000      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;
 80043ee:	bf00      	nop
    }
  } 
  
  return status; 
 80043f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3714      	adds	r7, #20
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop

08004400 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004400:	b480      	push	{r7}
 8004402:	b089      	sub	sp, #36	; 0x24
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800440a:	2300      	movs	r3, #0
 800440c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800440e:	2300      	movs	r3, #0
 8004410:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004412:	2300      	movs	r3, #0
 8004414:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004416:	2300      	movs	r3, #0
 8004418:	61fb      	str	r3, [r7, #28]
 800441a:	e165      	b.n	80046e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800441c:	2201      	movs	r2, #1
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	fa02 f303 	lsl.w	r3, r2, r3
 8004424:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	4013      	ands	r3, r2
 800442e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	429a      	cmp	r2, r3
 8004436:	f040 8154 	bne.w	80046e2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f003 0303 	and.w	r3, r3, #3
 8004442:	2b01      	cmp	r3, #1
 8004444:	d005      	beq.n	8004452 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800444e:	2b02      	cmp	r3, #2
 8004450:	d130      	bne.n	80044b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	005b      	lsls	r3, r3, #1
 800445c:	2203      	movs	r2, #3
 800445e:	fa02 f303 	lsl.w	r3, r2, r3
 8004462:	43db      	mvns	r3, r3
 8004464:	69ba      	ldr	r2, [r7, #24]
 8004466:	4013      	ands	r3, r2
 8004468:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	68da      	ldr	r2, [r3, #12]
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	005b      	lsls	r3, r3, #1
 8004472:	fa02 f303 	lsl.w	r3, r2, r3
 8004476:	69ba      	ldr	r2, [r7, #24]
 8004478:	4313      	orrs	r3, r2
 800447a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004488:	2201      	movs	r2, #1
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	fa02 f303 	lsl.w	r3, r2, r3
 8004490:	43db      	mvns	r3, r3
 8004492:	69ba      	ldr	r2, [r7, #24]
 8004494:	4013      	ands	r3, r2
 8004496:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	091b      	lsrs	r3, r3, #4
 800449e:	f003 0201 	and.w	r2, r3, #1
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	fa02 f303 	lsl.w	r3, r2, r3
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f003 0303 	and.w	r3, r3, #3
 80044bc:	2b03      	cmp	r3, #3
 80044be:	d017      	beq.n	80044f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	2203      	movs	r2, #3
 80044cc:	fa02 f303 	lsl.w	r3, r2, r3
 80044d0:	43db      	mvns	r3, r3
 80044d2:	69ba      	ldr	r2, [r7, #24]
 80044d4:	4013      	ands	r3, r2
 80044d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	689a      	ldr	r2, [r3, #8]
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	fa02 f303 	lsl.w	r3, r2, r3
 80044e4:	69ba      	ldr	r2, [r7, #24]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	69ba      	ldr	r2, [r7, #24]
 80044ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f003 0303 	and.w	r3, r3, #3
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d123      	bne.n	8004544 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	08da      	lsrs	r2, r3, #3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	3208      	adds	r2, #8
 8004504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004508:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	f003 0307 	and.w	r3, r3, #7
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	220f      	movs	r2, #15
 8004514:	fa02 f303 	lsl.w	r3, r2, r3
 8004518:	43db      	mvns	r3, r3
 800451a:	69ba      	ldr	r2, [r7, #24]
 800451c:	4013      	ands	r3, r2
 800451e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	691a      	ldr	r2, [r3, #16]
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	f003 0307 	and.w	r3, r3, #7
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	fa02 f303 	lsl.w	r3, r2, r3
 8004530:	69ba      	ldr	r2, [r7, #24]
 8004532:	4313      	orrs	r3, r2
 8004534:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	08da      	lsrs	r2, r3, #3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	3208      	adds	r2, #8
 800453e:	69b9      	ldr	r1, [r7, #24]
 8004540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	2203      	movs	r2, #3
 8004550:	fa02 f303 	lsl.w	r3, r2, r3
 8004554:	43db      	mvns	r3, r3
 8004556:	69ba      	ldr	r2, [r7, #24]
 8004558:	4013      	ands	r3, r2
 800455a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f003 0203 	and.w	r2, r3, #3
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	005b      	lsls	r3, r3, #1
 8004568:	fa02 f303 	lsl.w	r3, r2, r3
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	4313      	orrs	r3, r2
 8004570:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69ba      	ldr	r2, [r7, #24]
 8004576:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004580:	2b00      	cmp	r3, #0
 8004582:	f000 80ae 	beq.w	80046e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004586:	2300      	movs	r3, #0
 8004588:	60fb      	str	r3, [r7, #12]
 800458a:	4b5d      	ldr	r3, [pc, #372]	; (8004700 <HAL_GPIO_Init+0x300>)
 800458c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458e:	4a5c      	ldr	r2, [pc, #368]	; (8004700 <HAL_GPIO_Init+0x300>)
 8004590:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004594:	6453      	str	r3, [r2, #68]	; 0x44
 8004596:	4b5a      	ldr	r3, [pc, #360]	; (8004700 <HAL_GPIO_Init+0x300>)
 8004598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800459a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800459e:	60fb      	str	r3, [r7, #12]
 80045a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045a2:	4a58      	ldr	r2, [pc, #352]	; (8004704 <HAL_GPIO_Init+0x304>)
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	089b      	lsrs	r3, r3, #2
 80045a8:	3302      	adds	r3, #2
 80045aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	f003 0303 	and.w	r3, r3, #3
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	220f      	movs	r2, #15
 80045ba:	fa02 f303 	lsl.w	r3, r2, r3
 80045be:	43db      	mvns	r3, r3
 80045c0:	69ba      	ldr	r2, [r7, #24]
 80045c2:	4013      	ands	r3, r2
 80045c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a4f      	ldr	r2, [pc, #316]	; (8004708 <HAL_GPIO_Init+0x308>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d025      	beq.n	800461a <HAL_GPIO_Init+0x21a>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a4e      	ldr	r2, [pc, #312]	; (800470c <HAL_GPIO_Init+0x30c>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d01f      	beq.n	8004616 <HAL_GPIO_Init+0x216>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a4d      	ldr	r2, [pc, #308]	; (8004710 <HAL_GPIO_Init+0x310>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d019      	beq.n	8004612 <HAL_GPIO_Init+0x212>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a4c      	ldr	r2, [pc, #304]	; (8004714 <HAL_GPIO_Init+0x314>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d013      	beq.n	800460e <HAL_GPIO_Init+0x20e>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a4b      	ldr	r2, [pc, #300]	; (8004718 <HAL_GPIO_Init+0x318>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d00d      	beq.n	800460a <HAL_GPIO_Init+0x20a>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a4a      	ldr	r2, [pc, #296]	; (800471c <HAL_GPIO_Init+0x31c>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d007      	beq.n	8004606 <HAL_GPIO_Init+0x206>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a49      	ldr	r2, [pc, #292]	; (8004720 <HAL_GPIO_Init+0x320>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d101      	bne.n	8004602 <HAL_GPIO_Init+0x202>
 80045fe:	2306      	movs	r3, #6
 8004600:	e00c      	b.n	800461c <HAL_GPIO_Init+0x21c>
 8004602:	2307      	movs	r3, #7
 8004604:	e00a      	b.n	800461c <HAL_GPIO_Init+0x21c>
 8004606:	2305      	movs	r3, #5
 8004608:	e008      	b.n	800461c <HAL_GPIO_Init+0x21c>
 800460a:	2304      	movs	r3, #4
 800460c:	e006      	b.n	800461c <HAL_GPIO_Init+0x21c>
 800460e:	2303      	movs	r3, #3
 8004610:	e004      	b.n	800461c <HAL_GPIO_Init+0x21c>
 8004612:	2302      	movs	r3, #2
 8004614:	e002      	b.n	800461c <HAL_GPIO_Init+0x21c>
 8004616:	2301      	movs	r3, #1
 8004618:	e000      	b.n	800461c <HAL_GPIO_Init+0x21c>
 800461a:	2300      	movs	r3, #0
 800461c:	69fa      	ldr	r2, [r7, #28]
 800461e:	f002 0203 	and.w	r2, r2, #3
 8004622:	0092      	lsls	r2, r2, #2
 8004624:	4093      	lsls	r3, r2
 8004626:	69ba      	ldr	r2, [r7, #24]
 8004628:	4313      	orrs	r3, r2
 800462a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800462c:	4935      	ldr	r1, [pc, #212]	; (8004704 <HAL_GPIO_Init+0x304>)
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	089b      	lsrs	r3, r3, #2
 8004632:	3302      	adds	r3, #2
 8004634:	69ba      	ldr	r2, [r7, #24]
 8004636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800463a:	4b3a      	ldr	r3, [pc, #232]	; (8004724 <HAL_GPIO_Init+0x324>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	43db      	mvns	r3, r3
 8004644:	69ba      	ldr	r2, [r7, #24]
 8004646:	4013      	ands	r3, r2
 8004648:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	4313      	orrs	r3, r2
 800465c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800465e:	4a31      	ldr	r2, [pc, #196]	; (8004724 <HAL_GPIO_Init+0x324>)
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004664:	4b2f      	ldr	r3, [pc, #188]	; (8004724 <HAL_GPIO_Init+0x324>)
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	43db      	mvns	r3, r3
 800466e:	69ba      	ldr	r2, [r7, #24]
 8004670:	4013      	ands	r3, r2
 8004672:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d003      	beq.n	8004688 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004680:	69ba      	ldr	r2, [r7, #24]
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	4313      	orrs	r3, r2
 8004686:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004688:	4a26      	ldr	r2, [pc, #152]	; (8004724 <HAL_GPIO_Init+0x324>)
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800468e:	4b25      	ldr	r3, [pc, #148]	; (8004724 <HAL_GPIO_Init+0x324>)
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	43db      	mvns	r3, r3
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	4013      	ands	r3, r2
 800469c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80046aa:	69ba      	ldr	r2, [r7, #24]
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80046b2:	4a1c      	ldr	r2, [pc, #112]	; (8004724 <HAL_GPIO_Init+0x324>)
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80046b8:	4b1a      	ldr	r3, [pc, #104]	; (8004724 <HAL_GPIO_Init+0x324>)
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	43db      	mvns	r3, r3
 80046c2:	69ba      	ldr	r2, [r7, #24]
 80046c4:	4013      	ands	r3, r2
 80046c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d003      	beq.n	80046dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80046d4:	69ba      	ldr	r2, [r7, #24]
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	4313      	orrs	r3, r2
 80046da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80046dc:	4a11      	ldr	r2, [pc, #68]	; (8004724 <HAL_GPIO_Init+0x324>)
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	3301      	adds	r3, #1
 80046e6:	61fb      	str	r3, [r7, #28]
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	2b0f      	cmp	r3, #15
 80046ec:	f67f ae96 	bls.w	800441c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046f0:	bf00      	nop
 80046f2:	bf00      	nop
 80046f4:	3724      	adds	r7, #36	; 0x24
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	40023800 	.word	0x40023800
 8004704:	40013800 	.word	0x40013800
 8004708:	40020000 	.word	0x40020000
 800470c:	40020400 	.word	0x40020400
 8004710:	40020800 	.word	0x40020800
 8004714:	40020c00 	.word	0x40020c00
 8004718:	40021000 	.word	0x40021000
 800471c:	40021400 	.word	0x40021400
 8004720:	40021800 	.word	0x40021800
 8004724:	40013c00 	.word	0x40013c00

08004728 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004728:	b480      	push	{r7}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	460b      	mov	r3, r1
 8004732:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	691a      	ldr	r2, [r3, #16]
 8004738:	887b      	ldrh	r3, [r7, #2]
 800473a:	4013      	ands	r3, r2
 800473c:	2b00      	cmp	r3, #0
 800473e:	d002      	beq.n	8004746 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004740:	2301      	movs	r3, #1
 8004742:	73fb      	strb	r3, [r7, #15]
 8004744:	e001      	b.n	800474a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004746:	2300      	movs	r3, #0
 8004748:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800474a:	7bfb      	ldrb	r3, [r7, #15]
}
 800474c:	4618      	mov	r0, r3
 800474e:	3714      	adds	r7, #20
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	460b      	mov	r3, r1
 8004762:	807b      	strh	r3, [r7, #2]
 8004764:	4613      	mov	r3, r2
 8004766:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004768:	787b      	ldrb	r3, [r7, #1]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d003      	beq.n	8004776 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800476e:	887a      	ldrh	r2, [r7, #2]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004774:	e003      	b.n	800477e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004776:	887b      	ldrh	r3, [r7, #2]
 8004778:	041a      	lsls	r2, r3, #16
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	619a      	str	r2, [r3, #24]
}
 800477e:	bf00      	nop
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr
	...

0800478c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b084      	sub	sp, #16
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d101      	bne.n	80047a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e0cc      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047a0:	4b68      	ldr	r3, [pc, #416]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 030f 	and.w	r3, r3, #15
 80047a8:	683a      	ldr	r2, [r7, #0]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d90c      	bls.n	80047c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ae:	4b65      	ldr	r3, [pc, #404]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80047b0:	683a      	ldr	r2, [r7, #0]
 80047b2:	b2d2      	uxtb	r2, r2
 80047b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047b6:	4b63      	ldr	r3, [pc, #396]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 030f 	and.w	r3, r3, #15
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d001      	beq.n	80047c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e0b8      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d020      	beq.n	8004816 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0304 	and.w	r3, r3, #4
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d005      	beq.n	80047ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047e0:	4b59      	ldr	r3, [pc, #356]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	4a58      	ldr	r2, [pc, #352]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80047ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0308 	and.w	r3, r3, #8
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d005      	beq.n	8004804 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047f8:	4b53      	ldr	r3, [pc, #332]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	4a52      	ldr	r2, [pc, #328]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80047fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004802:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004804:	4b50      	ldr	r3, [pc, #320]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	494d      	ldr	r1, [pc, #308]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 8004812:	4313      	orrs	r3, r2
 8004814:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 0301 	and.w	r3, r3, #1
 800481e:	2b00      	cmp	r3, #0
 8004820:	d044      	beq.n	80048ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	2b01      	cmp	r3, #1
 8004828:	d107      	bne.n	800483a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800482a:	4b47      	ldr	r3, [pc, #284]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d119      	bne.n	800486a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e07f      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	2b02      	cmp	r3, #2
 8004840:	d003      	beq.n	800484a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004846:	2b03      	cmp	r3, #3
 8004848:	d107      	bne.n	800485a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800484a:	4b3f      	ldr	r3, [pc, #252]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d109      	bne.n	800486a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e06f      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800485a:	4b3b      	ldr	r3, [pc, #236]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0302 	and.w	r3, r3, #2
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e067      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800486a:	4b37      	ldr	r3, [pc, #220]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	f023 0203 	bic.w	r2, r3, #3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	4934      	ldr	r1, [pc, #208]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 8004878:	4313      	orrs	r3, r2
 800487a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800487c:	f7fe f9e2 	bl	8002c44 <HAL_GetTick>
 8004880:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004882:	e00a      	b.n	800489a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004884:	f7fe f9de 	bl	8002c44 <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004892:	4293      	cmp	r3, r2
 8004894:	d901      	bls.n	800489a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e04f      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800489a:	4b2b      	ldr	r3, [pc, #172]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f003 020c 	and.w	r2, r3, #12
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d1eb      	bne.n	8004884 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048ac:	4b25      	ldr	r3, [pc, #148]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 030f 	and.w	r3, r3, #15
 80048b4:	683a      	ldr	r2, [r7, #0]
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d20c      	bcs.n	80048d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ba:	4b22      	ldr	r3, [pc, #136]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80048bc:	683a      	ldr	r2, [r7, #0]
 80048be:	b2d2      	uxtb	r2, r2
 80048c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048c2:	4b20      	ldr	r3, [pc, #128]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 030f 	and.w	r3, r3, #15
 80048ca:	683a      	ldr	r2, [r7, #0]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d001      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e032      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0304 	and.w	r3, r3, #4
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d008      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048e0:	4b19      	ldr	r3, [pc, #100]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	4916      	ldr	r1, [pc, #88]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80048ee:	4313      	orrs	r3, r2
 80048f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 0308 	and.w	r3, r3, #8
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d009      	beq.n	8004912 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048fe:	4b12      	ldr	r3, [pc, #72]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	691b      	ldr	r3, [r3, #16]
 800490a:	00db      	lsls	r3, r3, #3
 800490c:	490e      	ldr	r1, [pc, #56]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800490e:	4313      	orrs	r3, r2
 8004910:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004912:	f000 f855 	bl	80049c0 <HAL_RCC_GetSysClockFreq>
 8004916:	4602      	mov	r2, r0
 8004918:	4b0b      	ldr	r3, [pc, #44]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	091b      	lsrs	r3, r3, #4
 800491e:	f003 030f 	and.w	r3, r3, #15
 8004922:	490a      	ldr	r1, [pc, #40]	; (800494c <HAL_RCC_ClockConfig+0x1c0>)
 8004924:	5ccb      	ldrb	r3, [r1, r3]
 8004926:	fa22 f303 	lsr.w	r3, r2, r3
 800492a:	4a09      	ldr	r2, [pc, #36]	; (8004950 <HAL_RCC_ClockConfig+0x1c4>)
 800492c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800492e:	4b09      	ldr	r3, [pc, #36]	; (8004954 <HAL_RCC_ClockConfig+0x1c8>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4618      	mov	r0, r3
 8004934:	f7fe f942 	bl	8002bbc <HAL_InitTick>

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3710      	adds	r7, #16
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	40023c00 	.word	0x40023c00
 8004948:	40023800 	.word	0x40023800
 800494c:	08008700 	.word	0x08008700
 8004950:	20000018 	.word	0x20000018
 8004954:	20000020 	.word	0x20000020

08004958 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004958:	b480      	push	{r7}
 800495a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800495c:	4b03      	ldr	r3, [pc, #12]	; (800496c <HAL_RCC_GetHCLKFreq+0x14>)
 800495e:	681b      	ldr	r3, [r3, #0]
}
 8004960:	4618      	mov	r0, r3
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	20000018 	.word	0x20000018

08004970 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004974:	f7ff fff0 	bl	8004958 <HAL_RCC_GetHCLKFreq>
 8004978:	4602      	mov	r2, r0
 800497a:	4b05      	ldr	r3, [pc, #20]	; (8004990 <HAL_RCC_GetPCLK1Freq+0x20>)
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	0a9b      	lsrs	r3, r3, #10
 8004980:	f003 0307 	and.w	r3, r3, #7
 8004984:	4903      	ldr	r1, [pc, #12]	; (8004994 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004986:	5ccb      	ldrb	r3, [r1, r3]
 8004988:	fa22 f303 	lsr.w	r3, r2, r3
}
 800498c:	4618      	mov	r0, r3
 800498e:	bd80      	pop	{r7, pc}
 8004990:	40023800 	.word	0x40023800
 8004994:	08008710 	.word	0x08008710

08004998 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800499c:	f7ff ffdc 	bl	8004958 <HAL_RCC_GetHCLKFreq>
 80049a0:	4602      	mov	r2, r0
 80049a2:	4b05      	ldr	r3, [pc, #20]	; (80049b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	0b5b      	lsrs	r3, r3, #13
 80049a8:	f003 0307 	and.w	r3, r3, #7
 80049ac:	4903      	ldr	r1, [pc, #12]	; (80049bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80049ae:	5ccb      	ldrb	r3, [r1, r3]
 80049b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	40023800 	.word	0x40023800
 80049bc:	08008710 	.word	0x08008710

080049c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049c4:	b088      	sub	sp, #32
 80049c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80049c8:	2300      	movs	r3, #0
 80049ca:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 80049cc:	2300      	movs	r3, #0
 80049ce:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 80049d0:	2300      	movs	r3, #0
 80049d2:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 80049d4:	2300      	movs	r3, #0
 80049d6:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80049d8:	2300      	movs	r3, #0
 80049da:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049dc:	4bce      	ldr	r3, [pc, #824]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x358>)
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f003 030c 	and.w	r3, r3, #12
 80049e4:	2b0c      	cmp	r3, #12
 80049e6:	f200 818d 	bhi.w	8004d04 <HAL_RCC_GetSysClockFreq+0x344>
 80049ea:	a201      	add	r2, pc, #4	; (adr r2, 80049f0 <HAL_RCC_GetSysClockFreq+0x30>)
 80049ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f0:	08004a25 	.word	0x08004a25
 80049f4:	08004d05 	.word	0x08004d05
 80049f8:	08004d05 	.word	0x08004d05
 80049fc:	08004d05 	.word	0x08004d05
 8004a00:	08004a2b 	.word	0x08004a2b
 8004a04:	08004d05 	.word	0x08004d05
 8004a08:	08004d05 	.word	0x08004d05
 8004a0c:	08004d05 	.word	0x08004d05
 8004a10:	08004a31 	.word	0x08004a31
 8004a14:	08004d05 	.word	0x08004d05
 8004a18:	08004d05 	.word	0x08004d05
 8004a1c:	08004d05 	.word	0x08004d05
 8004a20:	08004ba5 	.word	0x08004ba5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a24:	4bbd      	ldr	r3, [pc, #756]	; (8004d1c <HAL_RCC_GetSysClockFreq+0x35c>)
 8004a26:	61bb      	str	r3, [r7, #24]
       break;
 8004a28:	e16f      	b.n	8004d0a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a2a:	4bbd      	ldr	r3, [pc, #756]	; (8004d20 <HAL_RCC_GetSysClockFreq+0x360>)
 8004a2c:	61bb      	str	r3, [r7, #24]
      break;
 8004a2e:	e16c      	b.n	8004d0a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a30:	4bb9      	ldr	r3, [pc, #740]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x358>)
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a38:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a3a:	4bb7      	ldr	r3, [pc, #732]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x358>)
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d053      	beq.n	8004aee <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a46:	4bb4      	ldr	r3, [pc, #720]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x358>)
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	099b      	lsrs	r3, r3, #6
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	f04f 0300 	mov.w	r3, #0
 8004a52:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004a56:	f04f 0100 	mov.w	r1, #0
 8004a5a:	ea02 0400 	and.w	r4, r2, r0
 8004a5e:	603c      	str	r4, [r7, #0]
 8004a60:	400b      	ands	r3, r1
 8004a62:	607b      	str	r3, [r7, #4]
 8004a64:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a68:	4620      	mov	r0, r4
 8004a6a:	4629      	mov	r1, r5
 8004a6c:	f04f 0200 	mov.w	r2, #0
 8004a70:	f04f 0300 	mov.w	r3, #0
 8004a74:	014b      	lsls	r3, r1, #5
 8004a76:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004a7a:	0142      	lsls	r2, r0, #5
 8004a7c:	4610      	mov	r0, r2
 8004a7e:	4619      	mov	r1, r3
 8004a80:	4623      	mov	r3, r4
 8004a82:	1ac0      	subs	r0, r0, r3
 8004a84:	462b      	mov	r3, r5
 8004a86:	eb61 0103 	sbc.w	r1, r1, r3
 8004a8a:	f04f 0200 	mov.w	r2, #0
 8004a8e:	f04f 0300 	mov.w	r3, #0
 8004a92:	018b      	lsls	r3, r1, #6
 8004a94:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004a98:	0182      	lsls	r2, r0, #6
 8004a9a:	1a12      	subs	r2, r2, r0
 8004a9c:	eb63 0301 	sbc.w	r3, r3, r1
 8004aa0:	f04f 0000 	mov.w	r0, #0
 8004aa4:	f04f 0100 	mov.w	r1, #0
 8004aa8:	00d9      	lsls	r1, r3, #3
 8004aaa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004aae:	00d0      	lsls	r0, r2, #3
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	460b      	mov	r3, r1
 8004ab4:	4621      	mov	r1, r4
 8004ab6:	1852      	adds	r2, r2, r1
 8004ab8:	4629      	mov	r1, r5
 8004aba:	eb43 0101 	adc.w	r1, r3, r1
 8004abe:	460b      	mov	r3, r1
 8004ac0:	f04f 0000 	mov.w	r0, #0
 8004ac4:	f04f 0100 	mov.w	r1, #0
 8004ac8:	0259      	lsls	r1, r3, #9
 8004aca:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004ace:	0250      	lsls	r0, r2, #9
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	4610      	mov	r0, r2
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	461a      	mov	r2, r3
 8004adc:	f04f 0300 	mov.w	r3, #0
 8004ae0:	f7fc f810 	bl	8000b04 <__aeabi_uldivmod>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	4613      	mov	r3, r2
 8004aea:	61fb      	str	r3, [r7, #28]
 8004aec:	e04c      	b.n	8004b88 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004aee:	4b8a      	ldr	r3, [pc, #552]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x358>)
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	099b      	lsrs	r3, r3, #6
 8004af4:	461a      	mov	r2, r3
 8004af6:	f04f 0300 	mov.w	r3, #0
 8004afa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004afe:	f04f 0100 	mov.w	r1, #0
 8004b02:	ea02 0a00 	and.w	sl, r2, r0
 8004b06:	ea03 0b01 	and.w	fp, r3, r1
 8004b0a:	4650      	mov	r0, sl
 8004b0c:	4659      	mov	r1, fp
 8004b0e:	f04f 0200 	mov.w	r2, #0
 8004b12:	f04f 0300 	mov.w	r3, #0
 8004b16:	014b      	lsls	r3, r1, #5
 8004b18:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004b1c:	0142      	lsls	r2, r0, #5
 8004b1e:	4610      	mov	r0, r2
 8004b20:	4619      	mov	r1, r3
 8004b22:	ebb0 000a 	subs.w	r0, r0, sl
 8004b26:	eb61 010b 	sbc.w	r1, r1, fp
 8004b2a:	f04f 0200 	mov.w	r2, #0
 8004b2e:	f04f 0300 	mov.w	r3, #0
 8004b32:	018b      	lsls	r3, r1, #6
 8004b34:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004b38:	0182      	lsls	r2, r0, #6
 8004b3a:	1a12      	subs	r2, r2, r0
 8004b3c:	eb63 0301 	sbc.w	r3, r3, r1
 8004b40:	f04f 0000 	mov.w	r0, #0
 8004b44:	f04f 0100 	mov.w	r1, #0
 8004b48:	00d9      	lsls	r1, r3, #3
 8004b4a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004b4e:	00d0      	lsls	r0, r2, #3
 8004b50:	4602      	mov	r2, r0
 8004b52:	460b      	mov	r3, r1
 8004b54:	eb12 020a 	adds.w	r2, r2, sl
 8004b58:	eb43 030b 	adc.w	r3, r3, fp
 8004b5c:	f04f 0000 	mov.w	r0, #0
 8004b60:	f04f 0100 	mov.w	r1, #0
 8004b64:	0299      	lsls	r1, r3, #10
 8004b66:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004b6a:	0290      	lsls	r0, r2, #10
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	460b      	mov	r3, r1
 8004b70:	4610      	mov	r0, r2
 8004b72:	4619      	mov	r1, r3
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	461a      	mov	r2, r3
 8004b78:	f04f 0300 	mov.w	r3, #0
 8004b7c:	f7fb ffc2 	bl	8000b04 <__aeabi_uldivmod>
 8004b80:	4602      	mov	r2, r0
 8004b82:	460b      	mov	r3, r1
 8004b84:	4613      	mov	r3, r2
 8004b86:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004b88:	4b63      	ldr	r3, [pc, #396]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x358>)
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	0c1b      	lsrs	r3, r3, #16
 8004b8e:	f003 0303 	and.w	r3, r3, #3
 8004b92:	3301      	adds	r3, #1
 8004b94:	005b      	lsls	r3, r3, #1
 8004b96:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8004b98:	69fa      	ldr	r2, [r7, #28]
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ba0:	61bb      	str	r3, [r7, #24]
      break;
 8004ba2:	e0b2      	b.n	8004d0a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ba4:	4b5c      	ldr	r3, [pc, #368]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x358>)
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bac:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bae:	4b5a      	ldr	r3, [pc, #360]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x358>)
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d04d      	beq.n	8004c56 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bba:	4b57      	ldr	r3, [pc, #348]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x358>)
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	099b      	lsrs	r3, r3, #6
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	f04f 0300 	mov.w	r3, #0
 8004bc6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004bca:	f04f 0100 	mov.w	r1, #0
 8004bce:	ea02 0800 	and.w	r8, r2, r0
 8004bd2:	ea03 0901 	and.w	r9, r3, r1
 8004bd6:	4640      	mov	r0, r8
 8004bd8:	4649      	mov	r1, r9
 8004bda:	f04f 0200 	mov.w	r2, #0
 8004bde:	f04f 0300 	mov.w	r3, #0
 8004be2:	014b      	lsls	r3, r1, #5
 8004be4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004be8:	0142      	lsls	r2, r0, #5
 8004bea:	4610      	mov	r0, r2
 8004bec:	4619      	mov	r1, r3
 8004bee:	ebb0 0008 	subs.w	r0, r0, r8
 8004bf2:	eb61 0109 	sbc.w	r1, r1, r9
 8004bf6:	f04f 0200 	mov.w	r2, #0
 8004bfa:	f04f 0300 	mov.w	r3, #0
 8004bfe:	018b      	lsls	r3, r1, #6
 8004c00:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004c04:	0182      	lsls	r2, r0, #6
 8004c06:	1a12      	subs	r2, r2, r0
 8004c08:	eb63 0301 	sbc.w	r3, r3, r1
 8004c0c:	f04f 0000 	mov.w	r0, #0
 8004c10:	f04f 0100 	mov.w	r1, #0
 8004c14:	00d9      	lsls	r1, r3, #3
 8004c16:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004c1a:	00d0      	lsls	r0, r2, #3
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	460b      	mov	r3, r1
 8004c20:	eb12 0208 	adds.w	r2, r2, r8
 8004c24:	eb43 0309 	adc.w	r3, r3, r9
 8004c28:	f04f 0000 	mov.w	r0, #0
 8004c2c:	f04f 0100 	mov.w	r1, #0
 8004c30:	0259      	lsls	r1, r3, #9
 8004c32:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004c36:	0250      	lsls	r0, r2, #9
 8004c38:	4602      	mov	r2, r0
 8004c3a:	460b      	mov	r3, r1
 8004c3c:	4610      	mov	r0, r2
 8004c3e:	4619      	mov	r1, r3
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	461a      	mov	r2, r3
 8004c44:	f04f 0300 	mov.w	r3, #0
 8004c48:	f7fb ff5c 	bl	8000b04 <__aeabi_uldivmod>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	460b      	mov	r3, r1
 8004c50:	4613      	mov	r3, r2
 8004c52:	61fb      	str	r3, [r7, #28]
 8004c54:	e04a      	b.n	8004cec <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c56:	4b30      	ldr	r3, [pc, #192]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x358>)
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	099b      	lsrs	r3, r3, #6
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	f04f 0300 	mov.w	r3, #0
 8004c62:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004c66:	f04f 0100 	mov.w	r1, #0
 8004c6a:	ea02 0400 	and.w	r4, r2, r0
 8004c6e:	ea03 0501 	and.w	r5, r3, r1
 8004c72:	4620      	mov	r0, r4
 8004c74:	4629      	mov	r1, r5
 8004c76:	f04f 0200 	mov.w	r2, #0
 8004c7a:	f04f 0300 	mov.w	r3, #0
 8004c7e:	014b      	lsls	r3, r1, #5
 8004c80:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004c84:	0142      	lsls	r2, r0, #5
 8004c86:	4610      	mov	r0, r2
 8004c88:	4619      	mov	r1, r3
 8004c8a:	1b00      	subs	r0, r0, r4
 8004c8c:	eb61 0105 	sbc.w	r1, r1, r5
 8004c90:	f04f 0200 	mov.w	r2, #0
 8004c94:	f04f 0300 	mov.w	r3, #0
 8004c98:	018b      	lsls	r3, r1, #6
 8004c9a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004c9e:	0182      	lsls	r2, r0, #6
 8004ca0:	1a12      	subs	r2, r2, r0
 8004ca2:	eb63 0301 	sbc.w	r3, r3, r1
 8004ca6:	f04f 0000 	mov.w	r0, #0
 8004caa:	f04f 0100 	mov.w	r1, #0
 8004cae:	00d9      	lsls	r1, r3, #3
 8004cb0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004cb4:	00d0      	lsls	r0, r2, #3
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	460b      	mov	r3, r1
 8004cba:	1912      	adds	r2, r2, r4
 8004cbc:	eb45 0303 	adc.w	r3, r5, r3
 8004cc0:	f04f 0000 	mov.w	r0, #0
 8004cc4:	f04f 0100 	mov.w	r1, #0
 8004cc8:	0299      	lsls	r1, r3, #10
 8004cca:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004cce:	0290      	lsls	r0, r2, #10
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	460b      	mov	r3, r1
 8004cd4:	4610      	mov	r0, r2
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	461a      	mov	r2, r3
 8004cdc:	f04f 0300 	mov.w	r3, #0
 8004ce0:	f7fb ff10 	bl	8000b04 <__aeabi_uldivmod>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	460b      	mov	r3, r1
 8004ce8:	4613      	mov	r3, r2
 8004cea:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004cec:	4b0a      	ldr	r3, [pc, #40]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x358>)
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	0f1b      	lsrs	r3, r3, #28
 8004cf2:	f003 0307 	and.w	r3, r3, #7
 8004cf6:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8004cf8:	69fa      	ldr	r2, [r7, #28]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d00:	61bb      	str	r3, [r7, #24]
      break;
 8004d02:	e002      	b.n	8004d0a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d04:	4b05      	ldr	r3, [pc, #20]	; (8004d1c <HAL_RCC_GetSysClockFreq+0x35c>)
 8004d06:	61bb      	str	r3, [r7, #24]
      break;
 8004d08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d0a:	69bb      	ldr	r3, [r7, #24]
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3720      	adds	r7, #32
 8004d10:	46bd      	mov	sp, r7
 8004d12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d16:	bf00      	nop
 8004d18:	40023800 	.word	0x40023800
 8004d1c:	00f42400 	.word	0x00f42400
 8004d20:	007a1200 	.word	0x007a1200

08004d24 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b086      	sub	sp, #24
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d101      	bne.n	8004d36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e28d      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	f000 8083 	beq.w	8004e4a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004d44:	4b94      	ldr	r3, [pc, #592]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f003 030c 	and.w	r3, r3, #12
 8004d4c:	2b04      	cmp	r3, #4
 8004d4e:	d019      	beq.n	8004d84 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004d50:	4b91      	ldr	r3, [pc, #580]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004d58:	2b08      	cmp	r3, #8
 8004d5a:	d106      	bne.n	8004d6a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004d5c:	4b8e      	ldr	r3, [pc, #568]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d64:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d68:	d00c      	beq.n	8004d84 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d6a:	4b8b      	ldr	r3, [pc, #556]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004d72:	2b0c      	cmp	r3, #12
 8004d74:	d112      	bne.n	8004d9c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d76:	4b88      	ldr	r3, [pc, #544]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d7e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d82:	d10b      	bne.n	8004d9c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d84:	4b84      	ldr	r3, [pc, #528]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d05b      	beq.n	8004e48 <HAL_RCC_OscConfig+0x124>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d157      	bne.n	8004e48 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e25a      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004da4:	d106      	bne.n	8004db4 <HAL_RCC_OscConfig+0x90>
 8004da6:	4b7c      	ldr	r3, [pc, #496]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a7b      	ldr	r2, [pc, #492]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004dac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004db0:	6013      	str	r3, [r2, #0]
 8004db2:	e01d      	b.n	8004df0 <HAL_RCC_OscConfig+0xcc>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004dbc:	d10c      	bne.n	8004dd8 <HAL_RCC_OscConfig+0xb4>
 8004dbe:	4b76      	ldr	r3, [pc, #472]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a75      	ldr	r2, [pc, #468]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004dc4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004dc8:	6013      	str	r3, [r2, #0]
 8004dca:	4b73      	ldr	r3, [pc, #460]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a72      	ldr	r2, [pc, #456]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004dd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004dd4:	6013      	str	r3, [r2, #0]
 8004dd6:	e00b      	b.n	8004df0 <HAL_RCC_OscConfig+0xcc>
 8004dd8:	4b6f      	ldr	r3, [pc, #444]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a6e      	ldr	r2, [pc, #440]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004dde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004de2:	6013      	str	r3, [r2, #0]
 8004de4:	4b6c      	ldr	r3, [pc, #432]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a6b      	ldr	r2, [pc, #428]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004dea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004dee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d013      	beq.n	8004e20 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004df8:	f7fd ff24 	bl	8002c44 <HAL_GetTick>
 8004dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dfe:	e008      	b.n	8004e12 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004e00:	f7fd ff20 	bl	8002c44 <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b64      	cmp	r3, #100	; 0x64
 8004e0c:	d901      	bls.n	8004e12 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e21f      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e12:	4b61      	ldr	r3, [pc, #388]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d0f0      	beq.n	8004e00 <HAL_RCC_OscConfig+0xdc>
 8004e1e:	e014      	b.n	8004e4a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e20:	f7fd ff10 	bl	8002c44 <HAL_GetTick>
 8004e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e26:	e008      	b.n	8004e3a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004e28:	f7fd ff0c 	bl	8002c44 <HAL_GetTick>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	2b64      	cmp	r3, #100	; 0x64
 8004e34:	d901      	bls.n	8004e3a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004e36:	2303      	movs	r3, #3
 8004e38:	e20b      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e3a:	4b57      	ldr	r3, [pc, #348]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d1f0      	bne.n	8004e28 <HAL_RCC_OscConfig+0x104>
 8004e46:	e000      	b.n	8004e4a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 0302 	and.w	r3, r3, #2
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d06f      	beq.n	8004f36 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004e56:	4b50      	ldr	r3, [pc, #320]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f003 030c 	and.w	r3, r3, #12
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d017      	beq.n	8004e92 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004e62:	4b4d      	ldr	r3, [pc, #308]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004e6a:	2b08      	cmp	r3, #8
 8004e6c:	d105      	bne.n	8004e7a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004e6e:	4b4a      	ldr	r3, [pc, #296]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d00b      	beq.n	8004e92 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e7a:	4b47      	ldr	r3, [pc, #284]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004e82:	2b0c      	cmp	r3, #12
 8004e84:	d11c      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e86:	4b44      	ldr	r3, [pc, #272]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d116      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e92:	4b41      	ldr	r3, [pc, #260]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 0302 	and.w	r3, r3, #2
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d005      	beq.n	8004eaa <HAL_RCC_OscConfig+0x186>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d001      	beq.n	8004eaa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e1d3      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eaa:	4b3b      	ldr	r3, [pc, #236]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	691b      	ldr	r3, [r3, #16]
 8004eb6:	00db      	lsls	r3, r3, #3
 8004eb8:	4937      	ldr	r1, [pc, #220]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ebe:	e03a      	b.n	8004f36 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d020      	beq.n	8004f0a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ec8:	4b34      	ldr	r3, [pc, #208]	; (8004f9c <HAL_RCC_OscConfig+0x278>)
 8004eca:	2201      	movs	r2, #1
 8004ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ece:	f7fd feb9 	bl	8002c44 <HAL_GetTick>
 8004ed2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ed4:	e008      	b.n	8004ee8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ed6:	f7fd feb5 	bl	8002c44 <HAL_GetTick>
 8004eda:	4602      	mov	r2, r0
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	1ad3      	subs	r3, r2, r3
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d901      	bls.n	8004ee8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004ee4:	2303      	movs	r3, #3
 8004ee6:	e1b4      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ee8:	4b2b      	ldr	r3, [pc, #172]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0302 	and.w	r3, r3, #2
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d0f0      	beq.n	8004ed6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ef4:	4b28      	ldr	r3, [pc, #160]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	691b      	ldr	r3, [r3, #16]
 8004f00:	00db      	lsls	r3, r3, #3
 8004f02:	4925      	ldr	r1, [pc, #148]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004f04:	4313      	orrs	r3, r2
 8004f06:	600b      	str	r3, [r1, #0]
 8004f08:	e015      	b.n	8004f36 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f0a:	4b24      	ldr	r3, [pc, #144]	; (8004f9c <HAL_RCC_OscConfig+0x278>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f10:	f7fd fe98 	bl	8002c44 <HAL_GetTick>
 8004f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f16:	e008      	b.n	8004f2a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f18:	f7fd fe94 	bl	8002c44 <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	2b02      	cmp	r3, #2
 8004f24:	d901      	bls.n	8004f2a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e193      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f2a:	4b1b      	ldr	r3, [pc, #108]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0302 	and.w	r3, r3, #2
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d1f0      	bne.n	8004f18 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 0308 	and.w	r3, r3, #8
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d036      	beq.n	8004fb0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	695b      	ldr	r3, [r3, #20]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d016      	beq.n	8004f78 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f4a:	4b15      	ldr	r3, [pc, #84]	; (8004fa0 <HAL_RCC_OscConfig+0x27c>)
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f50:	f7fd fe78 	bl	8002c44 <HAL_GetTick>
 8004f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f56:	e008      	b.n	8004f6a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f58:	f7fd fe74 	bl	8002c44 <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	d901      	bls.n	8004f6a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e173      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f6a:	4b0b      	ldr	r3, [pc, #44]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004f6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f6e:	f003 0302 	and.w	r3, r3, #2
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d0f0      	beq.n	8004f58 <HAL_RCC_OscConfig+0x234>
 8004f76:	e01b      	b.n	8004fb0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f78:	4b09      	ldr	r3, [pc, #36]	; (8004fa0 <HAL_RCC_OscConfig+0x27c>)
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f7e:	f7fd fe61 	bl	8002c44 <HAL_GetTick>
 8004f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f84:	e00e      	b.n	8004fa4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f86:	f7fd fe5d 	bl	8002c44 <HAL_GetTick>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	2b02      	cmp	r3, #2
 8004f92:	d907      	bls.n	8004fa4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004f94:	2303      	movs	r3, #3
 8004f96:	e15c      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
 8004f98:	40023800 	.word	0x40023800
 8004f9c:	42470000 	.word	0x42470000
 8004fa0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fa4:	4b8a      	ldr	r3, [pc, #552]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 8004fa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004fa8:	f003 0302 	and.w	r3, r3, #2
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d1ea      	bne.n	8004f86 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f003 0304 	and.w	r3, r3, #4
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	f000 8097 	beq.w	80050ec <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fc2:	4b83      	ldr	r3, [pc, #524]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d10f      	bne.n	8004fee <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fce:	2300      	movs	r3, #0
 8004fd0:	60bb      	str	r3, [r7, #8]
 8004fd2:	4b7f      	ldr	r3, [pc, #508]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 8004fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd6:	4a7e      	ldr	r2, [pc, #504]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 8004fd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fdc:	6413      	str	r3, [r2, #64]	; 0x40
 8004fde:	4b7c      	ldr	r3, [pc, #496]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fe6:	60bb      	str	r3, [r7, #8]
 8004fe8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fea:	2301      	movs	r3, #1
 8004fec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fee:	4b79      	ldr	r3, [pc, #484]	; (80051d4 <HAL_RCC_OscConfig+0x4b0>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d118      	bne.n	800502c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ffa:	4b76      	ldr	r3, [pc, #472]	; (80051d4 <HAL_RCC_OscConfig+0x4b0>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a75      	ldr	r2, [pc, #468]	; (80051d4 <HAL_RCC_OscConfig+0x4b0>)
 8005000:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005004:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005006:	f7fd fe1d 	bl	8002c44 <HAL_GetTick>
 800500a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800500c:	e008      	b.n	8005020 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800500e:	f7fd fe19 	bl	8002c44 <HAL_GetTick>
 8005012:	4602      	mov	r2, r0
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	2b02      	cmp	r3, #2
 800501a:	d901      	bls.n	8005020 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	e118      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005020:	4b6c      	ldr	r3, [pc, #432]	; (80051d4 <HAL_RCC_OscConfig+0x4b0>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005028:	2b00      	cmp	r3, #0
 800502a:	d0f0      	beq.n	800500e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	2b01      	cmp	r3, #1
 8005032:	d106      	bne.n	8005042 <HAL_RCC_OscConfig+0x31e>
 8005034:	4b66      	ldr	r3, [pc, #408]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 8005036:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005038:	4a65      	ldr	r2, [pc, #404]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 800503a:	f043 0301 	orr.w	r3, r3, #1
 800503e:	6713      	str	r3, [r2, #112]	; 0x70
 8005040:	e01c      	b.n	800507c <HAL_RCC_OscConfig+0x358>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	2b05      	cmp	r3, #5
 8005048:	d10c      	bne.n	8005064 <HAL_RCC_OscConfig+0x340>
 800504a:	4b61      	ldr	r3, [pc, #388]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 800504c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800504e:	4a60      	ldr	r2, [pc, #384]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 8005050:	f043 0304 	orr.w	r3, r3, #4
 8005054:	6713      	str	r3, [r2, #112]	; 0x70
 8005056:	4b5e      	ldr	r3, [pc, #376]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 8005058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800505a:	4a5d      	ldr	r2, [pc, #372]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 800505c:	f043 0301 	orr.w	r3, r3, #1
 8005060:	6713      	str	r3, [r2, #112]	; 0x70
 8005062:	e00b      	b.n	800507c <HAL_RCC_OscConfig+0x358>
 8005064:	4b5a      	ldr	r3, [pc, #360]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 8005066:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005068:	4a59      	ldr	r2, [pc, #356]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 800506a:	f023 0301 	bic.w	r3, r3, #1
 800506e:	6713      	str	r3, [r2, #112]	; 0x70
 8005070:	4b57      	ldr	r3, [pc, #348]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 8005072:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005074:	4a56      	ldr	r2, [pc, #344]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 8005076:	f023 0304 	bic.w	r3, r3, #4
 800507a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d015      	beq.n	80050b0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005084:	f7fd fdde 	bl	8002c44 <HAL_GetTick>
 8005088:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800508a:	e00a      	b.n	80050a2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800508c:	f7fd fdda 	bl	8002c44 <HAL_GetTick>
 8005090:	4602      	mov	r2, r0
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	f241 3288 	movw	r2, #5000	; 0x1388
 800509a:	4293      	cmp	r3, r2
 800509c:	d901      	bls.n	80050a2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e0d7      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050a2:	4b4b      	ldr	r3, [pc, #300]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 80050a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050a6:	f003 0302 	and.w	r3, r3, #2
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d0ee      	beq.n	800508c <HAL_RCC_OscConfig+0x368>
 80050ae:	e014      	b.n	80050da <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050b0:	f7fd fdc8 	bl	8002c44 <HAL_GetTick>
 80050b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050b6:	e00a      	b.n	80050ce <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050b8:	f7fd fdc4 	bl	8002c44 <HAL_GetTick>
 80050bc:	4602      	mov	r2, r0
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	1ad3      	subs	r3, r2, r3
 80050c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d901      	bls.n	80050ce <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e0c1      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050ce:	4b40      	ldr	r3, [pc, #256]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 80050d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050d2:	f003 0302 	and.w	r3, r3, #2
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1ee      	bne.n	80050b8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80050da:	7dfb      	ldrb	r3, [r7, #23]
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d105      	bne.n	80050ec <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050e0:	4b3b      	ldr	r3, [pc, #236]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 80050e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e4:	4a3a      	ldr	r2, [pc, #232]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 80050e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050ea:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	699b      	ldr	r3, [r3, #24]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 80ad 	beq.w	8005250 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80050f6:	4b36      	ldr	r3, [pc, #216]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f003 030c 	and.w	r3, r3, #12
 80050fe:	2b08      	cmp	r3, #8
 8005100:	d060      	beq.n	80051c4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	699b      	ldr	r3, [r3, #24]
 8005106:	2b02      	cmp	r3, #2
 8005108:	d145      	bne.n	8005196 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800510a:	4b33      	ldr	r3, [pc, #204]	; (80051d8 <HAL_RCC_OscConfig+0x4b4>)
 800510c:	2200      	movs	r2, #0
 800510e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005110:	f7fd fd98 	bl	8002c44 <HAL_GetTick>
 8005114:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005116:	e008      	b.n	800512a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005118:	f7fd fd94 	bl	8002c44 <HAL_GetTick>
 800511c:	4602      	mov	r2, r0
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	2b02      	cmp	r3, #2
 8005124:	d901      	bls.n	800512a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e093      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800512a:	4b29      	ldr	r3, [pc, #164]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d1f0      	bne.n	8005118 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	69da      	ldr	r2, [r3, #28]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	431a      	orrs	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005144:	019b      	lsls	r3, r3, #6
 8005146:	431a      	orrs	r2, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800514c:	085b      	lsrs	r3, r3, #1
 800514e:	3b01      	subs	r3, #1
 8005150:	041b      	lsls	r3, r3, #16
 8005152:	431a      	orrs	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005158:	061b      	lsls	r3, r3, #24
 800515a:	431a      	orrs	r2, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005160:	071b      	lsls	r3, r3, #28
 8005162:	491b      	ldr	r1, [pc, #108]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 8005164:	4313      	orrs	r3, r2
 8005166:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005168:	4b1b      	ldr	r3, [pc, #108]	; (80051d8 <HAL_RCC_OscConfig+0x4b4>)
 800516a:	2201      	movs	r2, #1
 800516c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800516e:	f7fd fd69 	bl	8002c44 <HAL_GetTick>
 8005172:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005174:	e008      	b.n	8005188 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005176:	f7fd fd65 	bl	8002c44 <HAL_GetTick>
 800517a:	4602      	mov	r2, r0
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	1ad3      	subs	r3, r2, r3
 8005180:	2b02      	cmp	r3, #2
 8005182:	d901      	bls.n	8005188 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005184:	2303      	movs	r3, #3
 8005186:	e064      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005188:	4b11      	ldr	r3, [pc, #68]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d0f0      	beq.n	8005176 <HAL_RCC_OscConfig+0x452>
 8005194:	e05c      	b.n	8005250 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005196:	4b10      	ldr	r3, [pc, #64]	; (80051d8 <HAL_RCC_OscConfig+0x4b4>)
 8005198:	2200      	movs	r2, #0
 800519a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800519c:	f7fd fd52 	bl	8002c44 <HAL_GetTick>
 80051a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051a2:	e008      	b.n	80051b6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051a4:	f7fd fd4e 	bl	8002c44 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	2b02      	cmp	r3, #2
 80051b0:	d901      	bls.n	80051b6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e04d      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051b6:	4b06      	ldr	r3, [pc, #24]	; (80051d0 <HAL_RCC_OscConfig+0x4ac>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d1f0      	bne.n	80051a4 <HAL_RCC_OscConfig+0x480>
 80051c2:	e045      	b.n	8005250 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	699b      	ldr	r3, [r3, #24]
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d107      	bne.n	80051dc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e040      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
 80051d0:	40023800 	.word	0x40023800
 80051d4:	40007000 	.word	0x40007000
 80051d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80051dc:	4b1f      	ldr	r3, [pc, #124]	; (800525c <HAL_RCC_OscConfig+0x538>)
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	699b      	ldr	r3, [r3, #24]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d030      	beq.n	800524c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d129      	bne.n	800524c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005202:	429a      	cmp	r2, r3
 8005204:	d122      	bne.n	800524c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005206:	68fa      	ldr	r2, [r7, #12]
 8005208:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800520c:	4013      	ands	r3, r2
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005212:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005214:	4293      	cmp	r3, r2
 8005216:	d119      	bne.n	800524c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005222:	085b      	lsrs	r3, r3, #1
 8005224:	3b01      	subs	r3, #1
 8005226:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005228:	429a      	cmp	r2, r3
 800522a:	d10f      	bne.n	800524c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005236:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005238:	429a      	cmp	r2, r3
 800523a:	d107      	bne.n	800524c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005246:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005248:	429a      	cmp	r2, r3
 800524a:	d001      	beq.n	8005250 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e000      	b.n	8005252 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3718      	adds	r7, #24
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	40023800 	.word	0x40023800

08005260 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d101      	bne.n	8005272 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e041      	b.n	80052f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005278:	b2db      	uxtb	r3, r3
 800527a:	2b00      	cmp	r3, #0
 800527c:	d106      	bne.n	800528c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f7fc fd90 	bl	8001dac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2202      	movs	r2, #2
 8005290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	3304      	adds	r3, #4
 800529c:	4619      	mov	r1, r3
 800529e:	4610      	mov	r0, r2
 80052a0:	f000 fc7a 	bl	8005b98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3708      	adds	r7, #8
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
	...

08005300 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005300:	b480      	push	{r7}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800530e:	b2db      	uxtb	r3, r3
 8005310:	2b01      	cmp	r3, #1
 8005312:	d001      	beq.n	8005318 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e04e      	b.n	80053b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2202      	movs	r2, #2
 800531c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68da      	ldr	r2, [r3, #12]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f042 0201 	orr.w	r2, r2, #1
 800532e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a23      	ldr	r2, [pc, #140]	; (80053c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d022      	beq.n	8005380 <HAL_TIM_Base_Start_IT+0x80>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005342:	d01d      	beq.n	8005380 <HAL_TIM_Base_Start_IT+0x80>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a1f      	ldr	r2, [pc, #124]	; (80053c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d018      	beq.n	8005380 <HAL_TIM_Base_Start_IT+0x80>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a1e      	ldr	r2, [pc, #120]	; (80053cc <HAL_TIM_Base_Start_IT+0xcc>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d013      	beq.n	8005380 <HAL_TIM_Base_Start_IT+0x80>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a1c      	ldr	r2, [pc, #112]	; (80053d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d00e      	beq.n	8005380 <HAL_TIM_Base_Start_IT+0x80>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a1b      	ldr	r2, [pc, #108]	; (80053d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d009      	beq.n	8005380 <HAL_TIM_Base_Start_IT+0x80>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a19      	ldr	r2, [pc, #100]	; (80053d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d004      	beq.n	8005380 <HAL_TIM_Base_Start_IT+0x80>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a18      	ldr	r2, [pc, #96]	; (80053dc <HAL_TIM_Base_Start_IT+0xdc>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d111      	bne.n	80053a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	f003 0307 	and.w	r3, r3, #7
 800538a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2b06      	cmp	r3, #6
 8005390:	d010      	beq.n	80053b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f042 0201 	orr.w	r2, r2, #1
 80053a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053a2:	e007      	b.n	80053b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f042 0201 	orr.w	r2, r2, #1
 80053b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3714      	adds	r7, #20
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	40010000 	.word	0x40010000
 80053c8:	40000400 	.word	0x40000400
 80053cc:	40000800 	.word	0x40000800
 80053d0:	40000c00 	.word	0x40000c00
 80053d4:	40010400 	.word	0x40010400
 80053d8:	40014000 	.word	0x40014000
 80053dc:	40001800 	.word	0x40001800

080053e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d101      	bne.n	80053f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e041      	b.n	8005476 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d106      	bne.n	800540c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 f839 	bl	800547e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2202      	movs	r2, #2
 8005410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	3304      	adds	r3, #4
 800541c:	4619      	mov	r1, r3
 800541e:	4610      	mov	r0, r2
 8005420:	f000 fbba 	bl	8005b98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005474:	2300      	movs	r3, #0
}
 8005476:	4618      	mov	r0, r3
 8005478:	3708      	adds	r7, #8
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}

0800547e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800547e:	b480      	push	{r7}
 8005480:	b083      	sub	sp, #12
 8005482:	af00      	add	r7, sp, #0
 8005484:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005486:	bf00      	nop
 8005488:	370c      	adds	r7, #12
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr
	...

08005494 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b084      	sub	sp, #16
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d109      	bne.n	80054b8 <HAL_TIM_PWM_Start+0x24>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	bf14      	ite	ne
 80054b0:	2301      	movne	r3, #1
 80054b2:	2300      	moveq	r3, #0
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	e022      	b.n	80054fe <HAL_TIM_PWM_Start+0x6a>
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	2b04      	cmp	r3, #4
 80054bc:	d109      	bne.n	80054d2 <HAL_TIM_PWM_Start+0x3e>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	2b01      	cmp	r3, #1
 80054c8:	bf14      	ite	ne
 80054ca:	2301      	movne	r3, #1
 80054cc:	2300      	moveq	r3, #0
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	e015      	b.n	80054fe <HAL_TIM_PWM_Start+0x6a>
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	2b08      	cmp	r3, #8
 80054d6:	d109      	bne.n	80054ec <HAL_TIM_PWM_Start+0x58>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	bf14      	ite	ne
 80054e4:	2301      	movne	r3, #1
 80054e6:	2300      	moveq	r3, #0
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	e008      	b.n	80054fe <HAL_TIM_PWM_Start+0x6a>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	bf14      	ite	ne
 80054f8:	2301      	movne	r3, #1
 80054fa:	2300      	moveq	r3, #0
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d001      	beq.n	8005506 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e07c      	b.n	8005600 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d104      	bne.n	8005516 <HAL_TIM_PWM_Start+0x82>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2202      	movs	r2, #2
 8005510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005514:	e013      	b.n	800553e <HAL_TIM_PWM_Start+0xaa>
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	2b04      	cmp	r3, #4
 800551a:	d104      	bne.n	8005526 <HAL_TIM_PWM_Start+0x92>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2202      	movs	r2, #2
 8005520:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005524:	e00b      	b.n	800553e <HAL_TIM_PWM_Start+0xaa>
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	2b08      	cmp	r3, #8
 800552a:	d104      	bne.n	8005536 <HAL_TIM_PWM_Start+0xa2>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2202      	movs	r2, #2
 8005530:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005534:	e003      	b.n	800553e <HAL_TIM_PWM_Start+0xaa>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2202      	movs	r2, #2
 800553a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	2201      	movs	r2, #1
 8005544:	6839      	ldr	r1, [r7, #0]
 8005546:	4618      	mov	r0, r3
 8005548:	f000 fe10 	bl	800616c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a2d      	ldr	r2, [pc, #180]	; (8005608 <HAL_TIM_PWM_Start+0x174>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d004      	beq.n	8005560 <HAL_TIM_PWM_Start+0xcc>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a2c      	ldr	r2, [pc, #176]	; (800560c <HAL_TIM_PWM_Start+0x178>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d101      	bne.n	8005564 <HAL_TIM_PWM_Start+0xd0>
 8005560:	2301      	movs	r3, #1
 8005562:	e000      	b.n	8005566 <HAL_TIM_PWM_Start+0xd2>
 8005564:	2300      	movs	r3, #0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d007      	beq.n	800557a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005578:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a22      	ldr	r2, [pc, #136]	; (8005608 <HAL_TIM_PWM_Start+0x174>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d022      	beq.n	80055ca <HAL_TIM_PWM_Start+0x136>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800558c:	d01d      	beq.n	80055ca <HAL_TIM_PWM_Start+0x136>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a1f      	ldr	r2, [pc, #124]	; (8005610 <HAL_TIM_PWM_Start+0x17c>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d018      	beq.n	80055ca <HAL_TIM_PWM_Start+0x136>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a1d      	ldr	r2, [pc, #116]	; (8005614 <HAL_TIM_PWM_Start+0x180>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d013      	beq.n	80055ca <HAL_TIM_PWM_Start+0x136>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a1c      	ldr	r2, [pc, #112]	; (8005618 <HAL_TIM_PWM_Start+0x184>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d00e      	beq.n	80055ca <HAL_TIM_PWM_Start+0x136>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a16      	ldr	r2, [pc, #88]	; (800560c <HAL_TIM_PWM_Start+0x178>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d009      	beq.n	80055ca <HAL_TIM_PWM_Start+0x136>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a18      	ldr	r2, [pc, #96]	; (800561c <HAL_TIM_PWM_Start+0x188>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d004      	beq.n	80055ca <HAL_TIM_PWM_Start+0x136>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a16      	ldr	r2, [pc, #88]	; (8005620 <HAL_TIM_PWM_Start+0x18c>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d111      	bne.n	80055ee <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	689b      	ldr	r3, [r3, #8]
 80055d0:	f003 0307 	and.w	r3, r3, #7
 80055d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2b06      	cmp	r3, #6
 80055da:	d010      	beq.n	80055fe <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f042 0201 	orr.w	r2, r2, #1
 80055ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ec:	e007      	b.n	80055fe <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f042 0201 	orr.w	r2, r2, #1
 80055fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80055fe:	2300      	movs	r3, #0
}
 8005600:	4618      	mov	r0, r3
 8005602:	3710      	adds	r7, #16
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	40010000 	.word	0x40010000
 800560c:	40010400 	.word	0x40010400
 8005610:	40000400 	.word	0x40000400
 8005614:	40000800 	.word	0x40000800
 8005618:	40000c00 	.word	0x40000c00
 800561c:	40014000 	.word	0x40014000
 8005620:	40001800 	.word	0x40001800

08005624 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b082      	sub	sp, #8
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	f003 0302 	and.w	r3, r3, #2
 8005636:	2b02      	cmp	r3, #2
 8005638:	d122      	bne.n	8005680 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68db      	ldr	r3, [r3, #12]
 8005640:	f003 0302 	and.w	r3, r3, #2
 8005644:	2b02      	cmp	r3, #2
 8005646:	d11b      	bne.n	8005680 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f06f 0202 	mvn.w	r2, #2
 8005650:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2201      	movs	r2, #1
 8005656:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	699b      	ldr	r3, [r3, #24]
 800565e:	f003 0303 	and.w	r3, r3, #3
 8005662:	2b00      	cmp	r3, #0
 8005664:	d003      	beq.n	800566e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f000 fa77 	bl	8005b5a <HAL_TIM_IC_CaptureCallback>
 800566c:	e005      	b.n	800567a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f000 fa69 	bl	8005b46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005674:	6878      	ldr	r0, [r7, #4]
 8005676:	f000 fa7a 	bl	8005b6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	f003 0304 	and.w	r3, r3, #4
 800568a:	2b04      	cmp	r3, #4
 800568c:	d122      	bne.n	80056d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	f003 0304 	and.w	r3, r3, #4
 8005698:	2b04      	cmp	r3, #4
 800569a:	d11b      	bne.n	80056d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f06f 0204 	mvn.w	r2, #4
 80056a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2202      	movs	r2, #2
 80056aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	699b      	ldr	r3, [r3, #24]
 80056b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d003      	beq.n	80056c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f000 fa4d 	bl	8005b5a <HAL_TIM_IC_CaptureCallback>
 80056c0:	e005      	b.n	80056ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 fa3f 	bl	8005b46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f000 fa50 	bl	8005b6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	f003 0308 	and.w	r3, r3, #8
 80056de:	2b08      	cmp	r3, #8
 80056e0:	d122      	bne.n	8005728 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	f003 0308 	and.w	r3, r3, #8
 80056ec:	2b08      	cmp	r3, #8
 80056ee:	d11b      	bne.n	8005728 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f06f 0208 	mvn.w	r2, #8
 80056f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2204      	movs	r2, #4
 80056fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	69db      	ldr	r3, [r3, #28]
 8005706:	f003 0303 	and.w	r3, r3, #3
 800570a:	2b00      	cmp	r3, #0
 800570c:	d003      	beq.n	8005716 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f000 fa23 	bl	8005b5a <HAL_TIM_IC_CaptureCallback>
 8005714:	e005      	b.n	8005722 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 fa15 	bl	8005b46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 fa26 	bl	8005b6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	f003 0310 	and.w	r3, r3, #16
 8005732:	2b10      	cmp	r3, #16
 8005734:	d122      	bne.n	800577c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	f003 0310 	and.w	r3, r3, #16
 8005740:	2b10      	cmp	r3, #16
 8005742:	d11b      	bne.n	800577c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f06f 0210 	mvn.w	r2, #16
 800574c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2208      	movs	r2, #8
 8005752:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	69db      	ldr	r3, [r3, #28]
 800575a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800575e:	2b00      	cmp	r3, #0
 8005760:	d003      	beq.n	800576a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 f9f9 	bl	8005b5a <HAL_TIM_IC_CaptureCallback>
 8005768:	e005      	b.n	8005776 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 f9eb 	bl	8005b46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f000 f9fc 	bl	8005b6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	f003 0301 	and.w	r3, r3, #1
 8005786:	2b01      	cmp	r3, #1
 8005788:	d10e      	bne.n	80057a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	f003 0301 	and.w	r3, r3, #1
 8005794:	2b01      	cmp	r3, #1
 8005796:	d107      	bne.n	80057a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f06f 0201 	mvn.w	r2, #1
 80057a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f7fc fa54 	bl	8001c50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	691b      	ldr	r3, [r3, #16]
 80057ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057b2:	2b80      	cmp	r3, #128	; 0x80
 80057b4:	d10e      	bne.n	80057d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057c0:	2b80      	cmp	r3, #128	; 0x80
 80057c2:	d107      	bne.n	80057d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80057cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f000 fd78 	bl	80062c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	691b      	ldr	r3, [r3, #16]
 80057da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057de:	2b40      	cmp	r3, #64	; 0x40
 80057e0:	d10e      	bne.n	8005800 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ec:	2b40      	cmp	r3, #64	; 0x40
 80057ee:	d107      	bne.n	8005800 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80057f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f000 f9c1 	bl	8005b82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	f003 0320 	and.w	r3, r3, #32
 800580a:	2b20      	cmp	r3, #32
 800580c:	d10e      	bne.n	800582c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	f003 0320 	and.w	r3, r3, #32
 8005818:	2b20      	cmp	r3, #32
 800581a:	d107      	bne.n	800582c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f06f 0220 	mvn.w	r2, #32
 8005824:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 fd42 	bl	80062b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800582c:	bf00      	nop
 800582e:	3708      	adds	r7, #8
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b086      	sub	sp, #24
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005840:	2300      	movs	r3, #0
 8005842:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800584a:	2b01      	cmp	r3, #1
 800584c:	d101      	bne.n	8005852 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800584e:	2302      	movs	r3, #2
 8005850:	e0ae      	b.n	80059b0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2b0c      	cmp	r3, #12
 800585e:	f200 809f 	bhi.w	80059a0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005862:	a201      	add	r2, pc, #4	; (adr r2, 8005868 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005868:	0800589d 	.word	0x0800589d
 800586c:	080059a1 	.word	0x080059a1
 8005870:	080059a1 	.word	0x080059a1
 8005874:	080059a1 	.word	0x080059a1
 8005878:	080058dd 	.word	0x080058dd
 800587c:	080059a1 	.word	0x080059a1
 8005880:	080059a1 	.word	0x080059a1
 8005884:	080059a1 	.word	0x080059a1
 8005888:	0800591f 	.word	0x0800591f
 800588c:	080059a1 	.word	0x080059a1
 8005890:	080059a1 	.word	0x080059a1
 8005894:	080059a1 	.word	0x080059a1
 8005898:	0800595f 	.word	0x0800595f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68b9      	ldr	r1, [r7, #8]
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 fa18 	bl	8005cd8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	699a      	ldr	r2, [r3, #24]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f042 0208 	orr.w	r2, r2, #8
 80058b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	699a      	ldr	r2, [r3, #24]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f022 0204 	bic.w	r2, r2, #4
 80058c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	6999      	ldr	r1, [r3, #24]
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	691a      	ldr	r2, [r3, #16]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	430a      	orrs	r2, r1
 80058d8:	619a      	str	r2, [r3, #24]
      break;
 80058da:	e064      	b.n	80059a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68b9      	ldr	r1, [r7, #8]
 80058e2:	4618      	mov	r0, r3
 80058e4:	f000 fa68 	bl	8005db8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	699a      	ldr	r2, [r3, #24]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	699a      	ldr	r2, [r3, #24]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005906:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	6999      	ldr	r1, [r3, #24]
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	691b      	ldr	r3, [r3, #16]
 8005912:	021a      	lsls	r2, r3, #8
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	430a      	orrs	r2, r1
 800591a:	619a      	str	r2, [r3, #24]
      break;
 800591c:	e043      	b.n	80059a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68b9      	ldr	r1, [r7, #8]
 8005924:	4618      	mov	r0, r3
 8005926:	f000 fabd 	bl	8005ea4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	69da      	ldr	r2, [r3, #28]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f042 0208 	orr.w	r2, r2, #8
 8005938:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	69da      	ldr	r2, [r3, #28]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f022 0204 	bic.w	r2, r2, #4
 8005948:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	69d9      	ldr	r1, [r3, #28]
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	691a      	ldr	r2, [r3, #16]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	430a      	orrs	r2, r1
 800595a:	61da      	str	r2, [r3, #28]
      break;
 800595c:	e023      	b.n	80059a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	68b9      	ldr	r1, [r7, #8]
 8005964:	4618      	mov	r0, r3
 8005966:	f000 fb11 	bl	8005f8c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	69da      	ldr	r2, [r3, #28]
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005978:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	69da      	ldr	r2, [r3, #28]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005988:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	69d9      	ldr	r1, [r3, #28]
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	021a      	lsls	r2, r3, #8
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	430a      	orrs	r2, r1
 800599c:	61da      	str	r2, [r3, #28]
      break;
 800599e:	e002      	b.n	80059a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	75fb      	strb	r3, [r7, #23]
      break;
 80059a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80059ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3718      	adds	r7, #24
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b084      	sub	sp, #16
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059c2:	2300      	movs	r3, #0
 80059c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d101      	bne.n	80059d4 <HAL_TIM_ConfigClockSource+0x1c>
 80059d0:	2302      	movs	r3, #2
 80059d2:	e0b4      	b.n	8005b3e <HAL_TIM_ConfigClockSource+0x186>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2202      	movs	r2, #2
 80059e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80059f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	68ba      	ldr	r2, [r7, #8]
 8005a02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a0c:	d03e      	beq.n	8005a8c <HAL_TIM_ConfigClockSource+0xd4>
 8005a0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a12:	f200 8087 	bhi.w	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a1a:	f000 8086 	beq.w	8005b2a <HAL_TIM_ConfigClockSource+0x172>
 8005a1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a22:	d87f      	bhi.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a24:	2b70      	cmp	r3, #112	; 0x70
 8005a26:	d01a      	beq.n	8005a5e <HAL_TIM_ConfigClockSource+0xa6>
 8005a28:	2b70      	cmp	r3, #112	; 0x70
 8005a2a:	d87b      	bhi.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a2c:	2b60      	cmp	r3, #96	; 0x60
 8005a2e:	d050      	beq.n	8005ad2 <HAL_TIM_ConfigClockSource+0x11a>
 8005a30:	2b60      	cmp	r3, #96	; 0x60
 8005a32:	d877      	bhi.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a34:	2b50      	cmp	r3, #80	; 0x50
 8005a36:	d03c      	beq.n	8005ab2 <HAL_TIM_ConfigClockSource+0xfa>
 8005a38:	2b50      	cmp	r3, #80	; 0x50
 8005a3a:	d873      	bhi.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a3c:	2b40      	cmp	r3, #64	; 0x40
 8005a3e:	d058      	beq.n	8005af2 <HAL_TIM_ConfigClockSource+0x13a>
 8005a40:	2b40      	cmp	r3, #64	; 0x40
 8005a42:	d86f      	bhi.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a44:	2b30      	cmp	r3, #48	; 0x30
 8005a46:	d064      	beq.n	8005b12 <HAL_TIM_ConfigClockSource+0x15a>
 8005a48:	2b30      	cmp	r3, #48	; 0x30
 8005a4a:	d86b      	bhi.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a4c:	2b20      	cmp	r3, #32
 8005a4e:	d060      	beq.n	8005b12 <HAL_TIM_ConfigClockSource+0x15a>
 8005a50:	2b20      	cmp	r3, #32
 8005a52:	d867      	bhi.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d05c      	beq.n	8005b12 <HAL_TIM_ConfigClockSource+0x15a>
 8005a58:	2b10      	cmp	r3, #16
 8005a5a:	d05a      	beq.n	8005b12 <HAL_TIM_ConfigClockSource+0x15a>
 8005a5c:	e062      	b.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6818      	ldr	r0, [r3, #0]
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	6899      	ldr	r1, [r3, #8]
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	685a      	ldr	r2, [r3, #4]
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	f000 fb5d 	bl	800612c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005a80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	609a      	str	r2, [r3, #8]
      break;
 8005a8a:	e04f      	b.n	8005b2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6818      	ldr	r0, [r3, #0]
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	6899      	ldr	r1, [r3, #8]
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	685a      	ldr	r2, [r3, #4]
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	f000 fb46 	bl	800612c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	689a      	ldr	r2, [r3, #8]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005aae:	609a      	str	r2, [r3, #8]
      break;
 8005ab0:	e03c      	b.n	8005b2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6818      	ldr	r0, [r3, #0]
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	6859      	ldr	r1, [r3, #4]
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	461a      	mov	r2, r3
 8005ac0:	f000 faba 	bl	8006038 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2150      	movs	r1, #80	; 0x50
 8005aca:	4618      	mov	r0, r3
 8005acc:	f000 fb13 	bl	80060f6 <TIM_ITRx_SetConfig>
      break;
 8005ad0:	e02c      	b.n	8005b2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6818      	ldr	r0, [r3, #0]
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	6859      	ldr	r1, [r3, #4]
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	461a      	mov	r2, r3
 8005ae0:	f000 fad9 	bl	8006096 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2160      	movs	r1, #96	; 0x60
 8005aea:	4618      	mov	r0, r3
 8005aec:	f000 fb03 	bl	80060f6 <TIM_ITRx_SetConfig>
      break;
 8005af0:	e01c      	b.n	8005b2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6818      	ldr	r0, [r3, #0]
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	6859      	ldr	r1, [r3, #4]
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	461a      	mov	r2, r3
 8005b00:	f000 fa9a 	bl	8006038 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	2140      	movs	r1, #64	; 0x40
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f000 faf3 	bl	80060f6 <TIM_ITRx_SetConfig>
      break;
 8005b10:	e00c      	b.n	8005b2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4619      	mov	r1, r3
 8005b1c:	4610      	mov	r0, r2
 8005b1e:	f000 faea 	bl	80060f6 <TIM_ITRx_SetConfig>
      break;
 8005b22:	e003      	b.n	8005b2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	73fb      	strb	r3, [r7, #15]
      break;
 8005b28:	e000      	b.n	8005b2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005b2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3710      	adds	r7, #16
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b46:	b480      	push	{r7}
 8005b48:	b083      	sub	sp, #12
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b4e:	bf00      	nop
 8005b50:	370c      	adds	r7, #12
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr

08005b5a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b5a:	b480      	push	{r7}
 8005b5c:	b083      	sub	sp, #12
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b62:	bf00      	nop
 8005b64:	370c      	adds	r7, #12
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr

08005b6e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b6e:	b480      	push	{r7}
 8005b70:	b083      	sub	sp, #12
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b76:	bf00      	nop
 8005b78:	370c      	adds	r7, #12
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr

08005b82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b82:	b480      	push	{r7}
 8005b84:	b083      	sub	sp, #12
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b8a:	bf00      	nop
 8005b8c:	370c      	adds	r7, #12
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b94:	4770      	bx	lr
	...

08005b98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b085      	sub	sp, #20
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a40      	ldr	r2, [pc, #256]	; (8005cac <TIM_Base_SetConfig+0x114>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d013      	beq.n	8005bd8 <TIM_Base_SetConfig+0x40>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bb6:	d00f      	beq.n	8005bd8 <TIM_Base_SetConfig+0x40>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a3d      	ldr	r2, [pc, #244]	; (8005cb0 <TIM_Base_SetConfig+0x118>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d00b      	beq.n	8005bd8 <TIM_Base_SetConfig+0x40>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a3c      	ldr	r2, [pc, #240]	; (8005cb4 <TIM_Base_SetConfig+0x11c>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d007      	beq.n	8005bd8 <TIM_Base_SetConfig+0x40>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a3b      	ldr	r2, [pc, #236]	; (8005cb8 <TIM_Base_SetConfig+0x120>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d003      	beq.n	8005bd8 <TIM_Base_SetConfig+0x40>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	4a3a      	ldr	r2, [pc, #232]	; (8005cbc <TIM_Base_SetConfig+0x124>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d108      	bne.n	8005bea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a2f      	ldr	r2, [pc, #188]	; (8005cac <TIM_Base_SetConfig+0x114>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d02b      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bf8:	d027      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a2c      	ldr	r2, [pc, #176]	; (8005cb0 <TIM_Base_SetConfig+0x118>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d023      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a2b      	ldr	r2, [pc, #172]	; (8005cb4 <TIM_Base_SetConfig+0x11c>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d01f      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a2a      	ldr	r2, [pc, #168]	; (8005cb8 <TIM_Base_SetConfig+0x120>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d01b      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4a29      	ldr	r2, [pc, #164]	; (8005cbc <TIM_Base_SetConfig+0x124>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d017      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	4a28      	ldr	r2, [pc, #160]	; (8005cc0 <TIM_Base_SetConfig+0x128>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d013      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4a27      	ldr	r2, [pc, #156]	; (8005cc4 <TIM_Base_SetConfig+0x12c>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d00f      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a26      	ldr	r2, [pc, #152]	; (8005cc8 <TIM_Base_SetConfig+0x130>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d00b      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a25      	ldr	r2, [pc, #148]	; (8005ccc <TIM_Base_SetConfig+0x134>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d007      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a24      	ldr	r2, [pc, #144]	; (8005cd0 <TIM_Base_SetConfig+0x138>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d003      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a23      	ldr	r2, [pc, #140]	; (8005cd4 <TIM_Base_SetConfig+0x13c>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d108      	bne.n	8005c5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	695b      	ldr	r3, [r3, #20]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	68fa      	ldr	r2, [r7, #12]
 8005c6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	689a      	ldr	r2, [r3, #8]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a0a      	ldr	r2, [pc, #40]	; (8005cac <TIM_Base_SetConfig+0x114>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d003      	beq.n	8005c90 <TIM_Base_SetConfig+0xf8>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	4a0c      	ldr	r2, [pc, #48]	; (8005cbc <TIM_Base_SetConfig+0x124>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d103      	bne.n	8005c98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	691a      	ldr	r2, [r3, #16]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	615a      	str	r2, [r3, #20]
}
 8005c9e:	bf00      	nop
 8005ca0:	3714      	adds	r7, #20
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr
 8005caa:	bf00      	nop
 8005cac:	40010000 	.word	0x40010000
 8005cb0:	40000400 	.word	0x40000400
 8005cb4:	40000800 	.word	0x40000800
 8005cb8:	40000c00 	.word	0x40000c00
 8005cbc:	40010400 	.word	0x40010400
 8005cc0:	40014000 	.word	0x40014000
 8005cc4:	40014400 	.word	0x40014400
 8005cc8:	40014800 	.word	0x40014800
 8005ccc:	40001800 	.word	0x40001800
 8005cd0:	40001c00 	.word	0x40001c00
 8005cd4:	40002000 	.word	0x40002000

08005cd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b087      	sub	sp, #28
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a1b      	ldr	r3, [r3, #32]
 8005ce6:	f023 0201 	bic.w	r2, r3, #1
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a1b      	ldr	r3, [r3, #32]
 8005cf2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	699b      	ldr	r3, [r3, #24]
 8005cfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	f023 0303 	bic.w	r3, r3, #3
 8005d0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68fa      	ldr	r2, [r7, #12]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f023 0302 	bic.w	r3, r3, #2
 8005d20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	697a      	ldr	r2, [r7, #20]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	4a20      	ldr	r2, [pc, #128]	; (8005db0 <TIM_OC1_SetConfig+0xd8>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d003      	beq.n	8005d3c <TIM_OC1_SetConfig+0x64>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	4a1f      	ldr	r2, [pc, #124]	; (8005db4 <TIM_OC1_SetConfig+0xdc>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d10c      	bne.n	8005d56 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	f023 0308 	bic.w	r3, r3, #8
 8005d42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	68db      	ldr	r3, [r3, #12]
 8005d48:	697a      	ldr	r2, [r7, #20]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f023 0304 	bic.w	r3, r3, #4
 8005d54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	4a15      	ldr	r2, [pc, #84]	; (8005db0 <TIM_OC1_SetConfig+0xd8>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d003      	beq.n	8005d66 <TIM_OC1_SetConfig+0x8e>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4a14      	ldr	r2, [pc, #80]	; (8005db4 <TIM_OC1_SetConfig+0xdc>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d111      	bne.n	8005d8a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	695b      	ldr	r3, [r3, #20]
 8005d7a:	693a      	ldr	r2, [r7, #16]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	699b      	ldr	r3, [r3, #24]
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	68fa      	ldr	r2, [r7, #12]
 8005d94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	685a      	ldr	r2, [r3, #4]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	697a      	ldr	r2, [r7, #20]
 8005da2:	621a      	str	r2, [r3, #32]
}
 8005da4:	bf00      	nop
 8005da6:	371c      	adds	r7, #28
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr
 8005db0:	40010000 	.word	0x40010000
 8005db4:	40010400 	.word	0x40010400

08005db8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b087      	sub	sp, #28
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6a1b      	ldr	r3, [r3, #32]
 8005dc6:	f023 0210 	bic.w	r2, r3, #16
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6a1b      	ldr	r3, [r3, #32]
 8005dd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005de6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	021b      	lsls	r3, r3, #8
 8005df6:	68fa      	ldr	r2, [r7, #12]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	f023 0320 	bic.w	r3, r3, #32
 8005e02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	011b      	lsls	r3, r3, #4
 8005e0a:	697a      	ldr	r2, [r7, #20]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	4a22      	ldr	r2, [pc, #136]	; (8005e9c <TIM_OC2_SetConfig+0xe4>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d003      	beq.n	8005e20 <TIM_OC2_SetConfig+0x68>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a21      	ldr	r2, [pc, #132]	; (8005ea0 <TIM_OC2_SetConfig+0xe8>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d10d      	bne.n	8005e3c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	011b      	lsls	r3, r3, #4
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e3a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4a17      	ldr	r2, [pc, #92]	; (8005e9c <TIM_OC2_SetConfig+0xe4>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d003      	beq.n	8005e4c <TIM_OC2_SetConfig+0x94>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4a16      	ldr	r2, [pc, #88]	; (8005ea0 <TIM_OC2_SetConfig+0xe8>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d113      	bne.n	8005e74 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	695b      	ldr	r3, [r3, #20]
 8005e60:	009b      	lsls	r3, r3, #2
 8005e62:	693a      	ldr	r2, [r7, #16]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	699b      	ldr	r3, [r3, #24]
 8005e6c:	009b      	lsls	r3, r3, #2
 8005e6e:	693a      	ldr	r2, [r7, #16]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	693a      	ldr	r2, [r7, #16]
 8005e78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	68fa      	ldr	r2, [r7, #12]
 8005e7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	685a      	ldr	r2, [r3, #4]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	697a      	ldr	r2, [r7, #20]
 8005e8c:	621a      	str	r2, [r3, #32]
}
 8005e8e:	bf00      	nop
 8005e90:	371c      	adds	r7, #28
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
 8005e9a:	bf00      	nop
 8005e9c:	40010000 	.word	0x40010000
 8005ea0:	40010400 	.word	0x40010400

08005ea4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b087      	sub	sp, #28
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a1b      	ldr	r3, [r3, #32]
 8005eb2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a1b      	ldr	r3, [r3, #32]
 8005ebe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ed2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f023 0303 	bic.w	r3, r3, #3
 8005eda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68fa      	ldr	r2, [r7, #12]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005eec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	021b      	lsls	r3, r3, #8
 8005ef4:	697a      	ldr	r2, [r7, #20]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a21      	ldr	r2, [pc, #132]	; (8005f84 <TIM_OC3_SetConfig+0xe0>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d003      	beq.n	8005f0a <TIM_OC3_SetConfig+0x66>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a20      	ldr	r2, [pc, #128]	; (8005f88 <TIM_OC3_SetConfig+0xe4>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d10d      	bne.n	8005f26 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	68db      	ldr	r3, [r3, #12]
 8005f16:	021b      	lsls	r3, r3, #8
 8005f18:	697a      	ldr	r2, [r7, #20]
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a16      	ldr	r2, [pc, #88]	; (8005f84 <TIM_OC3_SetConfig+0xe0>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d003      	beq.n	8005f36 <TIM_OC3_SetConfig+0x92>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a15      	ldr	r2, [pc, #84]	; (8005f88 <TIM_OC3_SetConfig+0xe4>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d113      	bne.n	8005f5e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	695b      	ldr	r3, [r3, #20]
 8005f4a:	011b      	lsls	r3, r3, #4
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	699b      	ldr	r3, [r3, #24]
 8005f56:	011b      	lsls	r3, r3, #4
 8005f58:	693a      	ldr	r2, [r7, #16]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	693a      	ldr	r2, [r7, #16]
 8005f62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	68fa      	ldr	r2, [r7, #12]
 8005f68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	685a      	ldr	r2, [r3, #4]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	697a      	ldr	r2, [r7, #20]
 8005f76:	621a      	str	r2, [r3, #32]
}
 8005f78:	bf00      	nop
 8005f7a:	371c      	adds	r7, #28
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr
 8005f84:	40010000 	.word	0x40010000
 8005f88:	40010400 	.word	0x40010400

08005f8c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b087      	sub	sp, #28
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6a1b      	ldr	r3, [r3, #32]
 8005f9a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a1b      	ldr	r3, [r3, #32]
 8005fa6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	69db      	ldr	r3, [r3, #28]
 8005fb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	021b      	lsls	r3, r3, #8
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005fd6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	031b      	lsls	r3, r3, #12
 8005fde:	693a      	ldr	r2, [r7, #16]
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a12      	ldr	r2, [pc, #72]	; (8006030 <TIM_OC4_SetConfig+0xa4>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d003      	beq.n	8005ff4 <TIM_OC4_SetConfig+0x68>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a11      	ldr	r2, [pc, #68]	; (8006034 <TIM_OC4_SetConfig+0xa8>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d109      	bne.n	8006008 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ffa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	695b      	ldr	r3, [r3, #20]
 8006000:	019b      	lsls	r3, r3, #6
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	4313      	orrs	r3, r2
 8006006:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	68fa      	ldr	r2, [r7, #12]
 8006012:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	685a      	ldr	r2, [r3, #4]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	693a      	ldr	r2, [r7, #16]
 8006020:	621a      	str	r2, [r3, #32]
}
 8006022:	bf00      	nop
 8006024:	371c      	adds	r7, #28
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop
 8006030:	40010000 	.word	0x40010000
 8006034:	40010400 	.word	0x40010400

08006038 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006038:	b480      	push	{r7}
 800603a:	b087      	sub	sp, #28
 800603c:	af00      	add	r7, sp, #0
 800603e:	60f8      	str	r0, [r7, #12]
 8006040:	60b9      	str	r1, [r7, #8]
 8006042:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6a1b      	ldr	r3, [r3, #32]
 8006048:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6a1b      	ldr	r3, [r3, #32]
 800604e:	f023 0201 	bic.w	r2, r3, #1
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	699b      	ldr	r3, [r3, #24]
 800605a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006062:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	011b      	lsls	r3, r3, #4
 8006068:	693a      	ldr	r2, [r7, #16]
 800606a:	4313      	orrs	r3, r2
 800606c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f023 030a 	bic.w	r3, r3, #10
 8006074:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006076:	697a      	ldr	r2, [r7, #20]
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	4313      	orrs	r3, r2
 800607c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	693a      	ldr	r2, [r7, #16]
 8006082:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	697a      	ldr	r2, [r7, #20]
 8006088:	621a      	str	r2, [r3, #32]
}
 800608a:	bf00      	nop
 800608c:	371c      	adds	r7, #28
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr

08006096 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006096:	b480      	push	{r7}
 8006098:	b087      	sub	sp, #28
 800609a:	af00      	add	r7, sp, #0
 800609c:	60f8      	str	r0, [r7, #12]
 800609e:	60b9      	str	r1, [r7, #8]
 80060a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6a1b      	ldr	r3, [r3, #32]
 80060a6:	f023 0210 	bic.w	r2, r3, #16
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	699b      	ldr	r3, [r3, #24]
 80060b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6a1b      	ldr	r3, [r3, #32]
 80060b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80060c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	031b      	lsls	r3, r3, #12
 80060c6:	697a      	ldr	r2, [r7, #20]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80060d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	011b      	lsls	r3, r3, #4
 80060d8:	693a      	ldr	r2, [r7, #16]
 80060da:	4313      	orrs	r3, r2
 80060dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	697a      	ldr	r2, [r7, #20]
 80060e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	693a      	ldr	r2, [r7, #16]
 80060e8:	621a      	str	r2, [r3, #32]
}
 80060ea:	bf00      	nop
 80060ec:	371c      	adds	r7, #28
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr

080060f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060f6:	b480      	push	{r7}
 80060f8:	b085      	sub	sp, #20
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	6078      	str	r0, [r7, #4]
 80060fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800610c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	4313      	orrs	r3, r2
 8006114:	f043 0307 	orr.w	r3, r3, #7
 8006118:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	68fa      	ldr	r2, [r7, #12]
 800611e:	609a      	str	r2, [r3, #8]
}
 8006120:	bf00      	nop
 8006122:	3714      	adds	r7, #20
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800612c:	b480      	push	{r7}
 800612e:	b087      	sub	sp, #28
 8006130:	af00      	add	r7, sp, #0
 8006132:	60f8      	str	r0, [r7, #12]
 8006134:	60b9      	str	r1, [r7, #8]
 8006136:	607a      	str	r2, [r7, #4]
 8006138:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006146:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	021a      	lsls	r2, r3, #8
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	431a      	orrs	r2, r3
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	4313      	orrs	r3, r2
 8006154:	697a      	ldr	r2, [r7, #20]
 8006156:	4313      	orrs	r3, r2
 8006158:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	697a      	ldr	r2, [r7, #20]
 800615e:	609a      	str	r2, [r3, #8]
}
 8006160:	bf00      	nop
 8006162:	371c      	adds	r7, #28
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr

0800616c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800616c:	b480      	push	{r7}
 800616e:	b087      	sub	sp, #28
 8006170:	af00      	add	r7, sp, #0
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	60b9      	str	r1, [r7, #8]
 8006176:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	f003 031f 	and.w	r3, r3, #31
 800617e:	2201      	movs	r2, #1
 8006180:	fa02 f303 	lsl.w	r3, r2, r3
 8006184:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6a1a      	ldr	r2, [r3, #32]
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	43db      	mvns	r3, r3
 800618e:	401a      	ands	r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	6a1a      	ldr	r2, [r3, #32]
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	f003 031f 	and.w	r3, r3, #31
 800619e:	6879      	ldr	r1, [r7, #4]
 80061a0:	fa01 f303 	lsl.w	r3, r1, r3
 80061a4:	431a      	orrs	r2, r3
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	621a      	str	r2, [r3, #32]
}
 80061aa:	bf00      	nop
 80061ac:	371c      	adds	r7, #28
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr
	...

080061b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d101      	bne.n	80061d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061cc:	2302      	movs	r3, #2
 80061ce:	e05a      	b.n	8006286 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2201      	movs	r2, #1
 80061d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2202      	movs	r2, #2
 80061dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	68fa      	ldr	r2, [r7, #12]
 80061fe:	4313      	orrs	r3, r2
 8006200:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68fa      	ldr	r2, [r7, #12]
 8006208:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a21      	ldr	r2, [pc, #132]	; (8006294 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d022      	beq.n	800625a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800621c:	d01d      	beq.n	800625a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a1d      	ldr	r2, [pc, #116]	; (8006298 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d018      	beq.n	800625a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a1b      	ldr	r2, [pc, #108]	; (800629c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d013      	beq.n	800625a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a1a      	ldr	r2, [pc, #104]	; (80062a0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d00e      	beq.n	800625a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a18      	ldr	r2, [pc, #96]	; (80062a4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d009      	beq.n	800625a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a17      	ldr	r2, [pc, #92]	; (80062a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d004      	beq.n	800625a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a15      	ldr	r2, [pc, #84]	; (80062ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d10c      	bne.n	8006274 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006260:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	68ba      	ldr	r2, [r7, #8]
 8006268:	4313      	orrs	r3, r2
 800626a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68ba      	ldr	r2, [r7, #8]
 8006272:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006284:	2300      	movs	r3, #0
}
 8006286:	4618      	mov	r0, r3
 8006288:	3714      	adds	r7, #20
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr
 8006292:	bf00      	nop
 8006294:	40010000 	.word	0x40010000
 8006298:	40000400 	.word	0x40000400
 800629c:	40000800 	.word	0x40000800
 80062a0:	40000c00 	.word	0x40000c00
 80062a4:	40010400 	.word	0x40010400
 80062a8:	40014000 	.word	0x40014000
 80062ac:	40001800 	.word	0x40001800

080062b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b083      	sub	sp, #12
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062b8:	bf00      	nop
 80062ba:	370c      	adds	r7, #12
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr

080062c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b083      	sub	sp, #12
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062cc:	bf00      	nop
 80062ce:	370c      	adds	r7, #12
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr

080062d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b082      	sub	sp, #8
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e03f      	b.n	800636a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d106      	bne.n	8006304 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f7fb fdea 	bl	8001ed8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2224      	movs	r2, #36	; 0x24
 8006308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	68da      	ldr	r2, [r3, #12]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800631a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f000 fdc7 	bl	8006eb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	691a      	ldr	r2, [r3, #16]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006330:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	695a      	ldr	r2, [r3, #20]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006340:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	68da      	ldr	r2, [r3, #12]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006350:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2220      	movs	r2, #32
 800635c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2220      	movs	r2, #32
 8006364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006368:	2300      	movs	r3, #0
}
 800636a:	4618      	mov	r0, r3
 800636c:	3708      	adds	r7, #8
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
	...

08006374 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b08c      	sub	sp, #48	; 0x30
 8006378:	af00      	add	r7, sp, #0
 800637a:	60f8      	str	r0, [r7, #12]
 800637c:	60b9      	str	r1, [r7, #8]
 800637e:	4613      	mov	r3, r2
 8006380:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b20      	cmp	r3, #32
 800638c:	d165      	bne.n	800645a <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d002      	beq.n	800639a <HAL_UART_Transmit_DMA+0x26>
 8006394:	88fb      	ldrh	r3, [r7, #6]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d101      	bne.n	800639e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e05e      	b.n	800645c <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d101      	bne.n	80063ac <HAL_UART_Transmit_DMA+0x38>
 80063a8:	2302      	movs	r3, #2
 80063aa:	e057      	b.n	800645c <HAL_UART_Transmit_DMA+0xe8>
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80063b4:	68ba      	ldr	r2, [r7, #8]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	88fa      	ldrh	r2, [r7, #6]
 80063be:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	88fa      	ldrh	r2, [r7, #6]
 80063c4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2200      	movs	r2, #0
 80063ca:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2221      	movs	r2, #33	; 0x21
 80063d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063d8:	4a22      	ldr	r2, [pc, #136]	; (8006464 <HAL_UART_Transmit_DMA+0xf0>)
 80063da:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063e0:	4a21      	ldr	r2, [pc, #132]	; (8006468 <HAL_UART_Transmit_DMA+0xf4>)
 80063e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063e8:	4a20      	ldr	r2, [pc, #128]	; (800646c <HAL_UART_Transmit_DMA+0xf8>)
 80063ea:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063f0:	2200      	movs	r2, #0
 80063f2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 80063f4:	f107 0308 	add.w	r3, r7, #8
 80063f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80063fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006400:	6819      	ldr	r1, [r3, #0]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	3304      	adds	r3, #4
 8006408:	461a      	mov	r2, r3
 800640a:	88fb      	ldrh	r3, [r7, #6]
 800640c:	f7fd fca4 	bl	8003d58 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006418:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	3314      	adds	r3, #20
 8006428:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800642a:	69bb      	ldr	r3, [r7, #24]
 800642c:	e853 3f00 	ldrex	r3, [r3]
 8006430:	617b      	str	r3, [r7, #20]
   return(result);
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006438:	62bb      	str	r3, [r7, #40]	; 0x28
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	3314      	adds	r3, #20
 8006440:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006442:	627a      	str	r2, [r7, #36]	; 0x24
 8006444:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006446:	6a39      	ldr	r1, [r7, #32]
 8006448:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800644a:	e841 2300 	strex	r3, r2, [r1]
 800644e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006450:	69fb      	ldr	r3, [r7, #28]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d1e5      	bne.n	8006422 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8006456:	2300      	movs	r3, #0
 8006458:	e000      	b.n	800645c <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800645a:	2302      	movs	r3, #2
  }
}
 800645c:	4618      	mov	r0, r3
 800645e:	3730      	adds	r7, #48	; 0x30
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	080069e1 	.word	0x080069e1
 8006468:	08006a7b 	.word	0x08006a7b
 800646c:	08006a97 	.word	0x08006a97

08006470 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b0ba      	sub	sp, #232	; 0xe8
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	695b      	ldr	r3, [r3, #20]
 8006492:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006496:	2300      	movs	r3, #0
 8006498:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800649c:	2300      	movs	r3, #0
 800649e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80064a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064a6:	f003 030f 	and.w	r3, r3, #15
 80064aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80064ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d10f      	bne.n	80064d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80064b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ba:	f003 0320 	and.w	r3, r3, #32
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d009      	beq.n	80064d6 <HAL_UART_IRQHandler+0x66>
 80064c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064c6:	f003 0320 	and.w	r3, r3, #32
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d003      	beq.n	80064d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 fc32 	bl	8006d38 <UART_Receive_IT>
      return;
 80064d4:	e256      	b.n	8006984 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80064d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80064da:	2b00      	cmp	r3, #0
 80064dc:	f000 80de 	beq.w	800669c <HAL_UART_IRQHandler+0x22c>
 80064e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064e4:	f003 0301 	and.w	r3, r3, #1
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d106      	bne.n	80064fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80064ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064f0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	f000 80d1 	beq.w	800669c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80064fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064fe:	f003 0301 	and.w	r3, r3, #1
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00b      	beq.n	800651e <HAL_UART_IRQHandler+0xae>
 8006506:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800650a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800650e:	2b00      	cmp	r3, #0
 8006510:	d005      	beq.n	800651e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006516:	f043 0201 	orr.w	r2, r3, #1
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800651e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006522:	f003 0304 	and.w	r3, r3, #4
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00b      	beq.n	8006542 <HAL_UART_IRQHandler+0xd2>
 800652a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800652e:	f003 0301 	and.w	r3, r3, #1
 8006532:	2b00      	cmp	r3, #0
 8006534:	d005      	beq.n	8006542 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800653a:	f043 0202 	orr.w	r2, r3, #2
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006542:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006546:	f003 0302 	and.w	r3, r3, #2
 800654a:	2b00      	cmp	r3, #0
 800654c:	d00b      	beq.n	8006566 <HAL_UART_IRQHandler+0xf6>
 800654e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006552:	f003 0301 	and.w	r3, r3, #1
 8006556:	2b00      	cmp	r3, #0
 8006558:	d005      	beq.n	8006566 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800655e:	f043 0204 	orr.w	r2, r3, #4
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800656a:	f003 0308 	and.w	r3, r3, #8
 800656e:	2b00      	cmp	r3, #0
 8006570:	d011      	beq.n	8006596 <HAL_UART_IRQHandler+0x126>
 8006572:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006576:	f003 0320 	and.w	r3, r3, #32
 800657a:	2b00      	cmp	r3, #0
 800657c:	d105      	bne.n	800658a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800657e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006582:	f003 0301 	and.w	r3, r3, #1
 8006586:	2b00      	cmp	r3, #0
 8006588:	d005      	beq.n	8006596 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658e:	f043 0208 	orr.w	r2, r3, #8
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659a:	2b00      	cmp	r3, #0
 800659c:	f000 81ed 	beq.w	800697a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80065a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065a4:	f003 0320 	and.w	r3, r3, #32
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d008      	beq.n	80065be <HAL_UART_IRQHandler+0x14e>
 80065ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065b0:	f003 0320 	and.w	r3, r3, #32
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d002      	beq.n	80065be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f000 fbbd 	bl	8006d38 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	695b      	ldr	r3, [r3, #20]
 80065c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065c8:	2b40      	cmp	r3, #64	; 0x40
 80065ca:	bf0c      	ite	eq
 80065cc:	2301      	moveq	r3, #1
 80065ce:	2300      	movne	r3, #0
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065da:	f003 0308 	and.w	r3, r3, #8
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d103      	bne.n	80065ea <HAL_UART_IRQHandler+0x17a>
 80065e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d04f      	beq.n	800668a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 fac5 	bl	8006b7a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	695b      	ldr	r3, [r3, #20]
 80065f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065fa:	2b40      	cmp	r3, #64	; 0x40
 80065fc:	d141      	bne.n	8006682 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	3314      	adds	r3, #20
 8006604:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006608:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800660c:	e853 3f00 	ldrex	r3, [r3]
 8006610:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006614:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006618:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800661c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	3314      	adds	r3, #20
 8006626:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800662a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800662e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006632:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006636:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800663a:	e841 2300 	strex	r3, r2, [r1]
 800663e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006642:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d1d9      	bne.n	80065fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800664e:	2b00      	cmp	r3, #0
 8006650:	d013      	beq.n	800667a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006656:	4a7d      	ldr	r2, [pc, #500]	; (800684c <HAL_UART_IRQHandler+0x3dc>)
 8006658:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800665e:	4618      	mov	r0, r3
 8006660:	f7fd fc42 	bl	8003ee8 <HAL_DMA_Abort_IT>
 8006664:	4603      	mov	r3, r0
 8006666:	2b00      	cmp	r3, #0
 8006668:	d016      	beq.n	8006698 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800666e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006674:	4610      	mov	r0, r2
 8006676:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006678:	e00e      	b.n	8006698 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f99a 	bl	80069b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006680:	e00a      	b.n	8006698 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 f996 	bl	80069b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006688:	e006      	b.n	8006698 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f000 f992 	bl	80069b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2200      	movs	r2, #0
 8006694:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006696:	e170      	b.n	800697a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006698:	bf00      	nop
    return;
 800669a:	e16e      	b.n	800697a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	f040 814a 	bne.w	800693a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80066a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066aa:	f003 0310 	and.w	r3, r3, #16
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	f000 8143 	beq.w	800693a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80066b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066b8:	f003 0310 	and.w	r3, r3, #16
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f000 813c 	beq.w	800693a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066c2:	2300      	movs	r3, #0
 80066c4:	60bb      	str	r3, [r7, #8]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	60bb      	str	r3, [r7, #8]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	60bb      	str	r3, [r7, #8]
 80066d6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	695b      	ldr	r3, [r3, #20]
 80066de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066e2:	2b40      	cmp	r3, #64	; 0x40
 80066e4:	f040 80b4 	bne.w	8006850 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80066f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	f000 8140 	beq.w	800697e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006702:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006706:	429a      	cmp	r2, r3
 8006708:	f080 8139 	bcs.w	800697e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006712:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006718:	69db      	ldr	r3, [r3, #28]
 800671a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800671e:	f000 8088 	beq.w	8006832 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	330c      	adds	r3, #12
 8006728:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006730:	e853 3f00 	ldrex	r3, [r3]
 8006734:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006738:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800673c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006740:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	330c      	adds	r3, #12
 800674a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800674e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006752:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006756:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800675a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800675e:	e841 2300 	strex	r3, r2, [r1]
 8006762:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006766:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1d9      	bne.n	8006722 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	3314      	adds	r3, #20
 8006774:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006776:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006778:	e853 3f00 	ldrex	r3, [r3]
 800677c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800677e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006780:	f023 0301 	bic.w	r3, r3, #1
 8006784:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	3314      	adds	r3, #20
 800678e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006792:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006796:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006798:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800679a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800679e:	e841 2300 	strex	r3, r2, [r1]
 80067a2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80067a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d1e1      	bne.n	800676e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	3314      	adds	r3, #20
 80067b0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80067b4:	e853 3f00 	ldrex	r3, [r3]
 80067b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80067ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	3314      	adds	r3, #20
 80067ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80067ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80067d0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80067d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80067d6:	e841 2300 	strex	r3, r2, [r1]
 80067da:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80067dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d1e3      	bne.n	80067aa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2220      	movs	r2, #32
 80067e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	330c      	adds	r3, #12
 80067f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067fa:	e853 3f00 	ldrex	r3, [r3]
 80067fe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006800:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006802:	f023 0310 	bic.w	r3, r3, #16
 8006806:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	330c      	adds	r3, #12
 8006810:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006814:	65ba      	str	r2, [r7, #88]	; 0x58
 8006816:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006818:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800681a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800681c:	e841 2300 	strex	r3, r2, [r1]
 8006820:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006822:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006824:	2b00      	cmp	r3, #0
 8006826:	d1e3      	bne.n	80067f0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800682c:	4618      	mov	r0, r3
 800682e:	f7fd faeb 	bl	8003e08 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800683a:	b29b      	uxth	r3, r3
 800683c:	1ad3      	subs	r3, r2, r3
 800683e:	b29b      	uxth	r3, r3
 8006840:	4619      	mov	r1, r3
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 f8c0 	bl	80069c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006848:	e099      	b.n	800697e <HAL_UART_IRQHandler+0x50e>
 800684a:	bf00      	nop
 800684c:	08006c41 	.word	0x08006c41
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006858:	b29b      	uxth	r3, r3
 800685a:	1ad3      	subs	r3, r2, r3
 800685c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006864:	b29b      	uxth	r3, r3
 8006866:	2b00      	cmp	r3, #0
 8006868:	f000 808b 	beq.w	8006982 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800686c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006870:	2b00      	cmp	r3, #0
 8006872:	f000 8086 	beq.w	8006982 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	330c      	adds	r3, #12
 800687c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800687e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006880:	e853 3f00 	ldrex	r3, [r3]
 8006884:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006888:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800688c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	330c      	adds	r3, #12
 8006896:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800689a:	647a      	str	r2, [r7, #68]	; 0x44
 800689c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80068a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80068a2:	e841 2300 	strex	r3, r2, [r1]
 80068a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80068a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1e3      	bne.n	8006876 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	3314      	adds	r3, #20
 80068b4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068b8:	e853 3f00 	ldrex	r3, [r3]
 80068bc:	623b      	str	r3, [r7, #32]
   return(result);
 80068be:	6a3b      	ldr	r3, [r7, #32]
 80068c0:	f023 0301 	bic.w	r3, r3, #1
 80068c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	3314      	adds	r3, #20
 80068ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80068d2:	633a      	str	r2, [r7, #48]	; 0x30
 80068d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80068d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068da:	e841 2300 	strex	r3, r2, [r1]
 80068de:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80068e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d1e3      	bne.n	80068ae <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2220      	movs	r2, #32
 80068ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	330c      	adds	r3, #12
 80068fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	e853 3f00 	ldrex	r3, [r3]
 8006902:	60fb      	str	r3, [r7, #12]
   return(result);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f023 0310 	bic.w	r3, r3, #16
 800690a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	330c      	adds	r3, #12
 8006914:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006918:	61fa      	str	r2, [r7, #28]
 800691a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691c:	69b9      	ldr	r1, [r7, #24]
 800691e:	69fa      	ldr	r2, [r7, #28]
 8006920:	e841 2300 	strex	r3, r2, [r1]
 8006924:	617b      	str	r3, [r7, #20]
   return(result);
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d1e3      	bne.n	80068f4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800692c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006930:	4619      	mov	r1, r3
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 f848 	bl	80069c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006938:	e023      	b.n	8006982 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800693a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800693e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006942:	2b00      	cmp	r3, #0
 8006944:	d009      	beq.n	800695a <HAL_UART_IRQHandler+0x4ea>
 8006946:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800694a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800694e:	2b00      	cmp	r3, #0
 8006950:	d003      	beq.n	800695a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f000 f988 	bl	8006c68 <UART_Transmit_IT>
    return;
 8006958:	e014      	b.n	8006984 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800695a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800695e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006962:	2b00      	cmp	r3, #0
 8006964:	d00e      	beq.n	8006984 <HAL_UART_IRQHandler+0x514>
 8006966:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800696a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800696e:	2b00      	cmp	r3, #0
 8006970:	d008      	beq.n	8006984 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 f9c8 	bl	8006d08 <UART_EndTransmit_IT>
    return;
 8006978:	e004      	b.n	8006984 <HAL_UART_IRQHandler+0x514>
    return;
 800697a:	bf00      	nop
 800697c:	e002      	b.n	8006984 <HAL_UART_IRQHandler+0x514>
      return;
 800697e:	bf00      	nop
 8006980:	e000      	b.n	8006984 <HAL_UART_IRQHandler+0x514>
      return;
 8006982:	bf00      	nop
  }
}
 8006984:	37e8      	adds	r7, #232	; 0xe8
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop

0800698c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006994:	bf00      	nop
 8006996:	370c      	adds	r7, #12
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr

080069a0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80069a8:	bf00      	nop
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80069bc:	bf00      	nop
 80069be:	370c      	adds	r7, #12
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr

080069c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	460b      	mov	r3, r1
 80069d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80069d4:	bf00      	nop
 80069d6:	370c      	adds	r7, #12
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr

080069e0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b090      	sub	sp, #64	; 0x40
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d137      	bne.n	8006a6c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80069fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069fe:	2200      	movs	r2, #0
 8006a00:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006a02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	3314      	adds	r3, #20
 8006a08:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0c:	e853 3f00 	ldrex	r3, [r3]
 8006a10:	623b      	str	r3, [r7, #32]
   return(result);
 8006a12:	6a3b      	ldr	r3, [r7, #32]
 8006a14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a18:	63bb      	str	r3, [r7, #56]	; 0x38
 8006a1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	3314      	adds	r3, #20
 8006a20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006a22:	633a      	str	r2, [r7, #48]	; 0x30
 8006a24:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a26:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a2a:	e841 2300 	strex	r3, r2, [r1]
 8006a2e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d1e5      	bne.n	8006a02 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006a36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	330c      	adds	r3, #12
 8006a3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	e853 3f00 	ldrex	r3, [r3]
 8006a44:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a4c:	637b      	str	r3, [r7, #52]	; 0x34
 8006a4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	330c      	adds	r3, #12
 8006a54:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a56:	61fa      	str	r2, [r7, #28]
 8006a58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a5a:	69b9      	ldr	r1, [r7, #24]
 8006a5c:	69fa      	ldr	r2, [r7, #28]
 8006a5e:	e841 2300 	strex	r3, r2, [r1]
 8006a62:	617b      	str	r3, [r7, #20]
   return(result);
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d1e5      	bne.n	8006a36 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006a6a:	e002      	b.n	8006a72 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006a6c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006a6e:	f7fb f8ad 	bl	8001bcc <HAL_UART_TxCpltCallback>
}
 8006a72:	bf00      	nop
 8006a74:	3740      	adds	r7, #64	; 0x40
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}

08006a7a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006a7a:	b580      	push	{r7, lr}
 8006a7c:	b084      	sub	sp, #16
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a86:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006a88:	68f8      	ldr	r0, [r7, #12]
 8006a8a:	f7ff ff7f 	bl	800698c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a8e:	bf00      	nop
 8006a90:	3710      	adds	r7, #16
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bd80      	pop	{r7, pc}

08006a96 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a96:	b580      	push	{r7, lr}
 8006a98:	b084      	sub	sp, #16
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aa6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	695b      	ldr	r3, [r3, #20]
 8006aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ab2:	2b80      	cmp	r3, #128	; 0x80
 8006ab4:	bf0c      	ite	eq
 8006ab6:	2301      	moveq	r3, #1
 8006ab8:	2300      	movne	r3, #0
 8006aba:	b2db      	uxtb	r3, r3
 8006abc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	2b21      	cmp	r3, #33	; 0x21
 8006ac8:	d108      	bne.n	8006adc <UART_DMAError+0x46>
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d005      	beq.n	8006adc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006ad6:	68b8      	ldr	r0, [r7, #8]
 8006ad8:	f000 f827 	bl	8006b2a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	695b      	ldr	r3, [r3, #20]
 8006ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ae6:	2b40      	cmp	r3, #64	; 0x40
 8006ae8:	bf0c      	ite	eq
 8006aea:	2301      	moveq	r3, #1
 8006aec:	2300      	movne	r3, #0
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	2b22      	cmp	r3, #34	; 0x22
 8006afc:	d108      	bne.n	8006b10 <UART_DMAError+0x7a>
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d005      	beq.n	8006b10 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	2200      	movs	r2, #0
 8006b08:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006b0a:	68b8      	ldr	r0, [r7, #8]
 8006b0c:	f000 f835 	bl	8006b7a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b14:	f043 0210 	orr.w	r2, r3, #16
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b1c:	68b8      	ldr	r0, [r7, #8]
 8006b1e:	f7ff ff49 	bl	80069b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b22:	bf00      	nop
 8006b24:	3710      	adds	r7, #16
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}

08006b2a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006b2a:	b480      	push	{r7}
 8006b2c:	b089      	sub	sp, #36	; 0x24
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	330c      	adds	r3, #12
 8006b38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	e853 3f00 	ldrex	r3, [r3]
 8006b40:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006b48:	61fb      	str	r3, [r7, #28]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	330c      	adds	r3, #12
 8006b50:	69fa      	ldr	r2, [r7, #28]
 8006b52:	61ba      	str	r2, [r7, #24]
 8006b54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b56:	6979      	ldr	r1, [r7, #20]
 8006b58:	69ba      	ldr	r2, [r7, #24]
 8006b5a:	e841 2300 	strex	r3, r2, [r1]
 8006b5e:	613b      	str	r3, [r7, #16]
   return(result);
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d1e5      	bne.n	8006b32 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2220      	movs	r2, #32
 8006b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006b6e:	bf00      	nop
 8006b70:	3724      	adds	r7, #36	; 0x24
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr

08006b7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b095      	sub	sp, #84	; 0x54
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	330c      	adds	r3, #12
 8006b88:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b8c:	e853 3f00 	ldrex	r3, [r3]
 8006b90:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b94:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b98:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	330c      	adds	r3, #12
 8006ba0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006ba2:	643a      	str	r2, [r7, #64]	; 0x40
 8006ba4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006ba8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006baa:	e841 2300 	strex	r3, r2, [r1]
 8006bae:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1e5      	bne.n	8006b82 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	3314      	adds	r3, #20
 8006bbc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bbe:	6a3b      	ldr	r3, [r7, #32]
 8006bc0:	e853 3f00 	ldrex	r3, [r3]
 8006bc4:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bc6:	69fb      	ldr	r3, [r7, #28]
 8006bc8:	f023 0301 	bic.w	r3, r3, #1
 8006bcc:	64bb      	str	r3, [r7, #72]	; 0x48
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	3314      	adds	r3, #20
 8006bd4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006bd6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006bd8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006bdc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006bde:	e841 2300 	strex	r3, r2, [r1]
 8006be2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1e5      	bne.n	8006bb6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d119      	bne.n	8006c26 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	330c      	adds	r3, #12
 8006bf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	e853 3f00 	ldrex	r3, [r3]
 8006c00:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	f023 0310 	bic.w	r3, r3, #16
 8006c08:	647b      	str	r3, [r7, #68]	; 0x44
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	330c      	adds	r3, #12
 8006c10:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c12:	61ba      	str	r2, [r7, #24]
 8006c14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c16:	6979      	ldr	r1, [r7, #20]
 8006c18:	69ba      	ldr	r2, [r7, #24]
 8006c1a:	e841 2300 	strex	r3, r2, [r1]
 8006c1e:	613b      	str	r3, [r7, #16]
   return(result);
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1e5      	bne.n	8006bf2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2220      	movs	r2, #32
 8006c2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2200      	movs	r2, #0
 8006c32:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006c34:	bf00      	nop
 8006c36:	3754      	adds	r7, #84	; 0x54
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c4c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2200      	movs	r2, #0
 8006c52:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2200      	movs	r2, #0
 8006c58:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c5a:	68f8      	ldr	r0, [r7, #12]
 8006c5c:	f7ff feaa 	bl	80069b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c60:	bf00      	nop
 8006c62:	3710      	adds	r7, #16
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b085      	sub	sp, #20
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	2b21      	cmp	r3, #33	; 0x21
 8006c7a:	d13e      	bne.n	8006cfa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c84:	d114      	bne.n	8006cb0 <UART_Transmit_IT+0x48>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	691b      	ldr	r3, [r3, #16]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d110      	bne.n	8006cb0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a1b      	ldr	r3, [r3, #32]
 8006c92:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	881b      	ldrh	r3, [r3, #0]
 8006c98:	461a      	mov	r2, r3
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ca2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6a1b      	ldr	r3, [r3, #32]
 8006ca8:	1c9a      	adds	r2, r3, #2
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	621a      	str	r2, [r3, #32]
 8006cae:	e008      	b.n	8006cc2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6a1b      	ldr	r3, [r3, #32]
 8006cb4:	1c59      	adds	r1, r3, #1
 8006cb6:	687a      	ldr	r2, [r7, #4]
 8006cb8:	6211      	str	r1, [r2, #32]
 8006cba:	781a      	ldrb	r2, [r3, #0]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	3b01      	subs	r3, #1
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	687a      	ldr	r2, [r7, #4]
 8006cce:	4619      	mov	r1, r3
 8006cd0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d10f      	bne.n	8006cf6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	68da      	ldr	r2, [r3, #12]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ce4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68da      	ldr	r2, [r3, #12]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006cf4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	e000      	b.n	8006cfc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006cfa:	2302      	movs	r3, #2
  }
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3714      	adds	r7, #20
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr

08006d08 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	68da      	ldr	r2, [r3, #12]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d1e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2220      	movs	r2, #32
 8006d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f7fa ff4f 	bl	8001bcc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006d2e:	2300      	movs	r3, #0
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3708      	adds	r7, #8
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b08c      	sub	sp, #48	; 0x30
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	2b22      	cmp	r3, #34	; 0x22
 8006d4a:	f040 80ab 	bne.w	8006ea4 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d56:	d117      	bne.n	8006d88 <UART_Receive_IT+0x50>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	691b      	ldr	r3, [r3, #16]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d113      	bne.n	8006d88 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006d60:	2300      	movs	r3, #0
 8006d62:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d68:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d76:	b29a      	uxth	r2, r3
 8006d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d7a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d80:	1c9a      	adds	r2, r3, #2
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	629a      	str	r2, [r3, #40]	; 0x28
 8006d86:	e026      	b.n	8006dd6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d9a:	d007      	beq.n	8006dac <UART_Receive_IT+0x74>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d10a      	bne.n	8006dba <UART_Receive_IT+0x82>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d106      	bne.n	8006dba <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	b2da      	uxtb	r2, r3
 8006db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006db6:	701a      	strb	r2, [r3, #0]
 8006db8:	e008      	b.n	8006dcc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	b2db      	uxtb	r3, r3
 8006dc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006dc6:	b2da      	uxtb	r2, r3
 8006dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dca:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dd0:	1c5a      	adds	r2, r3, #1
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	3b01      	subs	r3, #1
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	4619      	mov	r1, r3
 8006de4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d15a      	bne.n	8006ea0 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	68da      	ldr	r2, [r3, #12]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f022 0220 	bic.w	r2, r2, #32
 8006df8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	68da      	ldr	r2, [r3, #12]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006e08:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	695a      	ldr	r2, [r3, #20]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f022 0201 	bic.w	r2, r2, #1
 8006e18:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2220      	movs	r2, #32
 8006e1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d135      	bne.n	8006e96 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	330c      	adds	r3, #12
 8006e36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	e853 3f00 	ldrex	r3, [r3]
 8006e3e:	613b      	str	r3, [r7, #16]
   return(result);
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	f023 0310 	bic.w	r3, r3, #16
 8006e46:	627b      	str	r3, [r7, #36]	; 0x24
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	330c      	adds	r3, #12
 8006e4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e50:	623a      	str	r2, [r7, #32]
 8006e52:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e54:	69f9      	ldr	r1, [r7, #28]
 8006e56:	6a3a      	ldr	r2, [r7, #32]
 8006e58:	e841 2300 	strex	r3, r2, [r1]
 8006e5c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e5e:	69bb      	ldr	r3, [r7, #24]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d1e5      	bne.n	8006e30 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f003 0310 	and.w	r3, r3, #16
 8006e6e:	2b10      	cmp	r3, #16
 8006e70:	d10a      	bne.n	8006e88 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006e72:	2300      	movs	r3, #0
 8006e74:	60fb      	str	r3, [r7, #12]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	60fb      	str	r3, [r7, #12]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	60fb      	str	r3, [r7, #12]
 8006e86:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f7ff fd9a 	bl	80069c8 <HAL_UARTEx_RxEventCallback>
 8006e94:	e002      	b.n	8006e9c <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f7ff fd82 	bl	80069a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	e002      	b.n	8006ea6 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	e000      	b.n	8006ea6 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006ea4:	2302      	movs	r3, #2
  }
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3730      	adds	r7, #48	; 0x30
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}
	...

08006eb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb4:	b09f      	sub	sp, #124	; 0x7c
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006eba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	691b      	ldr	r3, [r3, #16]
 8006ec0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006ec4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ec6:	68d9      	ldr	r1, [r3, #12]
 8006ec8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006eca:	681a      	ldr	r2, [r3, #0]
 8006ecc:	ea40 0301 	orr.w	r3, r0, r1
 8006ed0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ed2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ed4:	689a      	ldr	r2, [r3, #8]
 8006ed6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	431a      	orrs	r2, r3
 8006edc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ede:	695b      	ldr	r3, [r3, #20]
 8006ee0:	431a      	orrs	r2, r3
 8006ee2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ee4:	69db      	ldr	r3, [r3, #28]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006eea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	68db      	ldr	r3, [r3, #12]
 8006ef0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006ef4:	f021 010c 	bic.w	r1, r1, #12
 8006ef8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006efa:	681a      	ldr	r2, [r3, #0]
 8006efc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006efe:	430b      	orrs	r3, r1
 8006f00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006f02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	695b      	ldr	r3, [r3, #20]
 8006f08:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006f0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f0e:	6999      	ldr	r1, [r3, #24]
 8006f10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	ea40 0301 	orr.w	r3, r0, r1
 8006f18:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006f1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	4bc5      	ldr	r3, [pc, #788]	; (8007234 <UART_SetConfig+0x384>)
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d004      	beq.n	8006f2e <UART_SetConfig+0x7e>
 8006f24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	4bc3      	ldr	r3, [pc, #780]	; (8007238 <UART_SetConfig+0x388>)
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d103      	bne.n	8006f36 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006f2e:	f7fd fd33 	bl	8004998 <HAL_RCC_GetPCLK2Freq>
 8006f32:	6778      	str	r0, [r7, #116]	; 0x74
 8006f34:	e002      	b.n	8006f3c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006f36:	f7fd fd1b 	bl	8004970 <HAL_RCC_GetPCLK1Freq>
 8006f3a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f3e:	69db      	ldr	r3, [r3, #28]
 8006f40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f44:	f040 80b6 	bne.w	80070b4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006f48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f4a:	461c      	mov	r4, r3
 8006f4c:	f04f 0500 	mov.w	r5, #0
 8006f50:	4622      	mov	r2, r4
 8006f52:	462b      	mov	r3, r5
 8006f54:	1891      	adds	r1, r2, r2
 8006f56:	6439      	str	r1, [r7, #64]	; 0x40
 8006f58:	415b      	adcs	r3, r3
 8006f5a:	647b      	str	r3, [r7, #68]	; 0x44
 8006f5c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006f60:	1912      	adds	r2, r2, r4
 8006f62:	eb45 0303 	adc.w	r3, r5, r3
 8006f66:	f04f 0000 	mov.w	r0, #0
 8006f6a:	f04f 0100 	mov.w	r1, #0
 8006f6e:	00d9      	lsls	r1, r3, #3
 8006f70:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006f74:	00d0      	lsls	r0, r2, #3
 8006f76:	4602      	mov	r2, r0
 8006f78:	460b      	mov	r3, r1
 8006f7a:	1911      	adds	r1, r2, r4
 8006f7c:	6639      	str	r1, [r7, #96]	; 0x60
 8006f7e:	416b      	adcs	r3, r5
 8006f80:	667b      	str	r3, [r7, #100]	; 0x64
 8006f82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	461a      	mov	r2, r3
 8006f88:	f04f 0300 	mov.w	r3, #0
 8006f8c:	1891      	adds	r1, r2, r2
 8006f8e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006f90:	415b      	adcs	r3, r3
 8006f92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f94:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006f98:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006f9c:	f7f9 fdb2 	bl	8000b04 <__aeabi_uldivmod>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	460b      	mov	r3, r1
 8006fa4:	4ba5      	ldr	r3, [pc, #660]	; (800723c <UART_SetConfig+0x38c>)
 8006fa6:	fba3 2302 	umull	r2, r3, r3, r2
 8006faa:	095b      	lsrs	r3, r3, #5
 8006fac:	011e      	lsls	r6, r3, #4
 8006fae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006fb0:	461c      	mov	r4, r3
 8006fb2:	f04f 0500 	mov.w	r5, #0
 8006fb6:	4622      	mov	r2, r4
 8006fb8:	462b      	mov	r3, r5
 8006fba:	1891      	adds	r1, r2, r2
 8006fbc:	6339      	str	r1, [r7, #48]	; 0x30
 8006fbe:	415b      	adcs	r3, r3
 8006fc0:	637b      	str	r3, [r7, #52]	; 0x34
 8006fc2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006fc6:	1912      	adds	r2, r2, r4
 8006fc8:	eb45 0303 	adc.w	r3, r5, r3
 8006fcc:	f04f 0000 	mov.w	r0, #0
 8006fd0:	f04f 0100 	mov.w	r1, #0
 8006fd4:	00d9      	lsls	r1, r3, #3
 8006fd6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006fda:	00d0      	lsls	r0, r2, #3
 8006fdc:	4602      	mov	r2, r0
 8006fde:	460b      	mov	r3, r1
 8006fe0:	1911      	adds	r1, r2, r4
 8006fe2:	65b9      	str	r1, [r7, #88]	; 0x58
 8006fe4:	416b      	adcs	r3, r5
 8006fe6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006fe8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	461a      	mov	r2, r3
 8006fee:	f04f 0300 	mov.w	r3, #0
 8006ff2:	1891      	adds	r1, r2, r2
 8006ff4:	62b9      	str	r1, [r7, #40]	; 0x28
 8006ff6:	415b      	adcs	r3, r3
 8006ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ffa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006ffe:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007002:	f7f9 fd7f 	bl	8000b04 <__aeabi_uldivmod>
 8007006:	4602      	mov	r2, r0
 8007008:	460b      	mov	r3, r1
 800700a:	4b8c      	ldr	r3, [pc, #560]	; (800723c <UART_SetConfig+0x38c>)
 800700c:	fba3 1302 	umull	r1, r3, r3, r2
 8007010:	095b      	lsrs	r3, r3, #5
 8007012:	2164      	movs	r1, #100	; 0x64
 8007014:	fb01 f303 	mul.w	r3, r1, r3
 8007018:	1ad3      	subs	r3, r2, r3
 800701a:	00db      	lsls	r3, r3, #3
 800701c:	3332      	adds	r3, #50	; 0x32
 800701e:	4a87      	ldr	r2, [pc, #540]	; (800723c <UART_SetConfig+0x38c>)
 8007020:	fba2 2303 	umull	r2, r3, r2, r3
 8007024:	095b      	lsrs	r3, r3, #5
 8007026:	005b      	lsls	r3, r3, #1
 8007028:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800702c:	441e      	add	r6, r3
 800702e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007030:	4618      	mov	r0, r3
 8007032:	f04f 0100 	mov.w	r1, #0
 8007036:	4602      	mov	r2, r0
 8007038:	460b      	mov	r3, r1
 800703a:	1894      	adds	r4, r2, r2
 800703c:	623c      	str	r4, [r7, #32]
 800703e:	415b      	adcs	r3, r3
 8007040:	627b      	str	r3, [r7, #36]	; 0x24
 8007042:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007046:	1812      	adds	r2, r2, r0
 8007048:	eb41 0303 	adc.w	r3, r1, r3
 800704c:	f04f 0400 	mov.w	r4, #0
 8007050:	f04f 0500 	mov.w	r5, #0
 8007054:	00dd      	lsls	r5, r3, #3
 8007056:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800705a:	00d4      	lsls	r4, r2, #3
 800705c:	4622      	mov	r2, r4
 800705e:	462b      	mov	r3, r5
 8007060:	1814      	adds	r4, r2, r0
 8007062:	653c      	str	r4, [r7, #80]	; 0x50
 8007064:	414b      	adcs	r3, r1
 8007066:	657b      	str	r3, [r7, #84]	; 0x54
 8007068:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	461a      	mov	r2, r3
 800706e:	f04f 0300 	mov.w	r3, #0
 8007072:	1891      	adds	r1, r2, r2
 8007074:	61b9      	str	r1, [r7, #24]
 8007076:	415b      	adcs	r3, r3
 8007078:	61fb      	str	r3, [r7, #28]
 800707a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800707e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007082:	f7f9 fd3f 	bl	8000b04 <__aeabi_uldivmod>
 8007086:	4602      	mov	r2, r0
 8007088:	460b      	mov	r3, r1
 800708a:	4b6c      	ldr	r3, [pc, #432]	; (800723c <UART_SetConfig+0x38c>)
 800708c:	fba3 1302 	umull	r1, r3, r3, r2
 8007090:	095b      	lsrs	r3, r3, #5
 8007092:	2164      	movs	r1, #100	; 0x64
 8007094:	fb01 f303 	mul.w	r3, r1, r3
 8007098:	1ad3      	subs	r3, r2, r3
 800709a:	00db      	lsls	r3, r3, #3
 800709c:	3332      	adds	r3, #50	; 0x32
 800709e:	4a67      	ldr	r2, [pc, #412]	; (800723c <UART_SetConfig+0x38c>)
 80070a0:	fba2 2303 	umull	r2, r3, r2, r3
 80070a4:	095b      	lsrs	r3, r3, #5
 80070a6:	f003 0207 	and.w	r2, r3, #7
 80070aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4432      	add	r2, r6
 80070b0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80070b2:	e0b9      	b.n	8007228 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80070b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070b6:	461c      	mov	r4, r3
 80070b8:	f04f 0500 	mov.w	r5, #0
 80070bc:	4622      	mov	r2, r4
 80070be:	462b      	mov	r3, r5
 80070c0:	1891      	adds	r1, r2, r2
 80070c2:	6139      	str	r1, [r7, #16]
 80070c4:	415b      	adcs	r3, r3
 80070c6:	617b      	str	r3, [r7, #20]
 80070c8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80070cc:	1912      	adds	r2, r2, r4
 80070ce:	eb45 0303 	adc.w	r3, r5, r3
 80070d2:	f04f 0000 	mov.w	r0, #0
 80070d6:	f04f 0100 	mov.w	r1, #0
 80070da:	00d9      	lsls	r1, r3, #3
 80070dc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80070e0:	00d0      	lsls	r0, r2, #3
 80070e2:	4602      	mov	r2, r0
 80070e4:	460b      	mov	r3, r1
 80070e6:	eb12 0804 	adds.w	r8, r2, r4
 80070ea:	eb43 0905 	adc.w	r9, r3, r5
 80070ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	4618      	mov	r0, r3
 80070f4:	f04f 0100 	mov.w	r1, #0
 80070f8:	f04f 0200 	mov.w	r2, #0
 80070fc:	f04f 0300 	mov.w	r3, #0
 8007100:	008b      	lsls	r3, r1, #2
 8007102:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007106:	0082      	lsls	r2, r0, #2
 8007108:	4640      	mov	r0, r8
 800710a:	4649      	mov	r1, r9
 800710c:	f7f9 fcfa 	bl	8000b04 <__aeabi_uldivmod>
 8007110:	4602      	mov	r2, r0
 8007112:	460b      	mov	r3, r1
 8007114:	4b49      	ldr	r3, [pc, #292]	; (800723c <UART_SetConfig+0x38c>)
 8007116:	fba3 2302 	umull	r2, r3, r3, r2
 800711a:	095b      	lsrs	r3, r3, #5
 800711c:	011e      	lsls	r6, r3, #4
 800711e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007120:	4618      	mov	r0, r3
 8007122:	f04f 0100 	mov.w	r1, #0
 8007126:	4602      	mov	r2, r0
 8007128:	460b      	mov	r3, r1
 800712a:	1894      	adds	r4, r2, r2
 800712c:	60bc      	str	r4, [r7, #8]
 800712e:	415b      	adcs	r3, r3
 8007130:	60fb      	str	r3, [r7, #12]
 8007132:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007136:	1812      	adds	r2, r2, r0
 8007138:	eb41 0303 	adc.w	r3, r1, r3
 800713c:	f04f 0400 	mov.w	r4, #0
 8007140:	f04f 0500 	mov.w	r5, #0
 8007144:	00dd      	lsls	r5, r3, #3
 8007146:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800714a:	00d4      	lsls	r4, r2, #3
 800714c:	4622      	mov	r2, r4
 800714e:	462b      	mov	r3, r5
 8007150:	1814      	adds	r4, r2, r0
 8007152:	64bc      	str	r4, [r7, #72]	; 0x48
 8007154:	414b      	adcs	r3, r1
 8007156:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007158:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800715a:	685b      	ldr	r3, [r3, #4]
 800715c:	4618      	mov	r0, r3
 800715e:	f04f 0100 	mov.w	r1, #0
 8007162:	f04f 0200 	mov.w	r2, #0
 8007166:	f04f 0300 	mov.w	r3, #0
 800716a:	008b      	lsls	r3, r1, #2
 800716c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007170:	0082      	lsls	r2, r0, #2
 8007172:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007176:	f7f9 fcc5 	bl	8000b04 <__aeabi_uldivmod>
 800717a:	4602      	mov	r2, r0
 800717c:	460b      	mov	r3, r1
 800717e:	4b2f      	ldr	r3, [pc, #188]	; (800723c <UART_SetConfig+0x38c>)
 8007180:	fba3 1302 	umull	r1, r3, r3, r2
 8007184:	095b      	lsrs	r3, r3, #5
 8007186:	2164      	movs	r1, #100	; 0x64
 8007188:	fb01 f303 	mul.w	r3, r1, r3
 800718c:	1ad3      	subs	r3, r2, r3
 800718e:	011b      	lsls	r3, r3, #4
 8007190:	3332      	adds	r3, #50	; 0x32
 8007192:	4a2a      	ldr	r2, [pc, #168]	; (800723c <UART_SetConfig+0x38c>)
 8007194:	fba2 2303 	umull	r2, r3, r2, r3
 8007198:	095b      	lsrs	r3, r3, #5
 800719a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800719e:	441e      	add	r6, r3
 80071a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80071a2:	4618      	mov	r0, r3
 80071a4:	f04f 0100 	mov.w	r1, #0
 80071a8:	4602      	mov	r2, r0
 80071aa:	460b      	mov	r3, r1
 80071ac:	1894      	adds	r4, r2, r2
 80071ae:	603c      	str	r4, [r7, #0]
 80071b0:	415b      	adcs	r3, r3
 80071b2:	607b      	str	r3, [r7, #4]
 80071b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071b8:	1812      	adds	r2, r2, r0
 80071ba:	eb41 0303 	adc.w	r3, r1, r3
 80071be:	f04f 0400 	mov.w	r4, #0
 80071c2:	f04f 0500 	mov.w	r5, #0
 80071c6:	00dd      	lsls	r5, r3, #3
 80071c8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80071cc:	00d4      	lsls	r4, r2, #3
 80071ce:	4622      	mov	r2, r4
 80071d0:	462b      	mov	r3, r5
 80071d2:	eb12 0a00 	adds.w	sl, r2, r0
 80071d6:	eb43 0b01 	adc.w	fp, r3, r1
 80071da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	4618      	mov	r0, r3
 80071e0:	f04f 0100 	mov.w	r1, #0
 80071e4:	f04f 0200 	mov.w	r2, #0
 80071e8:	f04f 0300 	mov.w	r3, #0
 80071ec:	008b      	lsls	r3, r1, #2
 80071ee:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80071f2:	0082      	lsls	r2, r0, #2
 80071f4:	4650      	mov	r0, sl
 80071f6:	4659      	mov	r1, fp
 80071f8:	f7f9 fc84 	bl	8000b04 <__aeabi_uldivmod>
 80071fc:	4602      	mov	r2, r0
 80071fe:	460b      	mov	r3, r1
 8007200:	4b0e      	ldr	r3, [pc, #56]	; (800723c <UART_SetConfig+0x38c>)
 8007202:	fba3 1302 	umull	r1, r3, r3, r2
 8007206:	095b      	lsrs	r3, r3, #5
 8007208:	2164      	movs	r1, #100	; 0x64
 800720a:	fb01 f303 	mul.w	r3, r1, r3
 800720e:	1ad3      	subs	r3, r2, r3
 8007210:	011b      	lsls	r3, r3, #4
 8007212:	3332      	adds	r3, #50	; 0x32
 8007214:	4a09      	ldr	r2, [pc, #36]	; (800723c <UART_SetConfig+0x38c>)
 8007216:	fba2 2303 	umull	r2, r3, r2, r3
 800721a:	095b      	lsrs	r3, r3, #5
 800721c:	f003 020f 	and.w	r2, r3, #15
 8007220:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4432      	add	r2, r6
 8007226:	609a      	str	r2, [r3, #8]
}
 8007228:	bf00      	nop
 800722a:	377c      	adds	r7, #124	; 0x7c
 800722c:	46bd      	mov	sp, r7
 800722e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007232:	bf00      	nop
 8007234:	40011000 	.word	0x40011000
 8007238:	40011400 	.word	0x40011400
 800723c:	51eb851f 	.word	0x51eb851f

08007240 <__errno>:
 8007240:	4b01      	ldr	r3, [pc, #4]	; (8007248 <__errno+0x8>)
 8007242:	6818      	ldr	r0, [r3, #0]
 8007244:	4770      	bx	lr
 8007246:	bf00      	nop
 8007248:	20000028 	.word	0x20000028

0800724c <__libc_init_array>:
 800724c:	b570      	push	{r4, r5, r6, lr}
 800724e:	4d0d      	ldr	r5, [pc, #52]	; (8007284 <__libc_init_array+0x38>)
 8007250:	4c0d      	ldr	r4, [pc, #52]	; (8007288 <__libc_init_array+0x3c>)
 8007252:	1b64      	subs	r4, r4, r5
 8007254:	10a4      	asrs	r4, r4, #2
 8007256:	2600      	movs	r6, #0
 8007258:	42a6      	cmp	r6, r4
 800725a:	d109      	bne.n	8007270 <__libc_init_array+0x24>
 800725c:	4d0b      	ldr	r5, [pc, #44]	; (800728c <__libc_init_array+0x40>)
 800725e:	4c0c      	ldr	r4, [pc, #48]	; (8007290 <__libc_init_array+0x44>)
 8007260:	f001 fa2c 	bl	80086bc <_init>
 8007264:	1b64      	subs	r4, r4, r5
 8007266:	10a4      	asrs	r4, r4, #2
 8007268:	2600      	movs	r6, #0
 800726a:	42a6      	cmp	r6, r4
 800726c:	d105      	bne.n	800727a <__libc_init_array+0x2e>
 800726e:	bd70      	pop	{r4, r5, r6, pc}
 8007270:	f855 3b04 	ldr.w	r3, [r5], #4
 8007274:	4798      	blx	r3
 8007276:	3601      	adds	r6, #1
 8007278:	e7ee      	b.n	8007258 <__libc_init_array+0xc>
 800727a:	f855 3b04 	ldr.w	r3, [r5], #4
 800727e:	4798      	blx	r3
 8007280:	3601      	adds	r6, #1
 8007282:	e7f2      	b.n	800726a <__libc_init_array+0x1e>
 8007284:	08008930 	.word	0x08008930
 8007288:	08008930 	.word	0x08008930
 800728c:	08008930 	.word	0x08008930
 8007290:	08008934 	.word	0x08008934

08007294 <memset>:
 8007294:	4402      	add	r2, r0
 8007296:	4603      	mov	r3, r0
 8007298:	4293      	cmp	r3, r2
 800729a:	d100      	bne.n	800729e <memset+0xa>
 800729c:	4770      	bx	lr
 800729e:	f803 1b01 	strb.w	r1, [r3], #1
 80072a2:	e7f9      	b.n	8007298 <memset+0x4>
 80072a4:	0000      	movs	r0, r0
	...

080072a8 <cos>:
 80072a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80072aa:	ec53 2b10 	vmov	r2, r3, d0
 80072ae:	4824      	ldr	r0, [pc, #144]	; (8007340 <cos+0x98>)
 80072b0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80072b4:	4281      	cmp	r1, r0
 80072b6:	dc06      	bgt.n	80072c6 <cos+0x1e>
 80072b8:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8007338 <cos+0x90>
 80072bc:	f000 fc1c 	bl	8007af8 <__kernel_cos>
 80072c0:	ec51 0b10 	vmov	r0, r1, d0
 80072c4:	e007      	b.n	80072d6 <cos+0x2e>
 80072c6:	481f      	ldr	r0, [pc, #124]	; (8007344 <cos+0x9c>)
 80072c8:	4281      	cmp	r1, r0
 80072ca:	dd09      	ble.n	80072e0 <cos+0x38>
 80072cc:	ee10 0a10 	vmov	r0, s0
 80072d0:	4619      	mov	r1, r3
 80072d2:	f7f8 ff9d 	bl	8000210 <__aeabi_dsub>
 80072d6:	ec41 0b10 	vmov	d0, r0, r1
 80072da:	b005      	add	sp, #20
 80072dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80072e0:	4668      	mov	r0, sp
 80072e2:	f000 f9fd 	bl	80076e0 <__ieee754_rem_pio2>
 80072e6:	f000 0003 	and.w	r0, r0, #3
 80072ea:	2801      	cmp	r0, #1
 80072ec:	d007      	beq.n	80072fe <cos+0x56>
 80072ee:	2802      	cmp	r0, #2
 80072f0:	d012      	beq.n	8007318 <cos+0x70>
 80072f2:	b9c0      	cbnz	r0, 8007326 <cos+0x7e>
 80072f4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80072f8:	ed9d 0b00 	vldr	d0, [sp]
 80072fc:	e7de      	b.n	80072bc <cos+0x14>
 80072fe:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007302:	ed9d 0b00 	vldr	d0, [sp]
 8007306:	f000 ffff 	bl	8008308 <__kernel_sin>
 800730a:	ec53 2b10 	vmov	r2, r3, d0
 800730e:	ee10 0a10 	vmov	r0, s0
 8007312:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007316:	e7de      	b.n	80072d6 <cos+0x2e>
 8007318:	ed9d 1b02 	vldr	d1, [sp, #8]
 800731c:	ed9d 0b00 	vldr	d0, [sp]
 8007320:	f000 fbea 	bl	8007af8 <__kernel_cos>
 8007324:	e7f1      	b.n	800730a <cos+0x62>
 8007326:	ed9d 1b02 	vldr	d1, [sp, #8]
 800732a:	ed9d 0b00 	vldr	d0, [sp]
 800732e:	2001      	movs	r0, #1
 8007330:	f000 ffea 	bl	8008308 <__kernel_sin>
 8007334:	e7c4      	b.n	80072c0 <cos+0x18>
 8007336:	bf00      	nop
	...
 8007340:	3fe921fb 	.word	0x3fe921fb
 8007344:	7fefffff 	.word	0x7fefffff

08007348 <exp>:
 8007348:	b538      	push	{r3, r4, r5, lr}
 800734a:	ed2d 8b02 	vpush	{d8}
 800734e:	ec55 4b10 	vmov	r4, r5, d0
 8007352:	f000 f849 	bl	80073e8 <__ieee754_exp>
 8007356:	4b22      	ldr	r3, [pc, #136]	; (80073e0 <exp+0x98>)
 8007358:	eeb0 8a40 	vmov.f32	s16, s0
 800735c:	eef0 8a60 	vmov.f32	s17, s1
 8007360:	f993 3000 	ldrsb.w	r3, [r3]
 8007364:	3301      	adds	r3, #1
 8007366:	d012      	beq.n	800738e <exp+0x46>
 8007368:	ec45 4b10 	vmov	d0, r4, r5
 800736c:	f001 f893 	bl	8008496 <finite>
 8007370:	b168      	cbz	r0, 800738e <exp+0x46>
 8007372:	a313      	add	r3, pc, #76	; (adr r3, 80073c0 <exp+0x78>)
 8007374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007378:	4620      	mov	r0, r4
 800737a:	4629      	mov	r1, r5
 800737c:	f7f9 fb90 	bl	8000aa0 <__aeabi_dcmpgt>
 8007380:	b160      	cbz	r0, 800739c <exp+0x54>
 8007382:	f7ff ff5d 	bl	8007240 <__errno>
 8007386:	ed9f 8b10 	vldr	d8, [pc, #64]	; 80073c8 <exp+0x80>
 800738a:	2322      	movs	r3, #34	; 0x22
 800738c:	6003      	str	r3, [r0, #0]
 800738e:	eeb0 0a48 	vmov.f32	s0, s16
 8007392:	eef0 0a68 	vmov.f32	s1, s17
 8007396:	ecbd 8b02 	vpop	{d8}
 800739a:	bd38      	pop	{r3, r4, r5, pc}
 800739c:	a30c      	add	r3, pc, #48	; (adr r3, 80073d0 <exp+0x88>)
 800739e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a2:	4620      	mov	r0, r4
 80073a4:	4629      	mov	r1, r5
 80073a6:	f7f9 fb5d 	bl	8000a64 <__aeabi_dcmplt>
 80073aa:	2800      	cmp	r0, #0
 80073ac:	d0ef      	beq.n	800738e <exp+0x46>
 80073ae:	f7ff ff47 	bl	8007240 <__errno>
 80073b2:	2322      	movs	r3, #34	; 0x22
 80073b4:	ed9f 8b08 	vldr	d8, [pc, #32]	; 80073d8 <exp+0x90>
 80073b8:	6003      	str	r3, [r0, #0]
 80073ba:	e7e8      	b.n	800738e <exp+0x46>
 80073bc:	f3af 8000 	nop.w
 80073c0:	fefa39ef 	.word	0xfefa39ef
 80073c4:	40862e42 	.word	0x40862e42
 80073c8:	00000000 	.word	0x00000000
 80073cc:	7ff00000 	.word	0x7ff00000
 80073d0:	d52d3051 	.word	0xd52d3051
 80073d4:	c0874910 	.word	0xc0874910
	...
 80073e0:	2000008c 	.word	0x2000008c
 80073e4:	00000000 	.word	0x00000000

080073e8 <__ieee754_exp>:
 80073e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073ec:	ec55 4b10 	vmov	r4, r5, d0
 80073f0:	49b1      	ldr	r1, [pc, #708]	; (80076b8 <__ieee754_exp+0x2d0>)
 80073f2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80073f6:	428b      	cmp	r3, r1
 80073f8:	ed2d 8b04 	vpush	{d8-d9}
 80073fc:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8007400:	d937      	bls.n	8007472 <__ieee754_exp+0x8a>
 8007402:	49ae      	ldr	r1, [pc, #696]	; (80076bc <__ieee754_exp+0x2d4>)
 8007404:	428b      	cmp	r3, r1
 8007406:	d916      	bls.n	8007436 <__ieee754_exp+0x4e>
 8007408:	ee10 3a10 	vmov	r3, s0
 800740c:	f3c5 0213 	ubfx	r2, r5, #0, #20
 8007410:	4313      	orrs	r3, r2
 8007412:	d009      	beq.n	8007428 <__ieee754_exp+0x40>
 8007414:	ee10 2a10 	vmov	r2, s0
 8007418:	462b      	mov	r3, r5
 800741a:	4620      	mov	r0, r4
 800741c:	4629      	mov	r1, r5
 800741e:	f7f8 fef9 	bl	8000214 <__adddf3>
 8007422:	4604      	mov	r4, r0
 8007424:	460d      	mov	r5, r1
 8007426:	e000      	b.n	800742a <__ieee754_exp+0x42>
 8007428:	bb06      	cbnz	r6, 800746c <__ieee754_exp+0x84>
 800742a:	ecbd 8b04 	vpop	{d8-d9}
 800742e:	ec45 4b10 	vmov	d0, r4, r5
 8007432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007436:	a38a      	add	r3, pc, #552	; (adr r3, 8007660 <__ieee754_exp+0x278>)
 8007438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800743c:	ee10 0a10 	vmov	r0, s0
 8007440:	4629      	mov	r1, r5
 8007442:	f7f9 fb2d 	bl	8000aa0 <__aeabi_dcmpgt>
 8007446:	b138      	cbz	r0, 8007458 <__ieee754_exp+0x70>
 8007448:	a387      	add	r3, pc, #540	; (adr r3, 8007668 <__ieee754_exp+0x280>)
 800744a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744e:	4610      	mov	r0, r2
 8007450:	4619      	mov	r1, r3
 8007452:	f7f9 f895 	bl	8000580 <__aeabi_dmul>
 8007456:	e7e4      	b.n	8007422 <__ieee754_exp+0x3a>
 8007458:	a385      	add	r3, pc, #532	; (adr r3, 8007670 <__ieee754_exp+0x288>)
 800745a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745e:	4620      	mov	r0, r4
 8007460:	4629      	mov	r1, r5
 8007462:	f7f9 faff 	bl	8000a64 <__aeabi_dcmplt>
 8007466:	2800      	cmp	r0, #0
 8007468:	f000 8087 	beq.w	800757a <__ieee754_exp+0x192>
 800746c:	2400      	movs	r4, #0
 800746e:	2500      	movs	r5, #0
 8007470:	e7db      	b.n	800742a <__ieee754_exp+0x42>
 8007472:	4a93      	ldr	r2, [pc, #588]	; (80076c0 <__ieee754_exp+0x2d8>)
 8007474:	4293      	cmp	r3, r2
 8007476:	f240 80ac 	bls.w	80075d2 <__ieee754_exp+0x1ea>
 800747a:	4a92      	ldr	r2, [pc, #584]	; (80076c4 <__ieee754_exp+0x2dc>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d87c      	bhi.n	800757a <__ieee754_exp+0x192>
 8007480:	4b91      	ldr	r3, [pc, #580]	; (80076c8 <__ieee754_exp+0x2e0>)
 8007482:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748a:	ee10 0a10 	vmov	r0, s0
 800748e:	4629      	mov	r1, r5
 8007490:	f7f8 febe 	bl	8000210 <__aeabi_dsub>
 8007494:	4b8d      	ldr	r3, [pc, #564]	; (80076cc <__ieee754_exp+0x2e4>)
 8007496:	00f7      	lsls	r7, r6, #3
 8007498:	443b      	add	r3, r7
 800749a:	ed93 7b00 	vldr	d7, [r3]
 800749e:	f1c6 0a01 	rsb	sl, r6, #1
 80074a2:	4680      	mov	r8, r0
 80074a4:	4689      	mov	r9, r1
 80074a6:	ebaa 0a06 	sub.w	sl, sl, r6
 80074aa:	eeb0 8a47 	vmov.f32	s16, s14
 80074ae:	eef0 8a67 	vmov.f32	s17, s15
 80074b2:	ec53 2b18 	vmov	r2, r3, d8
 80074b6:	4640      	mov	r0, r8
 80074b8:	4649      	mov	r1, r9
 80074ba:	f7f8 fea9 	bl	8000210 <__aeabi_dsub>
 80074be:	4604      	mov	r4, r0
 80074c0:	460d      	mov	r5, r1
 80074c2:	4622      	mov	r2, r4
 80074c4:	462b      	mov	r3, r5
 80074c6:	4620      	mov	r0, r4
 80074c8:	4629      	mov	r1, r5
 80074ca:	f7f9 f859 	bl	8000580 <__aeabi_dmul>
 80074ce:	a36a      	add	r3, pc, #424	; (adr r3, 8007678 <__ieee754_exp+0x290>)
 80074d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d4:	4606      	mov	r6, r0
 80074d6:	460f      	mov	r7, r1
 80074d8:	f7f9 f852 	bl	8000580 <__aeabi_dmul>
 80074dc:	a368      	add	r3, pc, #416	; (adr r3, 8007680 <__ieee754_exp+0x298>)
 80074de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e2:	f7f8 fe95 	bl	8000210 <__aeabi_dsub>
 80074e6:	4632      	mov	r2, r6
 80074e8:	463b      	mov	r3, r7
 80074ea:	f7f9 f849 	bl	8000580 <__aeabi_dmul>
 80074ee:	a366      	add	r3, pc, #408	; (adr r3, 8007688 <__ieee754_exp+0x2a0>)
 80074f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f4:	f7f8 fe8e 	bl	8000214 <__adddf3>
 80074f8:	4632      	mov	r2, r6
 80074fa:	463b      	mov	r3, r7
 80074fc:	f7f9 f840 	bl	8000580 <__aeabi_dmul>
 8007500:	a363      	add	r3, pc, #396	; (adr r3, 8007690 <__ieee754_exp+0x2a8>)
 8007502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007506:	f7f8 fe83 	bl	8000210 <__aeabi_dsub>
 800750a:	4632      	mov	r2, r6
 800750c:	463b      	mov	r3, r7
 800750e:	f7f9 f837 	bl	8000580 <__aeabi_dmul>
 8007512:	a361      	add	r3, pc, #388	; (adr r3, 8007698 <__ieee754_exp+0x2b0>)
 8007514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007518:	f7f8 fe7c 	bl	8000214 <__adddf3>
 800751c:	4632      	mov	r2, r6
 800751e:	463b      	mov	r3, r7
 8007520:	f7f9 f82e 	bl	8000580 <__aeabi_dmul>
 8007524:	4602      	mov	r2, r0
 8007526:	460b      	mov	r3, r1
 8007528:	4620      	mov	r0, r4
 800752a:	4629      	mov	r1, r5
 800752c:	f7f8 fe70 	bl	8000210 <__aeabi_dsub>
 8007530:	4602      	mov	r2, r0
 8007532:	460b      	mov	r3, r1
 8007534:	4606      	mov	r6, r0
 8007536:	460f      	mov	r7, r1
 8007538:	4620      	mov	r0, r4
 800753a:	4629      	mov	r1, r5
 800753c:	f7f9 f820 	bl	8000580 <__aeabi_dmul>
 8007540:	ec41 0b19 	vmov	d9, r0, r1
 8007544:	f1ba 0f00 	cmp.w	sl, #0
 8007548:	d15d      	bne.n	8007606 <__ieee754_exp+0x21e>
 800754a:	2200      	movs	r2, #0
 800754c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007550:	4630      	mov	r0, r6
 8007552:	4639      	mov	r1, r7
 8007554:	f7f8 fe5c 	bl	8000210 <__aeabi_dsub>
 8007558:	4602      	mov	r2, r0
 800755a:	460b      	mov	r3, r1
 800755c:	ec51 0b19 	vmov	r0, r1, d9
 8007560:	f7f9 f938 	bl	80007d4 <__aeabi_ddiv>
 8007564:	4622      	mov	r2, r4
 8007566:	462b      	mov	r3, r5
 8007568:	f7f8 fe52 	bl	8000210 <__aeabi_dsub>
 800756c:	4602      	mov	r2, r0
 800756e:	460b      	mov	r3, r1
 8007570:	2000      	movs	r0, #0
 8007572:	4957      	ldr	r1, [pc, #348]	; (80076d0 <__ieee754_exp+0x2e8>)
 8007574:	f7f8 fe4c 	bl	8000210 <__aeabi_dsub>
 8007578:	e753      	b.n	8007422 <__ieee754_exp+0x3a>
 800757a:	4856      	ldr	r0, [pc, #344]	; (80076d4 <__ieee754_exp+0x2ec>)
 800757c:	a348      	add	r3, pc, #288	; (adr r3, 80076a0 <__ieee754_exp+0x2b8>)
 800757e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007582:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 8007586:	4629      	mov	r1, r5
 8007588:	4620      	mov	r0, r4
 800758a:	f7f8 fff9 	bl	8000580 <__aeabi_dmul>
 800758e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007592:	f7f8 fe3f 	bl	8000214 <__adddf3>
 8007596:	f7f9 fa8d 	bl	8000ab4 <__aeabi_d2iz>
 800759a:	4682      	mov	sl, r0
 800759c:	f7f8 ff86 	bl	80004ac <__aeabi_i2d>
 80075a0:	a341      	add	r3, pc, #260	; (adr r3, 80076a8 <__ieee754_exp+0x2c0>)
 80075a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a6:	4606      	mov	r6, r0
 80075a8:	460f      	mov	r7, r1
 80075aa:	f7f8 ffe9 	bl	8000580 <__aeabi_dmul>
 80075ae:	4602      	mov	r2, r0
 80075b0:	460b      	mov	r3, r1
 80075b2:	4620      	mov	r0, r4
 80075b4:	4629      	mov	r1, r5
 80075b6:	f7f8 fe2b 	bl	8000210 <__aeabi_dsub>
 80075ba:	a33d      	add	r3, pc, #244	; (adr r3, 80076b0 <__ieee754_exp+0x2c8>)
 80075bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c0:	4680      	mov	r8, r0
 80075c2:	4689      	mov	r9, r1
 80075c4:	4630      	mov	r0, r6
 80075c6:	4639      	mov	r1, r7
 80075c8:	f7f8 ffda 	bl	8000580 <__aeabi_dmul>
 80075cc:	ec41 0b18 	vmov	d8, r0, r1
 80075d0:	e76f      	b.n	80074b2 <__ieee754_exp+0xca>
 80075d2:	4a41      	ldr	r2, [pc, #260]	; (80076d8 <__ieee754_exp+0x2f0>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d811      	bhi.n	80075fc <__ieee754_exp+0x214>
 80075d8:	a323      	add	r3, pc, #140	; (adr r3, 8007668 <__ieee754_exp+0x280>)
 80075da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075de:	ee10 0a10 	vmov	r0, s0
 80075e2:	4629      	mov	r1, r5
 80075e4:	f7f8 fe16 	bl	8000214 <__adddf3>
 80075e8:	4b39      	ldr	r3, [pc, #228]	; (80076d0 <__ieee754_exp+0x2e8>)
 80075ea:	2200      	movs	r2, #0
 80075ec:	f7f9 fa58 	bl	8000aa0 <__aeabi_dcmpgt>
 80075f0:	b138      	cbz	r0, 8007602 <__ieee754_exp+0x21a>
 80075f2:	4b37      	ldr	r3, [pc, #220]	; (80076d0 <__ieee754_exp+0x2e8>)
 80075f4:	2200      	movs	r2, #0
 80075f6:	4620      	mov	r0, r4
 80075f8:	4629      	mov	r1, r5
 80075fa:	e710      	b.n	800741e <__ieee754_exp+0x36>
 80075fc:	f04f 0a00 	mov.w	sl, #0
 8007600:	e75f      	b.n	80074c2 <__ieee754_exp+0xda>
 8007602:	4682      	mov	sl, r0
 8007604:	e75d      	b.n	80074c2 <__ieee754_exp+0xda>
 8007606:	4632      	mov	r2, r6
 8007608:	463b      	mov	r3, r7
 800760a:	2000      	movs	r0, #0
 800760c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8007610:	f7f8 fdfe 	bl	8000210 <__aeabi_dsub>
 8007614:	4602      	mov	r2, r0
 8007616:	460b      	mov	r3, r1
 8007618:	ec51 0b19 	vmov	r0, r1, d9
 800761c:	f7f9 f8da 	bl	80007d4 <__aeabi_ddiv>
 8007620:	4602      	mov	r2, r0
 8007622:	460b      	mov	r3, r1
 8007624:	ec51 0b18 	vmov	r0, r1, d8
 8007628:	f7f8 fdf2 	bl	8000210 <__aeabi_dsub>
 800762c:	4642      	mov	r2, r8
 800762e:	464b      	mov	r3, r9
 8007630:	f7f8 fdee 	bl	8000210 <__aeabi_dsub>
 8007634:	4602      	mov	r2, r0
 8007636:	460b      	mov	r3, r1
 8007638:	2000      	movs	r0, #0
 800763a:	4925      	ldr	r1, [pc, #148]	; (80076d0 <__ieee754_exp+0x2e8>)
 800763c:	f7f8 fde8 	bl	8000210 <__aeabi_dsub>
 8007640:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8007644:	4592      	cmp	sl, r2
 8007646:	db02      	blt.n	800764e <__ieee754_exp+0x266>
 8007648:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800764c:	e6e9      	b.n	8007422 <__ieee754_exp+0x3a>
 800764e:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8007652:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8007656:	2200      	movs	r2, #0
 8007658:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800765c:	e6f9      	b.n	8007452 <__ieee754_exp+0x6a>
 800765e:	bf00      	nop
 8007660:	fefa39ef 	.word	0xfefa39ef
 8007664:	40862e42 	.word	0x40862e42
 8007668:	8800759c 	.word	0x8800759c
 800766c:	7e37e43c 	.word	0x7e37e43c
 8007670:	d52d3051 	.word	0xd52d3051
 8007674:	c0874910 	.word	0xc0874910
 8007678:	72bea4d0 	.word	0x72bea4d0
 800767c:	3e663769 	.word	0x3e663769
 8007680:	c5d26bf1 	.word	0xc5d26bf1
 8007684:	3ebbbd41 	.word	0x3ebbbd41
 8007688:	af25de2c 	.word	0xaf25de2c
 800768c:	3f11566a 	.word	0x3f11566a
 8007690:	16bebd93 	.word	0x16bebd93
 8007694:	3f66c16c 	.word	0x3f66c16c
 8007698:	5555553e 	.word	0x5555553e
 800769c:	3fc55555 	.word	0x3fc55555
 80076a0:	652b82fe 	.word	0x652b82fe
 80076a4:	3ff71547 	.word	0x3ff71547
 80076a8:	fee00000 	.word	0xfee00000
 80076ac:	3fe62e42 	.word	0x3fe62e42
 80076b0:	35793c76 	.word	0x35793c76
 80076b4:	3dea39ef 	.word	0x3dea39ef
 80076b8:	40862e41 	.word	0x40862e41
 80076bc:	7fefffff 	.word	0x7fefffff
 80076c0:	3fd62e42 	.word	0x3fd62e42
 80076c4:	3ff0a2b1 	.word	0x3ff0a2b1
 80076c8:	08008730 	.word	0x08008730
 80076cc:	08008740 	.word	0x08008740
 80076d0:	3ff00000 	.word	0x3ff00000
 80076d4:	08008720 	.word	0x08008720
 80076d8:	3e2fffff 	.word	0x3e2fffff
 80076dc:	00000000 	.word	0x00000000

080076e0 <__ieee754_rem_pio2>:
 80076e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076e4:	ed2d 8b02 	vpush	{d8}
 80076e8:	ec55 4b10 	vmov	r4, r5, d0
 80076ec:	4bca      	ldr	r3, [pc, #808]	; (8007a18 <__ieee754_rem_pio2+0x338>)
 80076ee:	b08b      	sub	sp, #44	; 0x2c
 80076f0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80076f4:	4598      	cmp	r8, r3
 80076f6:	4682      	mov	sl, r0
 80076f8:	9502      	str	r5, [sp, #8]
 80076fa:	dc08      	bgt.n	800770e <__ieee754_rem_pio2+0x2e>
 80076fc:	2200      	movs	r2, #0
 80076fe:	2300      	movs	r3, #0
 8007700:	ed80 0b00 	vstr	d0, [r0]
 8007704:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007708:	f04f 0b00 	mov.w	fp, #0
 800770c:	e028      	b.n	8007760 <__ieee754_rem_pio2+0x80>
 800770e:	4bc3      	ldr	r3, [pc, #780]	; (8007a1c <__ieee754_rem_pio2+0x33c>)
 8007710:	4598      	cmp	r8, r3
 8007712:	dc78      	bgt.n	8007806 <__ieee754_rem_pio2+0x126>
 8007714:	9b02      	ldr	r3, [sp, #8]
 8007716:	4ec2      	ldr	r6, [pc, #776]	; (8007a20 <__ieee754_rem_pio2+0x340>)
 8007718:	2b00      	cmp	r3, #0
 800771a:	ee10 0a10 	vmov	r0, s0
 800771e:	a3b0      	add	r3, pc, #704	; (adr r3, 80079e0 <__ieee754_rem_pio2+0x300>)
 8007720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007724:	4629      	mov	r1, r5
 8007726:	dd39      	ble.n	800779c <__ieee754_rem_pio2+0xbc>
 8007728:	f7f8 fd72 	bl	8000210 <__aeabi_dsub>
 800772c:	45b0      	cmp	r8, r6
 800772e:	4604      	mov	r4, r0
 8007730:	460d      	mov	r5, r1
 8007732:	d01b      	beq.n	800776c <__ieee754_rem_pio2+0x8c>
 8007734:	a3ac      	add	r3, pc, #688	; (adr r3, 80079e8 <__ieee754_rem_pio2+0x308>)
 8007736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800773a:	f7f8 fd69 	bl	8000210 <__aeabi_dsub>
 800773e:	4602      	mov	r2, r0
 8007740:	460b      	mov	r3, r1
 8007742:	e9ca 2300 	strd	r2, r3, [sl]
 8007746:	4620      	mov	r0, r4
 8007748:	4629      	mov	r1, r5
 800774a:	f7f8 fd61 	bl	8000210 <__aeabi_dsub>
 800774e:	a3a6      	add	r3, pc, #664	; (adr r3, 80079e8 <__ieee754_rem_pio2+0x308>)
 8007750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007754:	f7f8 fd5c 	bl	8000210 <__aeabi_dsub>
 8007758:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800775c:	f04f 0b01 	mov.w	fp, #1
 8007760:	4658      	mov	r0, fp
 8007762:	b00b      	add	sp, #44	; 0x2c
 8007764:	ecbd 8b02 	vpop	{d8}
 8007768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800776c:	a3a0      	add	r3, pc, #640	; (adr r3, 80079f0 <__ieee754_rem_pio2+0x310>)
 800776e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007772:	f7f8 fd4d 	bl	8000210 <__aeabi_dsub>
 8007776:	a3a0      	add	r3, pc, #640	; (adr r3, 80079f8 <__ieee754_rem_pio2+0x318>)
 8007778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800777c:	4604      	mov	r4, r0
 800777e:	460d      	mov	r5, r1
 8007780:	f7f8 fd46 	bl	8000210 <__aeabi_dsub>
 8007784:	4602      	mov	r2, r0
 8007786:	460b      	mov	r3, r1
 8007788:	e9ca 2300 	strd	r2, r3, [sl]
 800778c:	4620      	mov	r0, r4
 800778e:	4629      	mov	r1, r5
 8007790:	f7f8 fd3e 	bl	8000210 <__aeabi_dsub>
 8007794:	a398      	add	r3, pc, #608	; (adr r3, 80079f8 <__ieee754_rem_pio2+0x318>)
 8007796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800779a:	e7db      	b.n	8007754 <__ieee754_rem_pio2+0x74>
 800779c:	f7f8 fd3a 	bl	8000214 <__adddf3>
 80077a0:	45b0      	cmp	r8, r6
 80077a2:	4604      	mov	r4, r0
 80077a4:	460d      	mov	r5, r1
 80077a6:	d016      	beq.n	80077d6 <__ieee754_rem_pio2+0xf6>
 80077a8:	a38f      	add	r3, pc, #572	; (adr r3, 80079e8 <__ieee754_rem_pio2+0x308>)
 80077aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ae:	f7f8 fd31 	bl	8000214 <__adddf3>
 80077b2:	4602      	mov	r2, r0
 80077b4:	460b      	mov	r3, r1
 80077b6:	e9ca 2300 	strd	r2, r3, [sl]
 80077ba:	4620      	mov	r0, r4
 80077bc:	4629      	mov	r1, r5
 80077be:	f7f8 fd27 	bl	8000210 <__aeabi_dsub>
 80077c2:	a389      	add	r3, pc, #548	; (adr r3, 80079e8 <__ieee754_rem_pio2+0x308>)
 80077c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c8:	f7f8 fd24 	bl	8000214 <__adddf3>
 80077cc:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 80077d0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80077d4:	e7c4      	b.n	8007760 <__ieee754_rem_pio2+0x80>
 80077d6:	a386      	add	r3, pc, #536	; (adr r3, 80079f0 <__ieee754_rem_pio2+0x310>)
 80077d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077dc:	f7f8 fd1a 	bl	8000214 <__adddf3>
 80077e0:	a385      	add	r3, pc, #532	; (adr r3, 80079f8 <__ieee754_rem_pio2+0x318>)
 80077e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e6:	4604      	mov	r4, r0
 80077e8:	460d      	mov	r5, r1
 80077ea:	f7f8 fd13 	bl	8000214 <__adddf3>
 80077ee:	4602      	mov	r2, r0
 80077f0:	460b      	mov	r3, r1
 80077f2:	e9ca 2300 	strd	r2, r3, [sl]
 80077f6:	4620      	mov	r0, r4
 80077f8:	4629      	mov	r1, r5
 80077fa:	f7f8 fd09 	bl	8000210 <__aeabi_dsub>
 80077fe:	a37e      	add	r3, pc, #504	; (adr r3, 80079f8 <__ieee754_rem_pio2+0x318>)
 8007800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007804:	e7e0      	b.n	80077c8 <__ieee754_rem_pio2+0xe8>
 8007806:	4b87      	ldr	r3, [pc, #540]	; (8007a24 <__ieee754_rem_pio2+0x344>)
 8007808:	4598      	cmp	r8, r3
 800780a:	f300 80d9 	bgt.w	80079c0 <__ieee754_rem_pio2+0x2e0>
 800780e:	f000 fe39 	bl	8008484 <fabs>
 8007812:	ec55 4b10 	vmov	r4, r5, d0
 8007816:	ee10 0a10 	vmov	r0, s0
 800781a:	a379      	add	r3, pc, #484	; (adr r3, 8007a00 <__ieee754_rem_pio2+0x320>)
 800781c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007820:	4629      	mov	r1, r5
 8007822:	f7f8 fead 	bl	8000580 <__aeabi_dmul>
 8007826:	4b80      	ldr	r3, [pc, #512]	; (8007a28 <__ieee754_rem_pio2+0x348>)
 8007828:	2200      	movs	r2, #0
 800782a:	f7f8 fcf3 	bl	8000214 <__adddf3>
 800782e:	f7f9 f941 	bl	8000ab4 <__aeabi_d2iz>
 8007832:	4683      	mov	fp, r0
 8007834:	f7f8 fe3a 	bl	80004ac <__aeabi_i2d>
 8007838:	4602      	mov	r2, r0
 800783a:	460b      	mov	r3, r1
 800783c:	ec43 2b18 	vmov	d8, r2, r3
 8007840:	a367      	add	r3, pc, #412	; (adr r3, 80079e0 <__ieee754_rem_pio2+0x300>)
 8007842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007846:	f7f8 fe9b 	bl	8000580 <__aeabi_dmul>
 800784a:	4602      	mov	r2, r0
 800784c:	460b      	mov	r3, r1
 800784e:	4620      	mov	r0, r4
 8007850:	4629      	mov	r1, r5
 8007852:	f7f8 fcdd 	bl	8000210 <__aeabi_dsub>
 8007856:	a364      	add	r3, pc, #400	; (adr r3, 80079e8 <__ieee754_rem_pio2+0x308>)
 8007858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785c:	4606      	mov	r6, r0
 800785e:	460f      	mov	r7, r1
 8007860:	ec51 0b18 	vmov	r0, r1, d8
 8007864:	f7f8 fe8c 	bl	8000580 <__aeabi_dmul>
 8007868:	f1bb 0f1f 	cmp.w	fp, #31
 800786c:	4604      	mov	r4, r0
 800786e:	460d      	mov	r5, r1
 8007870:	dc0d      	bgt.n	800788e <__ieee754_rem_pio2+0x1ae>
 8007872:	4b6e      	ldr	r3, [pc, #440]	; (8007a2c <__ieee754_rem_pio2+0x34c>)
 8007874:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8007878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800787c:	4543      	cmp	r3, r8
 800787e:	d006      	beq.n	800788e <__ieee754_rem_pio2+0x1ae>
 8007880:	4622      	mov	r2, r4
 8007882:	462b      	mov	r3, r5
 8007884:	4630      	mov	r0, r6
 8007886:	4639      	mov	r1, r7
 8007888:	f7f8 fcc2 	bl	8000210 <__aeabi_dsub>
 800788c:	e00f      	b.n	80078ae <__ieee754_rem_pio2+0x1ce>
 800788e:	462b      	mov	r3, r5
 8007890:	4622      	mov	r2, r4
 8007892:	4630      	mov	r0, r6
 8007894:	4639      	mov	r1, r7
 8007896:	f7f8 fcbb 	bl	8000210 <__aeabi_dsub>
 800789a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800789e:	9303      	str	r3, [sp, #12]
 80078a0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80078a4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80078a8:	f1b8 0f10 	cmp.w	r8, #16
 80078ac:	dc02      	bgt.n	80078b4 <__ieee754_rem_pio2+0x1d4>
 80078ae:	e9ca 0100 	strd	r0, r1, [sl]
 80078b2:	e039      	b.n	8007928 <__ieee754_rem_pio2+0x248>
 80078b4:	a34e      	add	r3, pc, #312	; (adr r3, 80079f0 <__ieee754_rem_pio2+0x310>)
 80078b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ba:	ec51 0b18 	vmov	r0, r1, d8
 80078be:	f7f8 fe5f 	bl	8000580 <__aeabi_dmul>
 80078c2:	4604      	mov	r4, r0
 80078c4:	460d      	mov	r5, r1
 80078c6:	4602      	mov	r2, r0
 80078c8:	460b      	mov	r3, r1
 80078ca:	4630      	mov	r0, r6
 80078cc:	4639      	mov	r1, r7
 80078ce:	f7f8 fc9f 	bl	8000210 <__aeabi_dsub>
 80078d2:	4602      	mov	r2, r0
 80078d4:	460b      	mov	r3, r1
 80078d6:	4680      	mov	r8, r0
 80078d8:	4689      	mov	r9, r1
 80078da:	4630      	mov	r0, r6
 80078dc:	4639      	mov	r1, r7
 80078de:	f7f8 fc97 	bl	8000210 <__aeabi_dsub>
 80078e2:	4622      	mov	r2, r4
 80078e4:	462b      	mov	r3, r5
 80078e6:	f7f8 fc93 	bl	8000210 <__aeabi_dsub>
 80078ea:	a343      	add	r3, pc, #268	; (adr r3, 80079f8 <__ieee754_rem_pio2+0x318>)
 80078ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f0:	4604      	mov	r4, r0
 80078f2:	460d      	mov	r5, r1
 80078f4:	ec51 0b18 	vmov	r0, r1, d8
 80078f8:	f7f8 fe42 	bl	8000580 <__aeabi_dmul>
 80078fc:	4622      	mov	r2, r4
 80078fe:	462b      	mov	r3, r5
 8007900:	f7f8 fc86 	bl	8000210 <__aeabi_dsub>
 8007904:	4602      	mov	r2, r0
 8007906:	460b      	mov	r3, r1
 8007908:	4604      	mov	r4, r0
 800790a:	460d      	mov	r5, r1
 800790c:	4640      	mov	r0, r8
 800790e:	4649      	mov	r1, r9
 8007910:	f7f8 fc7e 	bl	8000210 <__aeabi_dsub>
 8007914:	9a03      	ldr	r2, [sp, #12]
 8007916:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800791a:	1ad3      	subs	r3, r2, r3
 800791c:	2b31      	cmp	r3, #49	; 0x31
 800791e:	dc24      	bgt.n	800796a <__ieee754_rem_pio2+0x28a>
 8007920:	e9ca 0100 	strd	r0, r1, [sl]
 8007924:	4646      	mov	r6, r8
 8007926:	464f      	mov	r7, r9
 8007928:	e9da 8900 	ldrd	r8, r9, [sl]
 800792c:	4630      	mov	r0, r6
 800792e:	4642      	mov	r2, r8
 8007930:	464b      	mov	r3, r9
 8007932:	4639      	mov	r1, r7
 8007934:	f7f8 fc6c 	bl	8000210 <__aeabi_dsub>
 8007938:	462b      	mov	r3, r5
 800793a:	4622      	mov	r2, r4
 800793c:	f7f8 fc68 	bl	8000210 <__aeabi_dsub>
 8007940:	9b02      	ldr	r3, [sp, #8]
 8007942:	2b00      	cmp	r3, #0
 8007944:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007948:	f6bf af0a 	bge.w	8007760 <__ieee754_rem_pio2+0x80>
 800794c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007950:	f8ca 3004 	str.w	r3, [sl, #4]
 8007954:	f8ca 8000 	str.w	r8, [sl]
 8007958:	f8ca 0008 	str.w	r0, [sl, #8]
 800795c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007960:	f8ca 300c 	str.w	r3, [sl, #12]
 8007964:	f1cb 0b00 	rsb	fp, fp, #0
 8007968:	e6fa      	b.n	8007760 <__ieee754_rem_pio2+0x80>
 800796a:	a327      	add	r3, pc, #156	; (adr r3, 8007a08 <__ieee754_rem_pio2+0x328>)
 800796c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007970:	ec51 0b18 	vmov	r0, r1, d8
 8007974:	f7f8 fe04 	bl	8000580 <__aeabi_dmul>
 8007978:	4604      	mov	r4, r0
 800797a:	460d      	mov	r5, r1
 800797c:	4602      	mov	r2, r0
 800797e:	460b      	mov	r3, r1
 8007980:	4640      	mov	r0, r8
 8007982:	4649      	mov	r1, r9
 8007984:	f7f8 fc44 	bl	8000210 <__aeabi_dsub>
 8007988:	4602      	mov	r2, r0
 800798a:	460b      	mov	r3, r1
 800798c:	4606      	mov	r6, r0
 800798e:	460f      	mov	r7, r1
 8007990:	4640      	mov	r0, r8
 8007992:	4649      	mov	r1, r9
 8007994:	f7f8 fc3c 	bl	8000210 <__aeabi_dsub>
 8007998:	4622      	mov	r2, r4
 800799a:	462b      	mov	r3, r5
 800799c:	f7f8 fc38 	bl	8000210 <__aeabi_dsub>
 80079a0:	a31b      	add	r3, pc, #108	; (adr r3, 8007a10 <__ieee754_rem_pio2+0x330>)
 80079a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a6:	4604      	mov	r4, r0
 80079a8:	460d      	mov	r5, r1
 80079aa:	ec51 0b18 	vmov	r0, r1, d8
 80079ae:	f7f8 fde7 	bl	8000580 <__aeabi_dmul>
 80079b2:	4622      	mov	r2, r4
 80079b4:	462b      	mov	r3, r5
 80079b6:	f7f8 fc2b 	bl	8000210 <__aeabi_dsub>
 80079ba:	4604      	mov	r4, r0
 80079bc:	460d      	mov	r5, r1
 80079be:	e75f      	b.n	8007880 <__ieee754_rem_pio2+0x1a0>
 80079c0:	4b1b      	ldr	r3, [pc, #108]	; (8007a30 <__ieee754_rem_pio2+0x350>)
 80079c2:	4598      	cmp	r8, r3
 80079c4:	dd36      	ble.n	8007a34 <__ieee754_rem_pio2+0x354>
 80079c6:	ee10 2a10 	vmov	r2, s0
 80079ca:	462b      	mov	r3, r5
 80079cc:	4620      	mov	r0, r4
 80079ce:	4629      	mov	r1, r5
 80079d0:	f7f8 fc1e 	bl	8000210 <__aeabi_dsub>
 80079d4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80079d8:	e9ca 0100 	strd	r0, r1, [sl]
 80079dc:	e694      	b.n	8007708 <__ieee754_rem_pio2+0x28>
 80079de:	bf00      	nop
 80079e0:	54400000 	.word	0x54400000
 80079e4:	3ff921fb 	.word	0x3ff921fb
 80079e8:	1a626331 	.word	0x1a626331
 80079ec:	3dd0b461 	.word	0x3dd0b461
 80079f0:	1a600000 	.word	0x1a600000
 80079f4:	3dd0b461 	.word	0x3dd0b461
 80079f8:	2e037073 	.word	0x2e037073
 80079fc:	3ba3198a 	.word	0x3ba3198a
 8007a00:	6dc9c883 	.word	0x6dc9c883
 8007a04:	3fe45f30 	.word	0x3fe45f30
 8007a08:	2e000000 	.word	0x2e000000
 8007a0c:	3ba3198a 	.word	0x3ba3198a
 8007a10:	252049c1 	.word	0x252049c1
 8007a14:	397b839a 	.word	0x397b839a
 8007a18:	3fe921fb 	.word	0x3fe921fb
 8007a1c:	4002d97b 	.word	0x4002d97b
 8007a20:	3ff921fb 	.word	0x3ff921fb
 8007a24:	413921fb 	.word	0x413921fb
 8007a28:	3fe00000 	.word	0x3fe00000
 8007a2c:	08008750 	.word	0x08008750
 8007a30:	7fefffff 	.word	0x7fefffff
 8007a34:	ea4f 5428 	mov.w	r4, r8, asr #20
 8007a38:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8007a3c:	ee10 0a10 	vmov	r0, s0
 8007a40:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8007a44:	ee10 6a10 	vmov	r6, s0
 8007a48:	460f      	mov	r7, r1
 8007a4a:	f7f9 f833 	bl	8000ab4 <__aeabi_d2iz>
 8007a4e:	f7f8 fd2d 	bl	80004ac <__aeabi_i2d>
 8007a52:	4602      	mov	r2, r0
 8007a54:	460b      	mov	r3, r1
 8007a56:	4630      	mov	r0, r6
 8007a58:	4639      	mov	r1, r7
 8007a5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a5e:	f7f8 fbd7 	bl	8000210 <__aeabi_dsub>
 8007a62:	4b22      	ldr	r3, [pc, #136]	; (8007aec <__ieee754_rem_pio2+0x40c>)
 8007a64:	2200      	movs	r2, #0
 8007a66:	f7f8 fd8b 	bl	8000580 <__aeabi_dmul>
 8007a6a:	460f      	mov	r7, r1
 8007a6c:	4606      	mov	r6, r0
 8007a6e:	f7f9 f821 	bl	8000ab4 <__aeabi_d2iz>
 8007a72:	f7f8 fd1b 	bl	80004ac <__aeabi_i2d>
 8007a76:	4602      	mov	r2, r0
 8007a78:	460b      	mov	r3, r1
 8007a7a:	4630      	mov	r0, r6
 8007a7c:	4639      	mov	r1, r7
 8007a7e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007a82:	f7f8 fbc5 	bl	8000210 <__aeabi_dsub>
 8007a86:	4b19      	ldr	r3, [pc, #100]	; (8007aec <__ieee754_rem_pio2+0x40c>)
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f7f8 fd79 	bl	8000580 <__aeabi_dmul>
 8007a8e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007a92:	ad04      	add	r5, sp, #16
 8007a94:	f04f 0803 	mov.w	r8, #3
 8007a98:	46a9      	mov	r9, r5
 8007a9a:	2600      	movs	r6, #0
 8007a9c:	2700      	movs	r7, #0
 8007a9e:	4632      	mov	r2, r6
 8007aa0:	463b      	mov	r3, r7
 8007aa2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8007aa6:	46c3      	mov	fp, r8
 8007aa8:	3d08      	subs	r5, #8
 8007aaa:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8007aae:	f7f8 ffcf 	bl	8000a50 <__aeabi_dcmpeq>
 8007ab2:	2800      	cmp	r0, #0
 8007ab4:	d1f3      	bne.n	8007a9e <__ieee754_rem_pio2+0x3be>
 8007ab6:	4b0e      	ldr	r3, [pc, #56]	; (8007af0 <__ieee754_rem_pio2+0x410>)
 8007ab8:	9301      	str	r3, [sp, #4]
 8007aba:	2302      	movs	r3, #2
 8007abc:	9300      	str	r3, [sp, #0]
 8007abe:	4622      	mov	r2, r4
 8007ac0:	465b      	mov	r3, fp
 8007ac2:	4651      	mov	r1, sl
 8007ac4:	4648      	mov	r0, r9
 8007ac6:	f000 f8df 	bl	8007c88 <__kernel_rem_pio2>
 8007aca:	9b02      	ldr	r3, [sp, #8]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	4683      	mov	fp, r0
 8007ad0:	f6bf ae46 	bge.w	8007760 <__ieee754_rem_pio2+0x80>
 8007ad4:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007ad8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007adc:	f8ca 3004 	str.w	r3, [sl, #4]
 8007ae0:	f8da 300c 	ldr.w	r3, [sl, #12]
 8007ae4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007ae8:	e73a      	b.n	8007960 <__ieee754_rem_pio2+0x280>
 8007aea:	bf00      	nop
 8007aec:	41700000 	.word	0x41700000
 8007af0:	080087d0 	.word	0x080087d0
 8007af4:	00000000 	.word	0x00000000

08007af8 <__kernel_cos>:
 8007af8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007afc:	ec57 6b10 	vmov	r6, r7, d0
 8007b00:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8007b04:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007b08:	ed8d 1b00 	vstr	d1, [sp]
 8007b0c:	da07      	bge.n	8007b1e <__kernel_cos+0x26>
 8007b0e:	ee10 0a10 	vmov	r0, s0
 8007b12:	4639      	mov	r1, r7
 8007b14:	f7f8 ffce 	bl	8000ab4 <__aeabi_d2iz>
 8007b18:	2800      	cmp	r0, #0
 8007b1a:	f000 8088 	beq.w	8007c2e <__kernel_cos+0x136>
 8007b1e:	4632      	mov	r2, r6
 8007b20:	463b      	mov	r3, r7
 8007b22:	4630      	mov	r0, r6
 8007b24:	4639      	mov	r1, r7
 8007b26:	f7f8 fd2b 	bl	8000580 <__aeabi_dmul>
 8007b2a:	4b51      	ldr	r3, [pc, #324]	; (8007c70 <__kernel_cos+0x178>)
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	4604      	mov	r4, r0
 8007b30:	460d      	mov	r5, r1
 8007b32:	f7f8 fd25 	bl	8000580 <__aeabi_dmul>
 8007b36:	a340      	add	r3, pc, #256	; (adr r3, 8007c38 <__kernel_cos+0x140>)
 8007b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b3c:	4682      	mov	sl, r0
 8007b3e:	468b      	mov	fp, r1
 8007b40:	4620      	mov	r0, r4
 8007b42:	4629      	mov	r1, r5
 8007b44:	f7f8 fd1c 	bl	8000580 <__aeabi_dmul>
 8007b48:	a33d      	add	r3, pc, #244	; (adr r3, 8007c40 <__kernel_cos+0x148>)
 8007b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b4e:	f7f8 fb61 	bl	8000214 <__adddf3>
 8007b52:	4622      	mov	r2, r4
 8007b54:	462b      	mov	r3, r5
 8007b56:	f7f8 fd13 	bl	8000580 <__aeabi_dmul>
 8007b5a:	a33b      	add	r3, pc, #236	; (adr r3, 8007c48 <__kernel_cos+0x150>)
 8007b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b60:	f7f8 fb56 	bl	8000210 <__aeabi_dsub>
 8007b64:	4622      	mov	r2, r4
 8007b66:	462b      	mov	r3, r5
 8007b68:	f7f8 fd0a 	bl	8000580 <__aeabi_dmul>
 8007b6c:	a338      	add	r3, pc, #224	; (adr r3, 8007c50 <__kernel_cos+0x158>)
 8007b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b72:	f7f8 fb4f 	bl	8000214 <__adddf3>
 8007b76:	4622      	mov	r2, r4
 8007b78:	462b      	mov	r3, r5
 8007b7a:	f7f8 fd01 	bl	8000580 <__aeabi_dmul>
 8007b7e:	a336      	add	r3, pc, #216	; (adr r3, 8007c58 <__kernel_cos+0x160>)
 8007b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b84:	f7f8 fb44 	bl	8000210 <__aeabi_dsub>
 8007b88:	4622      	mov	r2, r4
 8007b8a:	462b      	mov	r3, r5
 8007b8c:	f7f8 fcf8 	bl	8000580 <__aeabi_dmul>
 8007b90:	a333      	add	r3, pc, #204	; (adr r3, 8007c60 <__kernel_cos+0x168>)
 8007b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b96:	f7f8 fb3d 	bl	8000214 <__adddf3>
 8007b9a:	4622      	mov	r2, r4
 8007b9c:	462b      	mov	r3, r5
 8007b9e:	f7f8 fcef 	bl	8000580 <__aeabi_dmul>
 8007ba2:	4622      	mov	r2, r4
 8007ba4:	462b      	mov	r3, r5
 8007ba6:	f7f8 fceb 	bl	8000580 <__aeabi_dmul>
 8007baa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bae:	4604      	mov	r4, r0
 8007bb0:	460d      	mov	r5, r1
 8007bb2:	4630      	mov	r0, r6
 8007bb4:	4639      	mov	r1, r7
 8007bb6:	f7f8 fce3 	bl	8000580 <__aeabi_dmul>
 8007bba:	460b      	mov	r3, r1
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	4629      	mov	r1, r5
 8007bc0:	4620      	mov	r0, r4
 8007bc2:	f7f8 fb25 	bl	8000210 <__aeabi_dsub>
 8007bc6:	4b2b      	ldr	r3, [pc, #172]	; (8007c74 <__kernel_cos+0x17c>)
 8007bc8:	4598      	cmp	r8, r3
 8007bca:	4606      	mov	r6, r0
 8007bcc:	460f      	mov	r7, r1
 8007bce:	dc10      	bgt.n	8007bf2 <__kernel_cos+0xfa>
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	460b      	mov	r3, r1
 8007bd4:	4650      	mov	r0, sl
 8007bd6:	4659      	mov	r1, fp
 8007bd8:	f7f8 fb1a 	bl	8000210 <__aeabi_dsub>
 8007bdc:	460b      	mov	r3, r1
 8007bde:	4926      	ldr	r1, [pc, #152]	; (8007c78 <__kernel_cos+0x180>)
 8007be0:	4602      	mov	r2, r0
 8007be2:	2000      	movs	r0, #0
 8007be4:	f7f8 fb14 	bl	8000210 <__aeabi_dsub>
 8007be8:	ec41 0b10 	vmov	d0, r0, r1
 8007bec:	b003      	add	sp, #12
 8007bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bf2:	4b22      	ldr	r3, [pc, #136]	; (8007c7c <__kernel_cos+0x184>)
 8007bf4:	4920      	ldr	r1, [pc, #128]	; (8007c78 <__kernel_cos+0x180>)
 8007bf6:	4598      	cmp	r8, r3
 8007bf8:	bfcc      	ite	gt
 8007bfa:	4d21      	ldrgt	r5, [pc, #132]	; (8007c80 <__kernel_cos+0x188>)
 8007bfc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8007c00:	2400      	movs	r4, #0
 8007c02:	4622      	mov	r2, r4
 8007c04:	462b      	mov	r3, r5
 8007c06:	2000      	movs	r0, #0
 8007c08:	f7f8 fb02 	bl	8000210 <__aeabi_dsub>
 8007c0c:	4622      	mov	r2, r4
 8007c0e:	4680      	mov	r8, r0
 8007c10:	4689      	mov	r9, r1
 8007c12:	462b      	mov	r3, r5
 8007c14:	4650      	mov	r0, sl
 8007c16:	4659      	mov	r1, fp
 8007c18:	f7f8 fafa 	bl	8000210 <__aeabi_dsub>
 8007c1c:	4632      	mov	r2, r6
 8007c1e:	463b      	mov	r3, r7
 8007c20:	f7f8 faf6 	bl	8000210 <__aeabi_dsub>
 8007c24:	4602      	mov	r2, r0
 8007c26:	460b      	mov	r3, r1
 8007c28:	4640      	mov	r0, r8
 8007c2a:	4649      	mov	r1, r9
 8007c2c:	e7da      	b.n	8007be4 <__kernel_cos+0xec>
 8007c2e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8007c68 <__kernel_cos+0x170>
 8007c32:	e7db      	b.n	8007bec <__kernel_cos+0xf4>
 8007c34:	f3af 8000 	nop.w
 8007c38:	be8838d4 	.word	0xbe8838d4
 8007c3c:	bda8fae9 	.word	0xbda8fae9
 8007c40:	bdb4b1c4 	.word	0xbdb4b1c4
 8007c44:	3e21ee9e 	.word	0x3e21ee9e
 8007c48:	809c52ad 	.word	0x809c52ad
 8007c4c:	3e927e4f 	.word	0x3e927e4f
 8007c50:	19cb1590 	.word	0x19cb1590
 8007c54:	3efa01a0 	.word	0x3efa01a0
 8007c58:	16c15177 	.word	0x16c15177
 8007c5c:	3f56c16c 	.word	0x3f56c16c
 8007c60:	5555554c 	.word	0x5555554c
 8007c64:	3fa55555 	.word	0x3fa55555
 8007c68:	00000000 	.word	0x00000000
 8007c6c:	3ff00000 	.word	0x3ff00000
 8007c70:	3fe00000 	.word	0x3fe00000
 8007c74:	3fd33332 	.word	0x3fd33332
 8007c78:	3ff00000 	.word	0x3ff00000
 8007c7c:	3fe90000 	.word	0x3fe90000
 8007c80:	3fd20000 	.word	0x3fd20000
 8007c84:	00000000 	.word	0x00000000

08007c88 <__kernel_rem_pio2>:
 8007c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c8c:	ed2d 8b02 	vpush	{d8}
 8007c90:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8007c94:	f112 0f14 	cmn.w	r2, #20
 8007c98:	9308      	str	r3, [sp, #32]
 8007c9a:	9101      	str	r1, [sp, #4]
 8007c9c:	4bc6      	ldr	r3, [pc, #792]	; (8007fb8 <__kernel_rem_pio2+0x330>)
 8007c9e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8007ca0:	9009      	str	r0, [sp, #36]	; 0x24
 8007ca2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007ca6:	9304      	str	r3, [sp, #16]
 8007ca8:	9b08      	ldr	r3, [sp, #32]
 8007caa:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8007cae:	bfa8      	it	ge
 8007cb0:	1ed4      	subge	r4, r2, #3
 8007cb2:	9306      	str	r3, [sp, #24]
 8007cb4:	bfb2      	itee	lt
 8007cb6:	2400      	movlt	r4, #0
 8007cb8:	2318      	movge	r3, #24
 8007cba:	fb94 f4f3 	sdivge	r4, r4, r3
 8007cbe:	f06f 0317 	mvn.w	r3, #23
 8007cc2:	fb04 3303 	mla	r3, r4, r3, r3
 8007cc6:	eb03 0a02 	add.w	sl, r3, r2
 8007cca:	9b04      	ldr	r3, [sp, #16]
 8007ccc:	9a06      	ldr	r2, [sp, #24]
 8007cce:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8007fa8 <__kernel_rem_pio2+0x320>
 8007cd2:	eb03 0802 	add.w	r8, r3, r2
 8007cd6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007cd8:	1aa7      	subs	r7, r4, r2
 8007cda:	ae20      	add	r6, sp, #128	; 0x80
 8007cdc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007ce0:	2500      	movs	r5, #0
 8007ce2:	4545      	cmp	r5, r8
 8007ce4:	dd18      	ble.n	8007d18 <__kernel_rem_pio2+0x90>
 8007ce6:	9b08      	ldr	r3, [sp, #32]
 8007ce8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8007cec:	aa20      	add	r2, sp, #128	; 0x80
 8007cee:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8007fa8 <__kernel_rem_pio2+0x320>
 8007cf2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8007cf6:	f1c3 0301 	rsb	r3, r3, #1
 8007cfa:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8007cfe:	9307      	str	r3, [sp, #28]
 8007d00:	9b07      	ldr	r3, [sp, #28]
 8007d02:	9a04      	ldr	r2, [sp, #16]
 8007d04:	4443      	add	r3, r8
 8007d06:	429a      	cmp	r2, r3
 8007d08:	db2f      	blt.n	8007d6a <__kernel_rem_pio2+0xe2>
 8007d0a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007d0e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007d12:	462f      	mov	r7, r5
 8007d14:	2600      	movs	r6, #0
 8007d16:	e01b      	b.n	8007d50 <__kernel_rem_pio2+0xc8>
 8007d18:	42ef      	cmn	r7, r5
 8007d1a:	d407      	bmi.n	8007d2c <__kernel_rem_pio2+0xa4>
 8007d1c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8007d20:	f7f8 fbc4 	bl	80004ac <__aeabi_i2d>
 8007d24:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007d28:	3501      	adds	r5, #1
 8007d2a:	e7da      	b.n	8007ce2 <__kernel_rem_pio2+0x5a>
 8007d2c:	ec51 0b18 	vmov	r0, r1, d8
 8007d30:	e7f8      	b.n	8007d24 <__kernel_rem_pio2+0x9c>
 8007d32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d36:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007d3a:	f7f8 fc21 	bl	8000580 <__aeabi_dmul>
 8007d3e:	4602      	mov	r2, r0
 8007d40:	460b      	mov	r3, r1
 8007d42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d46:	f7f8 fa65 	bl	8000214 <__adddf3>
 8007d4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d4e:	3601      	adds	r6, #1
 8007d50:	9b06      	ldr	r3, [sp, #24]
 8007d52:	429e      	cmp	r6, r3
 8007d54:	f1a7 0708 	sub.w	r7, r7, #8
 8007d58:	ddeb      	ble.n	8007d32 <__kernel_rem_pio2+0xaa>
 8007d5a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007d5e:	3508      	adds	r5, #8
 8007d60:	ecab 7b02 	vstmia	fp!, {d7}
 8007d64:	f108 0801 	add.w	r8, r8, #1
 8007d68:	e7ca      	b.n	8007d00 <__kernel_rem_pio2+0x78>
 8007d6a:	9b04      	ldr	r3, [sp, #16]
 8007d6c:	aa0c      	add	r2, sp, #48	; 0x30
 8007d6e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007d72:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d74:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007d76:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007d7a:	9c04      	ldr	r4, [sp, #16]
 8007d7c:	930a      	str	r3, [sp, #40]	; 0x28
 8007d7e:	ab98      	add	r3, sp, #608	; 0x260
 8007d80:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007d84:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8007d88:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8007d8c:	f8cd b008 	str.w	fp, [sp, #8]
 8007d90:	4625      	mov	r5, r4
 8007d92:	2d00      	cmp	r5, #0
 8007d94:	dc78      	bgt.n	8007e88 <__kernel_rem_pio2+0x200>
 8007d96:	ec47 6b10 	vmov	d0, r6, r7
 8007d9a:	4650      	mov	r0, sl
 8007d9c:	f000 fc08 	bl	80085b0 <scalbn>
 8007da0:	ec57 6b10 	vmov	r6, r7, d0
 8007da4:	2200      	movs	r2, #0
 8007da6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007daa:	ee10 0a10 	vmov	r0, s0
 8007dae:	4639      	mov	r1, r7
 8007db0:	f7f8 fbe6 	bl	8000580 <__aeabi_dmul>
 8007db4:	ec41 0b10 	vmov	d0, r0, r1
 8007db8:	f000 fb7a 	bl	80084b0 <floor>
 8007dbc:	4b7f      	ldr	r3, [pc, #508]	; (8007fbc <__kernel_rem_pio2+0x334>)
 8007dbe:	ec51 0b10 	vmov	r0, r1, d0
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f7f8 fbdc 	bl	8000580 <__aeabi_dmul>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	460b      	mov	r3, r1
 8007dcc:	4630      	mov	r0, r6
 8007dce:	4639      	mov	r1, r7
 8007dd0:	f7f8 fa1e 	bl	8000210 <__aeabi_dsub>
 8007dd4:	460f      	mov	r7, r1
 8007dd6:	4606      	mov	r6, r0
 8007dd8:	f7f8 fe6c 	bl	8000ab4 <__aeabi_d2iz>
 8007ddc:	9007      	str	r0, [sp, #28]
 8007dde:	f7f8 fb65 	bl	80004ac <__aeabi_i2d>
 8007de2:	4602      	mov	r2, r0
 8007de4:	460b      	mov	r3, r1
 8007de6:	4630      	mov	r0, r6
 8007de8:	4639      	mov	r1, r7
 8007dea:	f7f8 fa11 	bl	8000210 <__aeabi_dsub>
 8007dee:	f1ba 0f00 	cmp.w	sl, #0
 8007df2:	4606      	mov	r6, r0
 8007df4:	460f      	mov	r7, r1
 8007df6:	dd70      	ble.n	8007eda <__kernel_rem_pio2+0x252>
 8007df8:	1e62      	subs	r2, r4, #1
 8007dfa:	ab0c      	add	r3, sp, #48	; 0x30
 8007dfc:	9d07      	ldr	r5, [sp, #28]
 8007dfe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007e02:	f1ca 0118 	rsb	r1, sl, #24
 8007e06:	fa40 f301 	asr.w	r3, r0, r1
 8007e0a:	441d      	add	r5, r3
 8007e0c:	408b      	lsls	r3, r1
 8007e0e:	1ac0      	subs	r0, r0, r3
 8007e10:	ab0c      	add	r3, sp, #48	; 0x30
 8007e12:	9507      	str	r5, [sp, #28]
 8007e14:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8007e18:	f1ca 0317 	rsb	r3, sl, #23
 8007e1c:	fa40 f303 	asr.w	r3, r0, r3
 8007e20:	9302      	str	r3, [sp, #8]
 8007e22:	9b02      	ldr	r3, [sp, #8]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	dd66      	ble.n	8007ef6 <__kernel_rem_pio2+0x26e>
 8007e28:	9b07      	ldr	r3, [sp, #28]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	3301      	adds	r3, #1
 8007e2e:	9307      	str	r3, [sp, #28]
 8007e30:	4615      	mov	r5, r2
 8007e32:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8007e36:	4294      	cmp	r4, r2
 8007e38:	f300 8099 	bgt.w	8007f6e <__kernel_rem_pio2+0x2e6>
 8007e3c:	f1ba 0f00 	cmp.w	sl, #0
 8007e40:	dd07      	ble.n	8007e52 <__kernel_rem_pio2+0x1ca>
 8007e42:	f1ba 0f01 	cmp.w	sl, #1
 8007e46:	f000 80a5 	beq.w	8007f94 <__kernel_rem_pio2+0x30c>
 8007e4a:	f1ba 0f02 	cmp.w	sl, #2
 8007e4e:	f000 80c1 	beq.w	8007fd4 <__kernel_rem_pio2+0x34c>
 8007e52:	9b02      	ldr	r3, [sp, #8]
 8007e54:	2b02      	cmp	r3, #2
 8007e56:	d14e      	bne.n	8007ef6 <__kernel_rem_pio2+0x26e>
 8007e58:	4632      	mov	r2, r6
 8007e5a:	463b      	mov	r3, r7
 8007e5c:	4958      	ldr	r1, [pc, #352]	; (8007fc0 <__kernel_rem_pio2+0x338>)
 8007e5e:	2000      	movs	r0, #0
 8007e60:	f7f8 f9d6 	bl	8000210 <__aeabi_dsub>
 8007e64:	4606      	mov	r6, r0
 8007e66:	460f      	mov	r7, r1
 8007e68:	2d00      	cmp	r5, #0
 8007e6a:	d044      	beq.n	8007ef6 <__kernel_rem_pio2+0x26e>
 8007e6c:	4650      	mov	r0, sl
 8007e6e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8007fb0 <__kernel_rem_pio2+0x328>
 8007e72:	f000 fb9d 	bl	80085b0 <scalbn>
 8007e76:	4630      	mov	r0, r6
 8007e78:	4639      	mov	r1, r7
 8007e7a:	ec53 2b10 	vmov	r2, r3, d0
 8007e7e:	f7f8 f9c7 	bl	8000210 <__aeabi_dsub>
 8007e82:	4606      	mov	r6, r0
 8007e84:	460f      	mov	r7, r1
 8007e86:	e036      	b.n	8007ef6 <__kernel_rem_pio2+0x26e>
 8007e88:	4b4e      	ldr	r3, [pc, #312]	; (8007fc4 <__kernel_rem_pio2+0x33c>)
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	4630      	mov	r0, r6
 8007e8e:	4639      	mov	r1, r7
 8007e90:	f7f8 fb76 	bl	8000580 <__aeabi_dmul>
 8007e94:	f7f8 fe0e 	bl	8000ab4 <__aeabi_d2iz>
 8007e98:	f7f8 fb08 	bl	80004ac <__aeabi_i2d>
 8007e9c:	4b4a      	ldr	r3, [pc, #296]	; (8007fc8 <__kernel_rem_pio2+0x340>)
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	4680      	mov	r8, r0
 8007ea2:	4689      	mov	r9, r1
 8007ea4:	f7f8 fb6c 	bl	8000580 <__aeabi_dmul>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	460b      	mov	r3, r1
 8007eac:	4630      	mov	r0, r6
 8007eae:	4639      	mov	r1, r7
 8007eb0:	f7f8 f9ae 	bl	8000210 <__aeabi_dsub>
 8007eb4:	f7f8 fdfe 	bl	8000ab4 <__aeabi_d2iz>
 8007eb8:	9b02      	ldr	r3, [sp, #8]
 8007eba:	f843 0b04 	str.w	r0, [r3], #4
 8007ebe:	3d01      	subs	r5, #1
 8007ec0:	9302      	str	r3, [sp, #8]
 8007ec2:	ab70      	add	r3, sp, #448	; 0x1c0
 8007ec4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ecc:	4640      	mov	r0, r8
 8007ece:	4649      	mov	r1, r9
 8007ed0:	f7f8 f9a0 	bl	8000214 <__adddf3>
 8007ed4:	4606      	mov	r6, r0
 8007ed6:	460f      	mov	r7, r1
 8007ed8:	e75b      	b.n	8007d92 <__kernel_rem_pio2+0x10a>
 8007eda:	d105      	bne.n	8007ee8 <__kernel_rem_pio2+0x260>
 8007edc:	1e63      	subs	r3, r4, #1
 8007ede:	aa0c      	add	r2, sp, #48	; 0x30
 8007ee0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8007ee4:	15c3      	asrs	r3, r0, #23
 8007ee6:	e79b      	b.n	8007e20 <__kernel_rem_pio2+0x198>
 8007ee8:	4b38      	ldr	r3, [pc, #224]	; (8007fcc <__kernel_rem_pio2+0x344>)
 8007eea:	2200      	movs	r2, #0
 8007eec:	f7f8 fdce 	bl	8000a8c <__aeabi_dcmpge>
 8007ef0:	2800      	cmp	r0, #0
 8007ef2:	d139      	bne.n	8007f68 <__kernel_rem_pio2+0x2e0>
 8007ef4:	9002      	str	r0, [sp, #8]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	2300      	movs	r3, #0
 8007efa:	4630      	mov	r0, r6
 8007efc:	4639      	mov	r1, r7
 8007efe:	f7f8 fda7 	bl	8000a50 <__aeabi_dcmpeq>
 8007f02:	2800      	cmp	r0, #0
 8007f04:	f000 80b4 	beq.w	8008070 <__kernel_rem_pio2+0x3e8>
 8007f08:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 8007f0c:	465b      	mov	r3, fp
 8007f0e:	2200      	movs	r2, #0
 8007f10:	9904      	ldr	r1, [sp, #16]
 8007f12:	428b      	cmp	r3, r1
 8007f14:	da65      	bge.n	8007fe2 <__kernel_rem_pio2+0x35a>
 8007f16:	2a00      	cmp	r2, #0
 8007f18:	d07b      	beq.n	8008012 <__kernel_rem_pio2+0x38a>
 8007f1a:	ab0c      	add	r3, sp, #48	; 0x30
 8007f1c:	f1aa 0a18 	sub.w	sl, sl, #24
 8007f20:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	f000 80a0 	beq.w	800806a <__kernel_rem_pio2+0x3e2>
 8007f2a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8007fb0 <__kernel_rem_pio2+0x328>
 8007f2e:	4650      	mov	r0, sl
 8007f30:	f000 fb3e 	bl	80085b0 <scalbn>
 8007f34:	4f23      	ldr	r7, [pc, #140]	; (8007fc4 <__kernel_rem_pio2+0x33c>)
 8007f36:	ec55 4b10 	vmov	r4, r5, d0
 8007f3a:	46d8      	mov	r8, fp
 8007f3c:	2600      	movs	r6, #0
 8007f3e:	f1b8 0f00 	cmp.w	r8, #0
 8007f42:	f280 80cf 	bge.w	80080e4 <__kernel_rem_pio2+0x45c>
 8007f46:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8007fa8 <__kernel_rem_pio2+0x320>
 8007f4a:	465f      	mov	r7, fp
 8007f4c:	f04f 0800 	mov.w	r8, #0
 8007f50:	2f00      	cmp	r7, #0
 8007f52:	f2c0 80fd 	blt.w	8008150 <__kernel_rem_pio2+0x4c8>
 8007f56:	ab70      	add	r3, sp, #448	; 0x1c0
 8007f58:	f8df a074 	ldr.w	sl, [pc, #116]	; 8007fd0 <__kernel_rem_pio2+0x348>
 8007f5c:	ec55 4b18 	vmov	r4, r5, d8
 8007f60:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8007f64:	2600      	movs	r6, #0
 8007f66:	e0e5      	b.n	8008134 <__kernel_rem_pio2+0x4ac>
 8007f68:	2302      	movs	r3, #2
 8007f6a:	9302      	str	r3, [sp, #8]
 8007f6c:	e75c      	b.n	8007e28 <__kernel_rem_pio2+0x1a0>
 8007f6e:	f8db 3000 	ldr.w	r3, [fp]
 8007f72:	b955      	cbnz	r5, 8007f8a <__kernel_rem_pio2+0x302>
 8007f74:	b123      	cbz	r3, 8007f80 <__kernel_rem_pio2+0x2f8>
 8007f76:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8007f7a:	f8cb 3000 	str.w	r3, [fp]
 8007f7e:	2301      	movs	r3, #1
 8007f80:	3201      	adds	r2, #1
 8007f82:	f10b 0b04 	add.w	fp, fp, #4
 8007f86:	461d      	mov	r5, r3
 8007f88:	e755      	b.n	8007e36 <__kernel_rem_pio2+0x1ae>
 8007f8a:	1acb      	subs	r3, r1, r3
 8007f8c:	f8cb 3000 	str.w	r3, [fp]
 8007f90:	462b      	mov	r3, r5
 8007f92:	e7f5      	b.n	8007f80 <__kernel_rem_pio2+0x2f8>
 8007f94:	1e62      	subs	r2, r4, #1
 8007f96:	ab0c      	add	r3, sp, #48	; 0x30
 8007f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f9c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007fa0:	a90c      	add	r1, sp, #48	; 0x30
 8007fa2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007fa6:	e754      	b.n	8007e52 <__kernel_rem_pio2+0x1ca>
	...
 8007fb4:	3ff00000 	.word	0x3ff00000
 8007fb8:	08008918 	.word	0x08008918
 8007fbc:	40200000 	.word	0x40200000
 8007fc0:	3ff00000 	.word	0x3ff00000
 8007fc4:	3e700000 	.word	0x3e700000
 8007fc8:	41700000 	.word	0x41700000
 8007fcc:	3fe00000 	.word	0x3fe00000
 8007fd0:	080088d8 	.word	0x080088d8
 8007fd4:	1e62      	subs	r2, r4, #1
 8007fd6:	ab0c      	add	r3, sp, #48	; 0x30
 8007fd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fdc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007fe0:	e7de      	b.n	8007fa0 <__kernel_rem_pio2+0x318>
 8007fe2:	a90c      	add	r1, sp, #48	; 0x30
 8007fe4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8007fe8:	3b01      	subs	r3, #1
 8007fea:	430a      	orrs	r2, r1
 8007fec:	e790      	b.n	8007f10 <__kernel_rem_pio2+0x288>
 8007fee:	3301      	adds	r3, #1
 8007ff0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8007ff4:	2900      	cmp	r1, #0
 8007ff6:	d0fa      	beq.n	8007fee <__kernel_rem_pio2+0x366>
 8007ff8:	9a08      	ldr	r2, [sp, #32]
 8007ffa:	18e3      	adds	r3, r4, r3
 8007ffc:	18a6      	adds	r6, r4, r2
 8007ffe:	aa20      	add	r2, sp, #128	; 0x80
 8008000:	1c65      	adds	r5, r4, #1
 8008002:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8008006:	9302      	str	r3, [sp, #8]
 8008008:	9b02      	ldr	r3, [sp, #8]
 800800a:	42ab      	cmp	r3, r5
 800800c:	da04      	bge.n	8008018 <__kernel_rem_pio2+0x390>
 800800e:	461c      	mov	r4, r3
 8008010:	e6b5      	b.n	8007d7e <__kernel_rem_pio2+0xf6>
 8008012:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008014:	2301      	movs	r3, #1
 8008016:	e7eb      	b.n	8007ff0 <__kernel_rem_pio2+0x368>
 8008018:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800801a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800801e:	f7f8 fa45 	bl	80004ac <__aeabi_i2d>
 8008022:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008028:	46b3      	mov	fp, r6
 800802a:	461c      	mov	r4, r3
 800802c:	2700      	movs	r7, #0
 800802e:	f04f 0800 	mov.w	r8, #0
 8008032:	f04f 0900 	mov.w	r9, #0
 8008036:	9b06      	ldr	r3, [sp, #24]
 8008038:	429f      	cmp	r7, r3
 800803a:	dd06      	ble.n	800804a <__kernel_rem_pio2+0x3c2>
 800803c:	ab70      	add	r3, sp, #448	; 0x1c0
 800803e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008042:	e9c3 8900 	strd	r8, r9, [r3]
 8008046:	3501      	adds	r5, #1
 8008048:	e7de      	b.n	8008008 <__kernel_rem_pio2+0x380>
 800804a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800804e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8008052:	f7f8 fa95 	bl	8000580 <__aeabi_dmul>
 8008056:	4602      	mov	r2, r0
 8008058:	460b      	mov	r3, r1
 800805a:	4640      	mov	r0, r8
 800805c:	4649      	mov	r1, r9
 800805e:	f7f8 f8d9 	bl	8000214 <__adddf3>
 8008062:	3701      	adds	r7, #1
 8008064:	4680      	mov	r8, r0
 8008066:	4689      	mov	r9, r1
 8008068:	e7e5      	b.n	8008036 <__kernel_rem_pio2+0x3ae>
 800806a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800806e:	e754      	b.n	8007f1a <__kernel_rem_pio2+0x292>
 8008070:	ec47 6b10 	vmov	d0, r6, r7
 8008074:	f1ca 0000 	rsb	r0, sl, #0
 8008078:	f000 fa9a 	bl	80085b0 <scalbn>
 800807c:	ec57 6b10 	vmov	r6, r7, d0
 8008080:	4b9f      	ldr	r3, [pc, #636]	; (8008300 <__kernel_rem_pio2+0x678>)
 8008082:	ee10 0a10 	vmov	r0, s0
 8008086:	2200      	movs	r2, #0
 8008088:	4639      	mov	r1, r7
 800808a:	f7f8 fcff 	bl	8000a8c <__aeabi_dcmpge>
 800808e:	b300      	cbz	r0, 80080d2 <__kernel_rem_pio2+0x44a>
 8008090:	4b9c      	ldr	r3, [pc, #624]	; (8008304 <__kernel_rem_pio2+0x67c>)
 8008092:	2200      	movs	r2, #0
 8008094:	4630      	mov	r0, r6
 8008096:	4639      	mov	r1, r7
 8008098:	f7f8 fa72 	bl	8000580 <__aeabi_dmul>
 800809c:	f7f8 fd0a 	bl	8000ab4 <__aeabi_d2iz>
 80080a0:	4605      	mov	r5, r0
 80080a2:	f7f8 fa03 	bl	80004ac <__aeabi_i2d>
 80080a6:	4b96      	ldr	r3, [pc, #600]	; (8008300 <__kernel_rem_pio2+0x678>)
 80080a8:	2200      	movs	r2, #0
 80080aa:	f7f8 fa69 	bl	8000580 <__aeabi_dmul>
 80080ae:	460b      	mov	r3, r1
 80080b0:	4602      	mov	r2, r0
 80080b2:	4639      	mov	r1, r7
 80080b4:	4630      	mov	r0, r6
 80080b6:	f7f8 f8ab 	bl	8000210 <__aeabi_dsub>
 80080ba:	f7f8 fcfb 	bl	8000ab4 <__aeabi_d2iz>
 80080be:	f104 0b01 	add.w	fp, r4, #1
 80080c2:	ab0c      	add	r3, sp, #48	; 0x30
 80080c4:	f10a 0a18 	add.w	sl, sl, #24
 80080c8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80080cc:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 80080d0:	e72b      	b.n	8007f2a <__kernel_rem_pio2+0x2a2>
 80080d2:	4630      	mov	r0, r6
 80080d4:	4639      	mov	r1, r7
 80080d6:	f7f8 fced 	bl	8000ab4 <__aeabi_d2iz>
 80080da:	ab0c      	add	r3, sp, #48	; 0x30
 80080dc:	46a3      	mov	fp, r4
 80080de:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80080e2:	e722      	b.n	8007f2a <__kernel_rem_pio2+0x2a2>
 80080e4:	ab70      	add	r3, sp, #448	; 0x1c0
 80080e6:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 80080ea:	ab0c      	add	r3, sp, #48	; 0x30
 80080ec:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80080f0:	f7f8 f9dc 	bl	80004ac <__aeabi_i2d>
 80080f4:	4622      	mov	r2, r4
 80080f6:	462b      	mov	r3, r5
 80080f8:	f7f8 fa42 	bl	8000580 <__aeabi_dmul>
 80080fc:	4632      	mov	r2, r6
 80080fe:	e9c9 0100 	strd	r0, r1, [r9]
 8008102:	463b      	mov	r3, r7
 8008104:	4620      	mov	r0, r4
 8008106:	4629      	mov	r1, r5
 8008108:	f7f8 fa3a 	bl	8000580 <__aeabi_dmul>
 800810c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8008110:	4604      	mov	r4, r0
 8008112:	460d      	mov	r5, r1
 8008114:	e713      	b.n	8007f3e <__kernel_rem_pio2+0x2b6>
 8008116:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800811a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800811e:	f7f8 fa2f 	bl	8000580 <__aeabi_dmul>
 8008122:	4602      	mov	r2, r0
 8008124:	460b      	mov	r3, r1
 8008126:	4620      	mov	r0, r4
 8008128:	4629      	mov	r1, r5
 800812a:	f7f8 f873 	bl	8000214 <__adddf3>
 800812e:	3601      	adds	r6, #1
 8008130:	4604      	mov	r4, r0
 8008132:	460d      	mov	r5, r1
 8008134:	9b04      	ldr	r3, [sp, #16]
 8008136:	429e      	cmp	r6, r3
 8008138:	dc01      	bgt.n	800813e <__kernel_rem_pio2+0x4b6>
 800813a:	45b0      	cmp	r8, r6
 800813c:	daeb      	bge.n	8008116 <__kernel_rem_pio2+0x48e>
 800813e:	ab48      	add	r3, sp, #288	; 0x120
 8008140:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008144:	e9c3 4500 	strd	r4, r5, [r3]
 8008148:	3f01      	subs	r7, #1
 800814a:	f108 0801 	add.w	r8, r8, #1
 800814e:	e6ff      	b.n	8007f50 <__kernel_rem_pio2+0x2c8>
 8008150:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008152:	2b02      	cmp	r3, #2
 8008154:	dc0b      	bgt.n	800816e <__kernel_rem_pio2+0x4e6>
 8008156:	2b00      	cmp	r3, #0
 8008158:	dc6e      	bgt.n	8008238 <__kernel_rem_pio2+0x5b0>
 800815a:	d045      	beq.n	80081e8 <__kernel_rem_pio2+0x560>
 800815c:	9b07      	ldr	r3, [sp, #28]
 800815e:	f003 0007 	and.w	r0, r3, #7
 8008162:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8008166:	ecbd 8b02 	vpop	{d8}
 800816a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800816e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008170:	2b03      	cmp	r3, #3
 8008172:	d1f3      	bne.n	800815c <__kernel_rem_pio2+0x4d4>
 8008174:	ab48      	add	r3, sp, #288	; 0x120
 8008176:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800817a:	46d0      	mov	r8, sl
 800817c:	46d9      	mov	r9, fp
 800817e:	f1b9 0f00 	cmp.w	r9, #0
 8008182:	f1a8 0808 	sub.w	r8, r8, #8
 8008186:	dc64      	bgt.n	8008252 <__kernel_rem_pio2+0x5ca>
 8008188:	465c      	mov	r4, fp
 800818a:	2c01      	cmp	r4, #1
 800818c:	f1aa 0a08 	sub.w	sl, sl, #8
 8008190:	dc7e      	bgt.n	8008290 <__kernel_rem_pio2+0x608>
 8008192:	2000      	movs	r0, #0
 8008194:	2100      	movs	r1, #0
 8008196:	f1bb 0f01 	cmp.w	fp, #1
 800819a:	f300 8097 	bgt.w	80082cc <__kernel_rem_pio2+0x644>
 800819e:	9b02      	ldr	r3, [sp, #8]
 80081a0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 80081a4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	f040 8099 	bne.w	80082e0 <__kernel_rem_pio2+0x658>
 80081ae:	9b01      	ldr	r3, [sp, #4]
 80081b0:	e9c3 5600 	strd	r5, r6, [r3]
 80081b4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80081b8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80081bc:	e7ce      	b.n	800815c <__kernel_rem_pio2+0x4d4>
 80081be:	ab48      	add	r3, sp, #288	; 0x120
 80081c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80081c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c8:	f7f8 f824 	bl	8000214 <__adddf3>
 80081cc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80081d0:	f1bb 0f00 	cmp.w	fp, #0
 80081d4:	daf3      	bge.n	80081be <__kernel_rem_pio2+0x536>
 80081d6:	9b02      	ldr	r3, [sp, #8]
 80081d8:	b113      	cbz	r3, 80081e0 <__kernel_rem_pio2+0x558>
 80081da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80081de:	4619      	mov	r1, r3
 80081e0:	9b01      	ldr	r3, [sp, #4]
 80081e2:	e9c3 0100 	strd	r0, r1, [r3]
 80081e6:	e7b9      	b.n	800815c <__kernel_rem_pio2+0x4d4>
 80081e8:	2000      	movs	r0, #0
 80081ea:	2100      	movs	r1, #0
 80081ec:	e7f0      	b.n	80081d0 <__kernel_rem_pio2+0x548>
 80081ee:	ab48      	add	r3, sp, #288	; 0x120
 80081f0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80081f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f8:	f7f8 f80c 	bl	8000214 <__adddf3>
 80081fc:	3c01      	subs	r4, #1
 80081fe:	2c00      	cmp	r4, #0
 8008200:	daf5      	bge.n	80081ee <__kernel_rem_pio2+0x566>
 8008202:	9b02      	ldr	r3, [sp, #8]
 8008204:	b1e3      	cbz	r3, 8008240 <__kernel_rem_pio2+0x5b8>
 8008206:	4602      	mov	r2, r0
 8008208:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800820c:	9c01      	ldr	r4, [sp, #4]
 800820e:	e9c4 2300 	strd	r2, r3, [r4]
 8008212:	4602      	mov	r2, r0
 8008214:	460b      	mov	r3, r1
 8008216:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800821a:	f7f7 fff9 	bl	8000210 <__aeabi_dsub>
 800821e:	ad4a      	add	r5, sp, #296	; 0x128
 8008220:	2401      	movs	r4, #1
 8008222:	45a3      	cmp	fp, r4
 8008224:	da0f      	bge.n	8008246 <__kernel_rem_pio2+0x5be>
 8008226:	9b02      	ldr	r3, [sp, #8]
 8008228:	b113      	cbz	r3, 8008230 <__kernel_rem_pio2+0x5a8>
 800822a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800822e:	4619      	mov	r1, r3
 8008230:	9b01      	ldr	r3, [sp, #4]
 8008232:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008236:	e791      	b.n	800815c <__kernel_rem_pio2+0x4d4>
 8008238:	465c      	mov	r4, fp
 800823a:	2000      	movs	r0, #0
 800823c:	2100      	movs	r1, #0
 800823e:	e7de      	b.n	80081fe <__kernel_rem_pio2+0x576>
 8008240:	4602      	mov	r2, r0
 8008242:	460b      	mov	r3, r1
 8008244:	e7e2      	b.n	800820c <__kernel_rem_pio2+0x584>
 8008246:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800824a:	f7f7 ffe3 	bl	8000214 <__adddf3>
 800824e:	3401      	adds	r4, #1
 8008250:	e7e7      	b.n	8008222 <__kernel_rem_pio2+0x59a>
 8008252:	e9d8 4500 	ldrd	r4, r5, [r8]
 8008256:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800825a:	4620      	mov	r0, r4
 800825c:	4632      	mov	r2, r6
 800825e:	463b      	mov	r3, r7
 8008260:	4629      	mov	r1, r5
 8008262:	f7f7 ffd7 	bl	8000214 <__adddf3>
 8008266:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800826a:	4602      	mov	r2, r0
 800826c:	460b      	mov	r3, r1
 800826e:	4620      	mov	r0, r4
 8008270:	4629      	mov	r1, r5
 8008272:	f7f7 ffcd 	bl	8000210 <__aeabi_dsub>
 8008276:	4632      	mov	r2, r6
 8008278:	463b      	mov	r3, r7
 800827a:	f7f7 ffcb 	bl	8000214 <__adddf3>
 800827e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008282:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8008286:	ed88 7b00 	vstr	d7, [r8]
 800828a:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800828e:	e776      	b.n	800817e <__kernel_rem_pio2+0x4f6>
 8008290:	e9da 8900 	ldrd	r8, r9, [sl]
 8008294:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8008298:	4640      	mov	r0, r8
 800829a:	4632      	mov	r2, r6
 800829c:	463b      	mov	r3, r7
 800829e:	4649      	mov	r1, r9
 80082a0:	f7f7 ffb8 	bl	8000214 <__adddf3>
 80082a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082a8:	4602      	mov	r2, r0
 80082aa:	460b      	mov	r3, r1
 80082ac:	4640      	mov	r0, r8
 80082ae:	4649      	mov	r1, r9
 80082b0:	f7f7 ffae 	bl	8000210 <__aeabi_dsub>
 80082b4:	4632      	mov	r2, r6
 80082b6:	463b      	mov	r3, r7
 80082b8:	f7f7 ffac 	bl	8000214 <__adddf3>
 80082bc:	ed9d 7b04 	vldr	d7, [sp, #16]
 80082c0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80082c4:	ed8a 7b00 	vstr	d7, [sl]
 80082c8:	3c01      	subs	r4, #1
 80082ca:	e75e      	b.n	800818a <__kernel_rem_pio2+0x502>
 80082cc:	ab48      	add	r3, sp, #288	; 0x120
 80082ce:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80082d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d6:	f7f7 ff9d 	bl	8000214 <__adddf3>
 80082da:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80082de:	e75a      	b.n	8008196 <__kernel_rem_pio2+0x50e>
 80082e0:	9b01      	ldr	r3, [sp, #4]
 80082e2:	9a01      	ldr	r2, [sp, #4]
 80082e4:	601d      	str	r5, [r3, #0]
 80082e6:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 80082ea:	605c      	str	r4, [r3, #4]
 80082ec:	609f      	str	r7, [r3, #8]
 80082ee:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 80082f2:	60d3      	str	r3, [r2, #12]
 80082f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80082f8:	6110      	str	r0, [r2, #16]
 80082fa:	6153      	str	r3, [r2, #20]
 80082fc:	e72e      	b.n	800815c <__kernel_rem_pio2+0x4d4>
 80082fe:	bf00      	nop
 8008300:	41700000 	.word	0x41700000
 8008304:	3e700000 	.word	0x3e700000

08008308 <__kernel_sin>:
 8008308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800830c:	ed2d 8b04 	vpush	{d8-d9}
 8008310:	eeb0 8a41 	vmov.f32	s16, s2
 8008314:	eef0 8a61 	vmov.f32	s17, s3
 8008318:	ec55 4b10 	vmov	r4, r5, d0
 800831c:	b083      	sub	sp, #12
 800831e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008322:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8008326:	9001      	str	r0, [sp, #4]
 8008328:	da06      	bge.n	8008338 <__kernel_sin+0x30>
 800832a:	ee10 0a10 	vmov	r0, s0
 800832e:	4629      	mov	r1, r5
 8008330:	f7f8 fbc0 	bl	8000ab4 <__aeabi_d2iz>
 8008334:	2800      	cmp	r0, #0
 8008336:	d051      	beq.n	80083dc <__kernel_sin+0xd4>
 8008338:	4622      	mov	r2, r4
 800833a:	462b      	mov	r3, r5
 800833c:	4620      	mov	r0, r4
 800833e:	4629      	mov	r1, r5
 8008340:	f7f8 f91e 	bl	8000580 <__aeabi_dmul>
 8008344:	4682      	mov	sl, r0
 8008346:	468b      	mov	fp, r1
 8008348:	4602      	mov	r2, r0
 800834a:	460b      	mov	r3, r1
 800834c:	4620      	mov	r0, r4
 800834e:	4629      	mov	r1, r5
 8008350:	f7f8 f916 	bl	8000580 <__aeabi_dmul>
 8008354:	a341      	add	r3, pc, #260	; (adr r3, 800845c <__kernel_sin+0x154>)
 8008356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800835a:	4680      	mov	r8, r0
 800835c:	4689      	mov	r9, r1
 800835e:	4650      	mov	r0, sl
 8008360:	4659      	mov	r1, fp
 8008362:	f7f8 f90d 	bl	8000580 <__aeabi_dmul>
 8008366:	a33f      	add	r3, pc, #252	; (adr r3, 8008464 <__kernel_sin+0x15c>)
 8008368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800836c:	f7f7 ff50 	bl	8000210 <__aeabi_dsub>
 8008370:	4652      	mov	r2, sl
 8008372:	465b      	mov	r3, fp
 8008374:	f7f8 f904 	bl	8000580 <__aeabi_dmul>
 8008378:	a33c      	add	r3, pc, #240	; (adr r3, 800846c <__kernel_sin+0x164>)
 800837a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800837e:	f7f7 ff49 	bl	8000214 <__adddf3>
 8008382:	4652      	mov	r2, sl
 8008384:	465b      	mov	r3, fp
 8008386:	f7f8 f8fb 	bl	8000580 <__aeabi_dmul>
 800838a:	a33a      	add	r3, pc, #232	; (adr r3, 8008474 <__kernel_sin+0x16c>)
 800838c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008390:	f7f7 ff3e 	bl	8000210 <__aeabi_dsub>
 8008394:	4652      	mov	r2, sl
 8008396:	465b      	mov	r3, fp
 8008398:	f7f8 f8f2 	bl	8000580 <__aeabi_dmul>
 800839c:	a337      	add	r3, pc, #220	; (adr r3, 800847c <__kernel_sin+0x174>)
 800839e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083a2:	f7f7 ff37 	bl	8000214 <__adddf3>
 80083a6:	9b01      	ldr	r3, [sp, #4]
 80083a8:	4606      	mov	r6, r0
 80083aa:	460f      	mov	r7, r1
 80083ac:	b9eb      	cbnz	r3, 80083ea <__kernel_sin+0xe2>
 80083ae:	4602      	mov	r2, r0
 80083b0:	460b      	mov	r3, r1
 80083b2:	4650      	mov	r0, sl
 80083b4:	4659      	mov	r1, fp
 80083b6:	f7f8 f8e3 	bl	8000580 <__aeabi_dmul>
 80083ba:	a325      	add	r3, pc, #148	; (adr r3, 8008450 <__kernel_sin+0x148>)
 80083bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c0:	f7f7 ff26 	bl	8000210 <__aeabi_dsub>
 80083c4:	4642      	mov	r2, r8
 80083c6:	464b      	mov	r3, r9
 80083c8:	f7f8 f8da 	bl	8000580 <__aeabi_dmul>
 80083cc:	4602      	mov	r2, r0
 80083ce:	460b      	mov	r3, r1
 80083d0:	4620      	mov	r0, r4
 80083d2:	4629      	mov	r1, r5
 80083d4:	f7f7 ff1e 	bl	8000214 <__adddf3>
 80083d8:	4604      	mov	r4, r0
 80083da:	460d      	mov	r5, r1
 80083dc:	ec45 4b10 	vmov	d0, r4, r5
 80083e0:	b003      	add	sp, #12
 80083e2:	ecbd 8b04 	vpop	{d8-d9}
 80083e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ea:	4b1b      	ldr	r3, [pc, #108]	; (8008458 <__kernel_sin+0x150>)
 80083ec:	ec51 0b18 	vmov	r0, r1, d8
 80083f0:	2200      	movs	r2, #0
 80083f2:	f7f8 f8c5 	bl	8000580 <__aeabi_dmul>
 80083f6:	4632      	mov	r2, r6
 80083f8:	ec41 0b19 	vmov	d9, r0, r1
 80083fc:	463b      	mov	r3, r7
 80083fe:	4640      	mov	r0, r8
 8008400:	4649      	mov	r1, r9
 8008402:	f7f8 f8bd 	bl	8000580 <__aeabi_dmul>
 8008406:	4602      	mov	r2, r0
 8008408:	460b      	mov	r3, r1
 800840a:	ec51 0b19 	vmov	r0, r1, d9
 800840e:	f7f7 feff 	bl	8000210 <__aeabi_dsub>
 8008412:	4652      	mov	r2, sl
 8008414:	465b      	mov	r3, fp
 8008416:	f7f8 f8b3 	bl	8000580 <__aeabi_dmul>
 800841a:	ec53 2b18 	vmov	r2, r3, d8
 800841e:	f7f7 fef7 	bl	8000210 <__aeabi_dsub>
 8008422:	a30b      	add	r3, pc, #44	; (adr r3, 8008450 <__kernel_sin+0x148>)
 8008424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008428:	4606      	mov	r6, r0
 800842a:	460f      	mov	r7, r1
 800842c:	4640      	mov	r0, r8
 800842e:	4649      	mov	r1, r9
 8008430:	f7f8 f8a6 	bl	8000580 <__aeabi_dmul>
 8008434:	4602      	mov	r2, r0
 8008436:	460b      	mov	r3, r1
 8008438:	4630      	mov	r0, r6
 800843a:	4639      	mov	r1, r7
 800843c:	f7f7 feea 	bl	8000214 <__adddf3>
 8008440:	4602      	mov	r2, r0
 8008442:	460b      	mov	r3, r1
 8008444:	4620      	mov	r0, r4
 8008446:	4629      	mov	r1, r5
 8008448:	f7f7 fee2 	bl	8000210 <__aeabi_dsub>
 800844c:	e7c4      	b.n	80083d8 <__kernel_sin+0xd0>
 800844e:	bf00      	nop
 8008450:	55555549 	.word	0x55555549
 8008454:	3fc55555 	.word	0x3fc55555
 8008458:	3fe00000 	.word	0x3fe00000
 800845c:	5acfd57c 	.word	0x5acfd57c
 8008460:	3de5d93a 	.word	0x3de5d93a
 8008464:	8a2b9ceb 	.word	0x8a2b9ceb
 8008468:	3e5ae5e6 	.word	0x3e5ae5e6
 800846c:	57b1fe7d 	.word	0x57b1fe7d
 8008470:	3ec71de3 	.word	0x3ec71de3
 8008474:	19c161d5 	.word	0x19c161d5
 8008478:	3f2a01a0 	.word	0x3f2a01a0
 800847c:	1110f8a6 	.word	0x1110f8a6
 8008480:	3f811111 	.word	0x3f811111

08008484 <fabs>:
 8008484:	ec51 0b10 	vmov	r0, r1, d0
 8008488:	ee10 2a10 	vmov	r2, s0
 800848c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008490:	ec43 2b10 	vmov	d0, r2, r3
 8008494:	4770      	bx	lr

08008496 <finite>:
 8008496:	b082      	sub	sp, #8
 8008498:	ed8d 0b00 	vstr	d0, [sp]
 800849c:	9801      	ldr	r0, [sp, #4]
 800849e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80084a2:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80084a6:	0fc0      	lsrs	r0, r0, #31
 80084a8:	b002      	add	sp, #8
 80084aa:	4770      	bx	lr
 80084ac:	0000      	movs	r0, r0
	...

080084b0 <floor>:
 80084b0:	ec51 0b10 	vmov	r0, r1, d0
 80084b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084b8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80084bc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80084c0:	2e13      	cmp	r6, #19
 80084c2:	ee10 5a10 	vmov	r5, s0
 80084c6:	ee10 8a10 	vmov	r8, s0
 80084ca:	460c      	mov	r4, r1
 80084cc:	dc32      	bgt.n	8008534 <floor+0x84>
 80084ce:	2e00      	cmp	r6, #0
 80084d0:	da14      	bge.n	80084fc <floor+0x4c>
 80084d2:	a333      	add	r3, pc, #204	; (adr r3, 80085a0 <floor+0xf0>)
 80084d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084d8:	f7f7 fe9c 	bl	8000214 <__adddf3>
 80084dc:	2200      	movs	r2, #0
 80084de:	2300      	movs	r3, #0
 80084e0:	f7f8 fade 	bl	8000aa0 <__aeabi_dcmpgt>
 80084e4:	b138      	cbz	r0, 80084f6 <floor+0x46>
 80084e6:	2c00      	cmp	r4, #0
 80084e8:	da57      	bge.n	800859a <floor+0xea>
 80084ea:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80084ee:	431d      	orrs	r5, r3
 80084f0:	d001      	beq.n	80084f6 <floor+0x46>
 80084f2:	4c2d      	ldr	r4, [pc, #180]	; (80085a8 <floor+0xf8>)
 80084f4:	2500      	movs	r5, #0
 80084f6:	4621      	mov	r1, r4
 80084f8:	4628      	mov	r0, r5
 80084fa:	e025      	b.n	8008548 <floor+0x98>
 80084fc:	4f2b      	ldr	r7, [pc, #172]	; (80085ac <floor+0xfc>)
 80084fe:	4137      	asrs	r7, r6
 8008500:	ea01 0307 	and.w	r3, r1, r7
 8008504:	4303      	orrs	r3, r0
 8008506:	d01f      	beq.n	8008548 <floor+0x98>
 8008508:	a325      	add	r3, pc, #148	; (adr r3, 80085a0 <floor+0xf0>)
 800850a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800850e:	f7f7 fe81 	bl	8000214 <__adddf3>
 8008512:	2200      	movs	r2, #0
 8008514:	2300      	movs	r3, #0
 8008516:	f7f8 fac3 	bl	8000aa0 <__aeabi_dcmpgt>
 800851a:	2800      	cmp	r0, #0
 800851c:	d0eb      	beq.n	80084f6 <floor+0x46>
 800851e:	2c00      	cmp	r4, #0
 8008520:	bfbe      	ittt	lt
 8008522:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008526:	fa43 f606 	asrlt.w	r6, r3, r6
 800852a:	19a4      	addlt	r4, r4, r6
 800852c:	ea24 0407 	bic.w	r4, r4, r7
 8008530:	2500      	movs	r5, #0
 8008532:	e7e0      	b.n	80084f6 <floor+0x46>
 8008534:	2e33      	cmp	r6, #51	; 0x33
 8008536:	dd0b      	ble.n	8008550 <floor+0xa0>
 8008538:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800853c:	d104      	bne.n	8008548 <floor+0x98>
 800853e:	ee10 2a10 	vmov	r2, s0
 8008542:	460b      	mov	r3, r1
 8008544:	f7f7 fe66 	bl	8000214 <__adddf3>
 8008548:	ec41 0b10 	vmov	d0, r0, r1
 800854c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008550:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8008554:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008558:	fa23 f707 	lsr.w	r7, r3, r7
 800855c:	4207      	tst	r7, r0
 800855e:	d0f3      	beq.n	8008548 <floor+0x98>
 8008560:	a30f      	add	r3, pc, #60	; (adr r3, 80085a0 <floor+0xf0>)
 8008562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008566:	f7f7 fe55 	bl	8000214 <__adddf3>
 800856a:	2200      	movs	r2, #0
 800856c:	2300      	movs	r3, #0
 800856e:	f7f8 fa97 	bl	8000aa0 <__aeabi_dcmpgt>
 8008572:	2800      	cmp	r0, #0
 8008574:	d0bf      	beq.n	80084f6 <floor+0x46>
 8008576:	2c00      	cmp	r4, #0
 8008578:	da02      	bge.n	8008580 <floor+0xd0>
 800857a:	2e14      	cmp	r6, #20
 800857c:	d103      	bne.n	8008586 <floor+0xd6>
 800857e:	3401      	adds	r4, #1
 8008580:	ea25 0507 	bic.w	r5, r5, r7
 8008584:	e7b7      	b.n	80084f6 <floor+0x46>
 8008586:	2301      	movs	r3, #1
 8008588:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800858c:	fa03 f606 	lsl.w	r6, r3, r6
 8008590:	4435      	add	r5, r6
 8008592:	4545      	cmp	r5, r8
 8008594:	bf38      	it	cc
 8008596:	18e4      	addcc	r4, r4, r3
 8008598:	e7f2      	b.n	8008580 <floor+0xd0>
 800859a:	2500      	movs	r5, #0
 800859c:	462c      	mov	r4, r5
 800859e:	e7aa      	b.n	80084f6 <floor+0x46>
 80085a0:	8800759c 	.word	0x8800759c
 80085a4:	7e37e43c 	.word	0x7e37e43c
 80085a8:	bff00000 	.word	0xbff00000
 80085ac:	000fffff 	.word	0x000fffff

080085b0 <scalbn>:
 80085b0:	b570      	push	{r4, r5, r6, lr}
 80085b2:	ec55 4b10 	vmov	r4, r5, d0
 80085b6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80085ba:	4606      	mov	r6, r0
 80085bc:	462b      	mov	r3, r5
 80085be:	b99a      	cbnz	r2, 80085e8 <scalbn+0x38>
 80085c0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80085c4:	4323      	orrs	r3, r4
 80085c6:	d036      	beq.n	8008636 <scalbn+0x86>
 80085c8:	4b39      	ldr	r3, [pc, #228]	; (80086b0 <scalbn+0x100>)
 80085ca:	4629      	mov	r1, r5
 80085cc:	ee10 0a10 	vmov	r0, s0
 80085d0:	2200      	movs	r2, #0
 80085d2:	f7f7 ffd5 	bl	8000580 <__aeabi_dmul>
 80085d6:	4b37      	ldr	r3, [pc, #220]	; (80086b4 <scalbn+0x104>)
 80085d8:	429e      	cmp	r6, r3
 80085da:	4604      	mov	r4, r0
 80085dc:	460d      	mov	r5, r1
 80085de:	da10      	bge.n	8008602 <scalbn+0x52>
 80085e0:	a32b      	add	r3, pc, #172	; (adr r3, 8008690 <scalbn+0xe0>)
 80085e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085e6:	e03a      	b.n	800865e <scalbn+0xae>
 80085e8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80085ec:	428a      	cmp	r2, r1
 80085ee:	d10c      	bne.n	800860a <scalbn+0x5a>
 80085f0:	ee10 2a10 	vmov	r2, s0
 80085f4:	4620      	mov	r0, r4
 80085f6:	4629      	mov	r1, r5
 80085f8:	f7f7 fe0c 	bl	8000214 <__adddf3>
 80085fc:	4604      	mov	r4, r0
 80085fe:	460d      	mov	r5, r1
 8008600:	e019      	b.n	8008636 <scalbn+0x86>
 8008602:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008606:	460b      	mov	r3, r1
 8008608:	3a36      	subs	r2, #54	; 0x36
 800860a:	4432      	add	r2, r6
 800860c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008610:	428a      	cmp	r2, r1
 8008612:	dd08      	ble.n	8008626 <scalbn+0x76>
 8008614:	2d00      	cmp	r5, #0
 8008616:	a120      	add	r1, pc, #128	; (adr r1, 8008698 <scalbn+0xe8>)
 8008618:	e9d1 0100 	ldrd	r0, r1, [r1]
 800861c:	da1c      	bge.n	8008658 <scalbn+0xa8>
 800861e:	a120      	add	r1, pc, #128	; (adr r1, 80086a0 <scalbn+0xf0>)
 8008620:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008624:	e018      	b.n	8008658 <scalbn+0xa8>
 8008626:	2a00      	cmp	r2, #0
 8008628:	dd08      	ble.n	800863c <scalbn+0x8c>
 800862a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800862e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008632:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008636:	ec45 4b10 	vmov	d0, r4, r5
 800863a:	bd70      	pop	{r4, r5, r6, pc}
 800863c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008640:	da19      	bge.n	8008676 <scalbn+0xc6>
 8008642:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008646:	429e      	cmp	r6, r3
 8008648:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800864c:	dd0a      	ble.n	8008664 <scalbn+0xb4>
 800864e:	a112      	add	r1, pc, #72	; (adr r1, 8008698 <scalbn+0xe8>)
 8008650:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d1e2      	bne.n	800861e <scalbn+0x6e>
 8008658:	a30f      	add	r3, pc, #60	; (adr r3, 8008698 <scalbn+0xe8>)
 800865a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800865e:	f7f7 ff8f 	bl	8000580 <__aeabi_dmul>
 8008662:	e7cb      	b.n	80085fc <scalbn+0x4c>
 8008664:	a10a      	add	r1, pc, #40	; (adr r1, 8008690 <scalbn+0xe0>)
 8008666:	e9d1 0100 	ldrd	r0, r1, [r1]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d0b8      	beq.n	80085e0 <scalbn+0x30>
 800866e:	a10e      	add	r1, pc, #56	; (adr r1, 80086a8 <scalbn+0xf8>)
 8008670:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008674:	e7b4      	b.n	80085e0 <scalbn+0x30>
 8008676:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800867a:	3236      	adds	r2, #54	; 0x36
 800867c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008680:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008684:	4620      	mov	r0, r4
 8008686:	4b0c      	ldr	r3, [pc, #48]	; (80086b8 <scalbn+0x108>)
 8008688:	2200      	movs	r2, #0
 800868a:	e7e8      	b.n	800865e <scalbn+0xae>
 800868c:	f3af 8000 	nop.w
 8008690:	c2f8f359 	.word	0xc2f8f359
 8008694:	01a56e1f 	.word	0x01a56e1f
 8008698:	8800759c 	.word	0x8800759c
 800869c:	7e37e43c 	.word	0x7e37e43c
 80086a0:	8800759c 	.word	0x8800759c
 80086a4:	fe37e43c 	.word	0xfe37e43c
 80086a8:	c2f8f359 	.word	0xc2f8f359
 80086ac:	81a56e1f 	.word	0x81a56e1f
 80086b0:	43500000 	.word	0x43500000
 80086b4:	ffff3cb0 	.word	0xffff3cb0
 80086b8:	3c900000 	.word	0x3c900000

080086bc <_init>:
 80086bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086be:	bf00      	nop
 80086c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086c2:	bc08      	pop	{r3}
 80086c4:	469e      	mov	lr, r3
 80086c6:	4770      	bx	lr

080086c8 <_fini>:
 80086c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ca:	bf00      	nop
 80086cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ce:	bc08      	pop	{r3}
 80086d0:	469e      	mov	lr, r3
 80086d2:	4770      	bx	lr
