// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _convDSPOpt525_HH_
#define _convDSPOpt525_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ultra_net_mul_mulbml.h"
#include "ultra_net_mul_mulc8D.h"
#include "convDSPOpt525_concYC.h"
#include "convDSPOpt525_concZC.h"
#include "convDSPOpt525_conc0C.h"
#include "convDSPOpt525_conc1C.h"
#include "convDSPOpt525_conc2C.h"
#include "convDSPOpt525_conc3C.h"
#include "convDSPOpt525_conc4D.h"
#include "convDSPOpt525_conc5D.h"
#include "convDSPOpt525_conc6D.h"
#include "convDSPOpt525_conc7D.h"

namespace ap_rtl {

struct convDSPOpt525 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > vec_V_V_dout;
    sc_in< sc_logic > vec_V_V_empty_n;
    sc_out< sc_logic > vec_V_V_read;
    sc_out< sc_lv<16> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_in< sc_lv<32> > reps_dout;
    sc_in< sc_logic > reps_empty_n;
    sc_out< sc_logic > reps_read;


    // Module declarations
    convDSPOpt525(sc_module_name name);
    SC_HAS_PROCESS(convDSPOpt525);

    ~convDSPOpt525();

    sc_trace_file* mVcdFile;

    convDSPOpt525_concYC* conv_4_inc_new_V_0_U;
    convDSPOpt525_concZC* conv_4_bias_new_V_0_U;
    convDSPOpt525_conc0C* conv_4_inc_new_V_1_U;
    convDSPOpt525_conc1C* conv_4_bias_new_V_1_U;
    convDSPOpt525_conc2C* conv_4_w_new_V_0_2_U;
    convDSPOpt525_conc3C* conv_4_w_new_V_0_1_U;
    convDSPOpt525_conc4D* conv_4_w_new_V_0_0_U;
    convDSPOpt525_conc5D* conv_4_w_new_V_1_2_U;
    convDSPOpt525_conc6D* conv_4_w_new_V_1_1_U;
    convDSPOpt525_conc7D* conv_4_w_new_V_1_0_U;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U547;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U548;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U549;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U550;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U551;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U552;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U553;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U554;
    ultra_net_mul_mulc8D<1,1,11,18,29>* ultra_net_mul_mulc8D_U555;
    ultra_net_mul_mulc8D<1,1,11,18,29>* ultra_net_mul_mulc8D_U556;
    ultra_net_mul_mulc8D<1,1,11,18,29>* ultra_net_mul_mulc8D_U557;
    ultra_net_mul_mulc8D<1,1,11,18,29>* ultra_net_mul_mulc8D_U558;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > conv_4_inc_new_V_0_address0;
    sc_signal< sc_logic > conv_4_inc_new_V_0_ce0;
    sc_signal< sc_lv<11> > conv_4_inc_new_V_0_q0;
    sc_signal< sc_lv<5> > conv_4_inc_new_V_0_address1;
    sc_signal< sc_logic > conv_4_inc_new_V_0_ce1;
    sc_signal< sc_lv<11> > conv_4_inc_new_V_0_q1;
    sc_signal< sc_lv<5> > conv_4_bias_new_V_0_address0;
    sc_signal< sc_logic > conv_4_bias_new_V_0_ce0;
    sc_signal< sc_lv<20> > conv_4_bias_new_V_0_q0;
    sc_signal< sc_lv<5> > conv_4_bias_new_V_0_address1;
    sc_signal< sc_logic > conv_4_bias_new_V_0_ce1;
    sc_signal< sc_lv<20> > conv_4_bias_new_V_0_q1;
    sc_signal< sc_lv<5> > conv_4_inc_new_V_1_address0;
    sc_signal< sc_logic > conv_4_inc_new_V_1_ce0;
    sc_signal< sc_lv<11> > conv_4_inc_new_V_1_q0;
    sc_signal< sc_lv<5> > conv_4_inc_new_V_1_address1;
    sc_signal< sc_logic > conv_4_inc_new_V_1_ce1;
    sc_signal< sc_lv<11> > conv_4_inc_new_V_1_q1;
    sc_signal< sc_lv<5> > conv_4_bias_new_V_1_address0;
    sc_signal< sc_logic > conv_4_bias_new_V_1_ce0;
    sc_signal< sc_lv<20> > conv_4_bias_new_V_1_q0;
    sc_signal< sc_lv<5> > conv_4_bias_new_V_1_address1;
    sc_signal< sc_logic > conv_4_bias_new_V_1_ce1;
    sc_signal< sc_lv<20> > conv_4_bias_new_V_1_q1;
    sc_signal< sc_lv<11> > conv_4_w_new_V_0_2_address0;
    sc_signal< sc_logic > conv_4_w_new_V_0_2_ce0;
    sc_signal< sc_lv<16> > conv_4_w_new_V_0_2_q0;
    sc_signal< sc_lv<11> > conv_4_w_new_V_0_1_address0;
    sc_signal< sc_logic > conv_4_w_new_V_0_1_ce0;
    sc_signal< sc_lv<16> > conv_4_w_new_V_0_1_q0;
    sc_signal< sc_lv<11> > conv_4_w_new_V_0_0_address0;
    sc_signal< sc_logic > conv_4_w_new_V_0_0_ce0;
    sc_signal< sc_lv<16> > conv_4_w_new_V_0_0_q0;
    sc_signal< sc_lv<11> > conv_4_w_new_V_1_2_address0;
    sc_signal< sc_logic > conv_4_w_new_V_1_2_ce0;
    sc_signal< sc_lv<16> > conv_4_w_new_V_1_2_q0;
    sc_signal< sc_lv<11> > conv_4_w_new_V_1_1_address0;
    sc_signal< sc_logic > conv_4_w_new_V_1_1_ce0;
    sc_signal< sc_lv<16> > conv_4_w_new_V_1_1_q0;
    sc_signal< sc_lv<11> > conv_4_w_new_V_1_0_address0;
    sc_signal< sc_logic > conv_4_w_new_V_1_0_ce0;
    sc_signal< sc_lv<16> > conv_4_w_new_V_1_0_q0;
    sc_signal< sc_logic > vec_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln392_reg_2599;
    sc_signal< sc_lv<1> > icmp_ln392_reg_2599_pp0_iter1_reg;
    sc_signal< sc_logic > out_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > o_out_reg_2744;
    sc_signal< sc_lv<1> > o_out_reg_2744_pp0_iter7_reg;
    sc_signal< sc_logic > reps_blk_n;
    sc_signal< sc_lv<47> > indvar_flatten143_reg_427;
    sc_signal< sc_lv<16> > indvar_flatten33_reg_438;
    sc_signal< sc_lv<6> > peIdx_0_i_reg_449;
    sc_signal< sc_lv<10> > indvar_flatten_reg_460;
    sc_signal< sc_lv<6> > infoldIdx_0_i_reg_471;
    sc_signal< sc_lv<5> > w_0_i_reg_482;
    sc_signal< sc_lv<32> > reps_read_reg_2562;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<47> > bound46_fu_533_p2;
    sc_signal< sc_lv<47> > bound46_reg_2568;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > trunc_ln404_fu_539_p1;
    sc_signal< sc_lv<5> > trunc_ln404_reg_2573;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln392_fu_551_p2;
    sc_signal< sc_lv<1> > icmp_ln392_reg_2599_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln392_reg_2599_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln392_reg_2599_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln392_reg_2599_pp0_iter5_reg;
    sc_signal< sc_lv<47> > add_ln392_1_fu_556_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln393_fu_562_p2;
    sc_signal< sc_lv<1> > icmp_ln393_reg_2608;
    sc_signal< sc_lv<1> > icmp_ln393_reg_2608_pp0_iter1_reg;
    sc_signal< sc_lv<1> > xor_ln393_fu_576_p2;
    sc_signal< sc_lv<1> > xor_ln393_reg_2619;
    sc_signal< sc_lv<1> > and_ln393_2_fu_600_p2;
    sc_signal< sc_lv<1> > and_ln393_2_reg_2624;
    sc_signal< sc_lv<1> > and_ln393_2_reg_2624_pp0_iter1_reg;
    sc_signal< sc_lv<6> > peIdx_fu_606_p2;
    sc_signal< sc_lv<6> > peIdx_reg_2635;
    sc_signal< sc_lv<1> > or_ln393_fu_612_p2;
    sc_signal< sc_lv<1> > or_ln393_reg_2640;
    sc_signal< sc_lv<5> > trunc_ln404_1_fu_618_p1;
    sc_signal< sc_lv<5> > trunc_ln404_1_reg_2645;
    sc_signal< sc_lv<1> > or_ln393_1_fu_628_p2;
    sc_signal< sc_lv<1> > or_ln393_1_reg_2651;
    sc_signal< sc_lv<1> > and_ln393_4_fu_634_p2;
    sc_signal< sc_lv<1> > and_ln393_4_reg_2656;
    sc_signal< sc_lv<6> > select_ln393_16_fu_640_p3;
    sc_signal< sc_lv<6> > select_ln399_fu_660_p3;
    sc_signal< sc_lv<6> > select_ln399_reg_2667;
    sc_signal< sc_lv<6> > select_ln399_reg_2667_pp0_iter1_reg;
    sc_signal< sc_lv<6> > select_ln399_reg_2667_pp0_iter2_reg;
    sc_signal< sc_lv<6> > select_ln399_reg_2667_pp0_iter3_reg;
    sc_signal< sc_lv<6> > select_ln399_reg_2667_pp0_iter4_reg;
    sc_signal< sc_lv<6> > infoldIdx_fu_668_p2;
    sc_signal< sc_lv<10> > select_ln394_1_fu_680_p3;
    sc_signal< sc_lv<16> > select_ln393_17_fu_694_p3;
    sc_signal< sc_lv<11> > conv_4_inc_new_V_0_l_reg_2689;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<20> > conv_4_bias_new_V_0_1_reg_2694;
    sc_signal< sc_lv<11> > conv_4_inc_new_V_1_l_reg_2699;
    sc_signal< sc_lv<20> > conv_4_bias_new_V_1_1_reg_2704;
    sc_signal< sc_lv<20> > add_ln1353_fu_730_p2;
    sc_signal< sc_lv<20> > add_ln1353_reg_2709;
    sc_signal< sc_lv<20> > add_ln1353_1_fu_736_p2;
    sc_signal< sc_lv<20> > add_ln1353_1_reg_2714;
    sc_signal< sc_lv<5> > select_ln394_fu_833_p3;
    sc_signal< sc_lv<1> > o_out_fu_848_p2;
    sc_signal< sc_lv<1> > o_out_reg_2744_pp0_iter2_reg;
    sc_signal< sc_lv<1> > o_out_reg_2744_pp0_iter3_reg;
    sc_signal< sc_lv<1> > o_out_reg_2744_pp0_iter4_reg;
    sc_signal< sc_lv<1> > o_out_reg_2744_pp0_iter5_reg;
    sc_signal< sc_lv<1> > o_out_reg_2744_pp0_iter6_reg;
    sc_signal< sc_lv<11> > select_ln393_10_fu_910_p3;
    sc_signal< sc_lv<11> > select_ln393_10_reg_2778;
    sc_signal< sc_lv<11> > select_ln393_10_reg_2778_pp0_iter3_reg;
    sc_signal< sc_lv<11> > select_ln393_10_reg_2778_pp0_iter4_reg;
    sc_signal< sc_lv<11> > select_ln393_10_reg_2778_pp0_iter5_reg;
    sc_signal< sc_lv<20> > select_ln393_11_fu_917_p3;
    sc_signal< sc_lv<20> > select_ln393_11_reg_2783;
    sc_signal< sc_lv<20> > select_ln393_11_reg_2783_pp0_iter3_reg;
    sc_signal< sc_lv<20> > select_ln393_11_reg_2783_pp0_iter4_reg;
    sc_signal< sc_lv<20> > select_ln393_11_reg_2783_pp0_iter5_reg;
    sc_signal< sc_lv<20> > select_ln393_11_reg_2783_pp0_iter6_reg;
    sc_signal< sc_lv<20> > select_ln393_12_fu_930_p3;
    sc_signal< sc_lv<20> > select_ln393_12_reg_2788;
    sc_signal< sc_lv<20> > select_ln393_12_reg_2788_pp0_iter3_reg;
    sc_signal< sc_lv<20> > select_ln393_12_reg_2788_pp0_iter4_reg;
    sc_signal< sc_lv<20> > select_ln393_12_reg_2788_pp0_iter5_reg;
    sc_signal< sc_lv<20> > select_ln393_12_reg_2788_pp0_iter6_reg;
    sc_signal< sc_lv<11> > select_ln393_13_fu_937_p3;
    sc_signal< sc_lv<11> > select_ln393_13_reg_2793;
    sc_signal< sc_lv<11> > select_ln393_13_reg_2793_pp0_iter3_reg;
    sc_signal< sc_lv<11> > select_ln393_13_reg_2793_pp0_iter4_reg;
    sc_signal< sc_lv<11> > select_ln393_13_reg_2793_pp0_iter5_reg;
    sc_signal< sc_lv<20> > select_ln393_14_fu_944_p3;
    sc_signal< sc_lv<20> > select_ln393_14_reg_2798;
    sc_signal< sc_lv<20> > select_ln393_14_reg_2798_pp0_iter3_reg;
    sc_signal< sc_lv<20> > select_ln393_14_reg_2798_pp0_iter4_reg;
    sc_signal< sc_lv<20> > select_ln393_14_reg_2798_pp0_iter5_reg;
    sc_signal< sc_lv<20> > select_ln393_14_reg_2798_pp0_iter6_reg;
    sc_signal< sc_lv<20> > select_ln393_15_fu_957_p3;
    sc_signal< sc_lv<20> > select_ln393_15_reg_2803;
    sc_signal< sc_lv<20> > select_ln393_15_reg_2803_pp0_iter3_reg;
    sc_signal< sc_lv<20> > select_ln393_15_reg_2803_pp0_iter4_reg;
    sc_signal< sc_lv<20> > select_ln393_15_reg_2803_pp0_iter5_reg;
    sc_signal< sc_lv<20> > select_ln393_15_reg_2803_pp0_iter6_reg;
    sc_signal< sc_lv<4> > trunc_ln647_fu_964_p1;
    sc_signal< sc_lv<4> > trunc_ln647_reg_2808;
    sc_signal< sc_lv<4> > p_Result_78_i_i_reg_2813;
    sc_signal< sc_lv<4> > p_Result_1_i_i_reg_2818;
    sc_signal< sc_lv<4> > p_Result_78_1_i_i_reg_2823;
    sc_signal< sc_lv<4> > p_Result_2_i_i_reg_2828;
    sc_signal< sc_lv<4> > p_Result_78_2_i_i_reg_2833;
    sc_signal< sc_lv<4> > p_Result_3_i_i_reg_2838;
    sc_signal< sc_lv<4> > p_Result_78_3_i_i_reg_2843;
    sc_signal< sc_lv<26> > wpacks_0_0_V_fu_1084_p2;
    sc_signal< sc_lv<26> > wpacks_0_0_V_reg_2848;
    sc_signal< sc_lv<26> > wpacks_0_1_V_fu_1154_p2;
    sc_signal< sc_lv<26> > wpacks_0_1_V_reg_2853;
    sc_signal< sc_lv<26> > wpacks_0_2_V_fu_1224_p2;
    sc_signal< sc_lv<26> > wpacks_0_2_V_reg_2858;
    sc_signal< sc_lv<26> > wpacks_0_3_V_fu_1294_p2;
    sc_signal< sc_lv<26> > wpacks_0_3_V_reg_2863;
    sc_signal< sc_lv<26> > wpacks_1_0_V_fu_1346_p2;
    sc_signal< sc_lv<26> > wpacks_1_0_V_reg_2868;
    sc_signal< sc_lv<26> > wpacks_1_1_V_fu_1416_p2;
    sc_signal< sc_lv<26> > wpacks_1_1_V_reg_2873;
    sc_signal< sc_lv<26> > wpacks_1_2_V_fu_1486_p2;
    sc_signal< sc_lv<26> > wpacks_1_2_V_reg_2878;
    sc_signal< sc_lv<26> > wpacks_1_3_V_fu_1556_p2;
    sc_signal< sc_lv<26> > wpacks_1_3_V_reg_2883;
    sc_signal< sc_lv<41> > mul_ln1352_fu_2434_p2;
    sc_signal< sc_lv<41> > mul_ln1352_reg_2888;
    sc_signal< sc_lv<41> > mul_ln1352_27_fu_2441_p2;
    sc_signal< sc_lv<41> > mul_ln1352_27_reg_2893;
    sc_signal< sc_lv<21> > trunc_ln700_fu_1608_p1;
    sc_signal< sc_lv<21> > trunc_ln700_reg_2898;
    sc_signal< sc_lv<21> > trunc_ln700_81_fu_1611_p1;
    sc_signal< sc_lv<21> > trunc_ln700_81_reg_2903;
    sc_signal< sc_lv<41> > mul_ln1352_28_fu_2448_p2;
    sc_signal< sc_lv<41> > mul_ln1352_28_reg_2908;
    sc_signal< sc_lv<21> > trunc_ln700_82_fu_1621_p1;
    sc_signal< sc_lv<21> > trunc_ln700_82_reg_2913;
    sc_signal< sc_lv<41> > mul_ln1352_29_fu_2455_p2;
    sc_signal< sc_lv<41> > mul_ln1352_29_reg_2918;
    sc_signal< sc_lv<21> > trunc_ln700_83_fu_1631_p1;
    sc_signal< sc_lv<21> > trunc_ln700_83_reg_2923;
    sc_signal< sc_lv<41> > mul_ln1352_30_fu_2462_p2;
    sc_signal< sc_lv<41> > mul_ln1352_30_reg_2928;
    sc_signal< sc_lv<41> > mul_ln1352_31_fu_2469_p2;
    sc_signal< sc_lv<41> > mul_ln1352_31_reg_2933;
    sc_signal< sc_lv<21> > trunc_ln700_84_fu_1640_p1;
    sc_signal< sc_lv<21> > trunc_ln700_84_reg_2938;
    sc_signal< sc_lv<21> > trunc_ln700_85_fu_1643_p1;
    sc_signal< sc_lv<21> > trunc_ln700_85_reg_2943;
    sc_signal< sc_lv<41> > mul_ln1352_32_fu_2476_p2;
    sc_signal< sc_lv<41> > mul_ln1352_32_reg_2948;
    sc_signal< sc_lv<21> > trunc_ln700_86_fu_1649_p1;
    sc_signal< sc_lv<21> > trunc_ln700_86_reg_2953;
    sc_signal< sc_lv<41> > mul_ln1352_33_fu_2483_p2;
    sc_signal< sc_lv<41> > mul_ln1352_33_reg_2958;
    sc_signal< sc_lv<21> > trunc_ln700_87_fu_1655_p1;
    sc_signal< sc_lv<21> > trunc_ln700_87_reg_2963;
    sc_signal< sc_lv<42> > add_ln700_fu_1664_p2;
    sc_signal< sc_lv<42> > add_ln700_reg_2968;
    sc_signal< sc_lv<42> > add_ln700_91_fu_1680_p2;
    sc_signal< sc_lv<42> > add_ln700_91_reg_2974;
    sc_signal< sc_lv<1> > tmp_37_reg_2980;
    sc_signal< sc_lv<42> > add_ln700_90_fu_1710_p2;
    sc_signal< sc_lv<42> > add_ln700_90_reg_2985;
    sc_signal< sc_lv<42> > add_ln700_99_fu_1726_p2;
    sc_signal< sc_lv<42> > add_ln700_99_reg_2991;
    sc_signal< sc_lv<1> > tmp_40_reg_2997;
    sc_signal< sc_lv<18> > firPartialRes0_V_0_3_1_reg_3002;
    sc_signal< sc_lv<18> > firPartialRes0_V_1_3_1_reg_3007;
    sc_signal< sc_lv<18> > firPartialRes1_0_V_s_reg_3012;
    sc_signal< sc_lv<18> > firPartialRes1_1_V_s_reg_3017;
    sc_signal< sc_lv<1> > o_clear_fu_1774_p2;
    sc_signal< sc_lv<1> > o_clear_reg_3022;
    sc_signal< sc_lv<11> > add_ln78_12_fu_1840_p2;
    sc_signal< sc_lv<11> > add_ln78_12_reg_3030;
    sc_signal< sc_lv<10> > tmp_reg_3035;
    sc_signal< sc_lv<1> > tmp_39_reg_3040;
    sc_signal< sc_lv<18> > add_ln398_fu_1880_p2;
    sc_signal< sc_lv<18> > add_ln398_reg_3045;
    sc_signal< sc_lv<18> > outPartialArr0_0_V_fu_1894_p2;
    sc_signal< sc_lv<18> > outPartialArr0_0_V_reg_3050;
    sc_signal< sc_lv<11> > add_ln78_15_fu_1961_p2;
    sc_signal< sc_lv<11> > add_ln78_15_reg_3055;
    sc_signal< sc_lv<10> > tmp_s_reg_3060;
    sc_signal< sc_lv<1> > tmp_42_reg_3065;
    sc_signal< sc_lv<18> > add_ln398_1_fu_2001_p2;
    sc_signal< sc_lv<18> > add_ln398_1_reg_3070;
    sc_signal< sc_lv<18> > outPartialArr0_1_V_fu_2015_p2;
    sc_signal< sc_lv<18> > outPartialArr0_1_V_reg_3075;
    sc_signal< sc_lv<29> > ret_V_fu_2490_p2;
    sc_signal< sc_lv<29> > ret_V_reg_3080;
    sc_signal< sc_lv<29> > ret_V_9_fu_2496_p2;
    sc_signal< sc_lv<29> > ret_V_9_reg_3086;
    sc_signal< sc_lv<29> > ret_V_12_fu_2502_p2;
    sc_signal< sc_lv<29> > ret_V_12_reg_3092;
    sc_signal< sc_lv<29> > ret_V_15_fu_2508_p2;
    sc_signal< sc_lv<29> > ret_V_15_reg_3098;
    sc_signal< sc_lv<4> > res_V_fu_2231_p3;
    sc_signal< sc_lv<4> > res_V_reg_3104;
    sc_signal< sc_lv<4> > res_V_1_fu_2293_p3;
    sc_signal< sc_lv<4> > res_V_1_reg_3109;
    sc_signal< sc_lv<4> > res_V_2_fu_2355_p3;
    sc_signal< sc_lv<4> > res_V_2_reg_3114;
    sc_signal< sc_lv<4> > res_V_3_fu_2417_p3;
    sc_signal< sc_lv<4> > res_V_3_reg_3119;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<64> > zext_ln458_fu_543_p1;
    sc_signal< sc_lv<64> > zext_ln458_1_fu_802_p1;
    sc_signal< sc_lv<64> > zext_ln404_4_fu_864_p1;
    sc_signal< sc_lv<18> > firPartialRes0_V_0_3_fu_198;
    sc_signal< sc_lv<18> > select_ln398_2_fu_2076_p3;
    sc_signal< sc_lv<18> > ap_sig_allocacmp_firPartialRes0_V_0_3_1;
    sc_signal< sc_lv<18> > firPartialRes0_V_1_3_fu_202;
    sc_signal< sc_lv<18> > select_ln398_6_fu_2119_p3;
    sc_signal< sc_lv<18> > ap_sig_allocacmp_firPartialRes0_V_1_3_1;
    sc_signal< sc_lv<18> > firPartialRes1_0_V_1_fu_206;
    sc_signal< sc_lv<18> > firPartialRes1_0_V_fu_2083_p3;
    sc_signal< sc_lv<18> > ap_sig_allocacmp_firPartialRes1_0_V_s;
    sc_signal< sc_lv<18> > firPartialRes1_1_V_1_fu_210;
    sc_signal< sc_lv<18> > firPartialRes1_1_V_fu_2126_p3;
    sc_signal< sc_lv<18> > ap_sig_allocacmp_firPartialRes1_1_V_s;
    sc_signal< sc_lv<18> > outPartialArr0_0_V_1_fu_214;
    sc_signal< sc_lv<18> > outPartialArr0_1_V_1_fu_218;
    sc_signal< sc_lv<18> > outPartialArr1_V_0_3_fu_222;
    sc_signal< sc_lv<18> > outPartialArr1_V_1_3_fu_226;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > shl_ln392_1_fu_498_p2;
    sc_signal< sc_lv<32> > shl_ln392_fu_493_p2;
    sc_signal< sc_lv<32> > add_ln392_fu_503_p2;
    sc_signal< sc_lv<46> > tmp_62_fu_509_p3;
    sc_signal< sc_lv<41> > tmp_63_fu_521_p3;
    sc_signal< sc_lv<47> > p_shl230_fu_529_p1;
    sc_signal< sc_lv<47> > p_shl_fu_517_p1;
    sc_signal< sc_lv<1> > icmp_ln395_fu_582_p2;
    sc_signal< sc_lv<1> > icmp_ln394_fu_594_p2;
    sc_signal< sc_lv<6> > select_ln393_fu_568_p3;
    sc_signal< sc_lv<1> > xor_ln393_1_fu_622_p2;
    sc_signal< sc_lv<1> > and_ln393_1_fu_588_p2;
    sc_signal< sc_lv<1> > or_ln399_fu_648_p2;
    sc_signal< sc_lv<1> > or_ln399_1_fu_654_p2;
    sc_signal< sc_lv<10> > add_ln394_1_fu_674_p2;
    sc_signal< sc_lv<16> > add_ln393_1_fu_688_p2;
    sc_signal< sc_lv<11> > shl_ln4_fu_702_p3;
    sc_signal< sc_lv<9> > shl_ln404_3_fu_713_p3;
    sc_signal< sc_lv<12> > zext_ln404_fu_709_p1;
    sc_signal< sc_lv<12> > zext_ln404_1_fu_720_p1;
    sc_signal< sc_lv<12> > sub_ln404_fu_724_p2;
    sc_signal< sc_lv<1> > icmp_ln399_fu_749_p2;
    sc_signal< sc_lv<11> > shl_ln404_mid1_fu_767_p3;
    sc_signal< sc_lv<9> > shl_ln404_3_mid1_fu_778_p3;
    sc_signal< sc_lv<12> > zext_ln404_2_fu_774_p1;
    sc_signal< sc_lv<12> > zext_ln404_3_fu_785_p1;
    sc_signal< sc_lv<12> > sub_ln404_1_fu_789_p2;
    sc_signal< sc_lv<12> > select_ln393_1_fu_742_p3;
    sc_signal< sc_lv<1> > and_ln393_fu_755_p2;
    sc_signal< sc_lv<5> > select_ln393_8_fu_760_p3;
    sc_signal< sc_lv<5> > w_fu_814_p2;
    sc_signal< sc_lv<1> > icmp_ln399_1_fu_820_p2;
    sc_signal< sc_lv<1> > and_ln393_3_fu_809_p2;
    sc_signal< sc_lv<1> > icmp_ln399_2_fu_843_p2;
    sc_signal< sc_lv<1> > select_ln399_1_fu_826_p3;
    sc_signal< sc_lv<12> > select_ln393_9_fu_795_p3;
    sc_signal< sc_lv<12> > zext_ln395_fu_840_p1;
    sc_signal< sc_lv<12> > add_ln404_fu_854_p2;
    sc_signal< sc_lv<32> > sext_ln404_fu_860_p1;
    sc_signal< sc_lv<11> > select_ln393_2_fu_874_p3;
    sc_signal< sc_lv<20> > select_ln393_3_fu_880_p3;
    sc_signal< sc_lv<20> > add_ln1353_2_fu_924_p2;
    sc_signal< sc_lv<20> > select_ln393_4_fu_886_p3;
    sc_signal< sc_lv<11> > select_ln393_5_fu_892_p3;
    sc_signal< sc_lv<20> > select_ln393_6_fu_898_p3;
    sc_signal< sc_lv<20> > add_ln1353_3_fu_951_p2;
    sc_signal< sc_lv<20> > select_ln393_7_fu_904_p3;
    sc_signal< sc_lv<4> > trunc_ln68_fu_1042_p1;
    sc_signal< sc_lv<4> > trunc_ln68_5_fu_1054_p1;
    sc_signal< sc_lv<15> > shl_ln68_s_fu_1058_p3;
    sc_signal< sc_lv<4> > trunc_ln647_13_fu_1038_p1;
    sc_signal< sc_lv<16> > sext_ln68_fu_1066_p1;
    sc_signal< sc_lv<16> > sext_ln68_76_fu_1070_p1;
    sc_signal< sc_lv<16> > add_ln68_fu_1074_p2;
    sc_signal< sc_lv<26> > shl_ln5_fu_1046_p3;
    sc_signal< sc_lv<26> > sext_ln68_77_fu_1080_p1;
    sc_signal< sc_lv<4> > tmp_64_fu_1100_p4;
    sc_signal< sc_lv<4> > tmp_65_fu_1118_p4;
    sc_signal< sc_lv<15> > shl_ln68_42_fu_1128_p3;
    sc_signal< sc_lv<4> > p_Result_1_i8_i_fu_1090_p4;
    sc_signal< sc_lv<16> > sext_ln68_78_fu_1136_p1;
    sc_signal< sc_lv<16> > sext_ln68_79_fu_1140_p1;
    sc_signal< sc_lv<16> > add_ln68_50_fu_1144_p2;
    sc_signal< sc_lv<26> > shl_ln68_41_fu_1110_p3;
    sc_signal< sc_lv<26> > sext_ln68_80_fu_1150_p1;
    sc_signal< sc_lv<4> > tmp_66_fu_1170_p4;
    sc_signal< sc_lv<4> > tmp_67_fu_1188_p4;
    sc_signal< sc_lv<15> > shl_ln68_44_fu_1198_p3;
    sc_signal< sc_lv<4> > p_Result_2_i9_i_fu_1160_p4;
    sc_signal< sc_lv<16> > sext_ln68_81_fu_1206_p1;
    sc_signal< sc_lv<16> > sext_ln68_82_fu_1210_p1;
    sc_signal< sc_lv<16> > add_ln68_52_fu_1214_p2;
    sc_signal< sc_lv<26> > shl_ln68_43_fu_1180_p3;
    sc_signal< sc_lv<26> > sext_ln68_83_fu_1220_p1;
    sc_signal< sc_lv<4> > tmp_68_fu_1240_p4;
    sc_signal< sc_lv<4> > tmp_69_fu_1258_p4;
    sc_signal< sc_lv<15> > shl_ln68_46_fu_1268_p3;
    sc_signal< sc_lv<4> > p_Result_3_i10_i_fu_1230_p4;
    sc_signal< sc_lv<16> > sext_ln68_84_fu_1276_p1;
    sc_signal< sc_lv<16> > sext_ln68_85_fu_1280_p1;
    sc_signal< sc_lv<16> > add_ln68_54_fu_1284_p2;
    sc_signal< sc_lv<26> > shl_ln68_45_fu_1250_p3;
    sc_signal< sc_lv<26> > sext_ln68_86_fu_1290_p1;
    sc_signal< sc_lv<4> > trunc_ln68_6_fu_1304_p1;
    sc_signal< sc_lv<4> > trunc_ln68_7_fu_1316_p1;
    sc_signal< sc_lv<15> > shl_ln68_48_fu_1320_p3;
    sc_signal< sc_lv<4> > trunc_ln647_14_fu_1300_p1;
    sc_signal< sc_lv<16> > sext_ln68_87_fu_1328_p1;
    sc_signal< sc_lv<16> > sext_ln68_88_fu_1332_p1;
    sc_signal< sc_lv<16> > add_ln68_56_fu_1336_p2;
    sc_signal< sc_lv<26> > shl_ln68_47_fu_1308_p3;
    sc_signal< sc_lv<26> > sext_ln68_89_fu_1342_p1;
    sc_signal< sc_lv<4> > tmp_70_fu_1362_p4;
    sc_signal< sc_lv<4> > tmp_71_fu_1380_p4;
    sc_signal< sc_lv<15> > shl_ln68_50_fu_1390_p3;
    sc_signal< sc_lv<4> > p_Result_1_i25_i_fu_1352_p4;
    sc_signal< sc_lv<16> > sext_ln68_90_fu_1398_p1;
    sc_signal< sc_lv<16> > sext_ln68_91_fu_1402_p1;
    sc_signal< sc_lv<16> > add_ln68_58_fu_1406_p2;
    sc_signal< sc_lv<26> > shl_ln68_49_fu_1372_p3;
    sc_signal< sc_lv<26> > sext_ln68_92_fu_1412_p1;
    sc_signal< sc_lv<4> > tmp_72_fu_1432_p4;
    sc_signal< sc_lv<4> > tmp_73_fu_1450_p4;
    sc_signal< sc_lv<15> > shl_ln68_52_fu_1460_p3;
    sc_signal< sc_lv<4> > p_Result_2_i35_i_fu_1422_p4;
    sc_signal< sc_lv<16> > sext_ln68_93_fu_1468_p1;
    sc_signal< sc_lv<16> > sext_ln68_94_fu_1472_p1;
    sc_signal< sc_lv<16> > add_ln68_60_fu_1476_p2;
    sc_signal< sc_lv<26> > shl_ln68_51_fu_1442_p3;
    sc_signal< sc_lv<26> > sext_ln68_95_fu_1482_p1;
    sc_signal< sc_lv<4> > tmp_74_fu_1502_p4;
    sc_signal< sc_lv<4> > tmp_75_fu_1520_p4;
    sc_signal< sc_lv<15> > shl_ln68_54_fu_1530_p3;
    sc_signal< sc_lv<4> > p_Result_3_i45_i_fu_1492_p4;
    sc_signal< sc_lv<16> > sext_ln68_96_fu_1538_p1;
    sc_signal< sc_lv<16> > sext_ln68_97_fu_1542_p1;
    sc_signal< sc_lv<16> > add_ln68_62_fu_1546_p2;
    sc_signal< sc_lv<26> > shl_ln68_53_fu_1512_p3;
    sc_signal< sc_lv<26> > sext_ln68_98_fu_1552_p1;
    sc_signal< sc_lv<15> > ipack_0_V_fu_1562_p4;
    sc_signal< sc_lv<15> > ipack_1_V_fu_1570_p4;
    sc_signal< sc_lv<15> > ipack_2_V_fu_1578_p4;
    sc_signal< sc_lv<15> > ipack_3_V_fu_1586_p4;
    sc_signal< sc_lv<42> > sext_ln700_fu_1661_p1;
    sc_signal< sc_lv<42> > sext_ln215_34_fu_1658_p1;
    sc_signal< sc_lv<42> > sext_ln700_56_fu_1670_p1;
    sc_signal< sc_lv<42> > sext_ln700_57_fu_1677_p1;
    sc_signal< sc_lv<21> > add_ln700_94_fu_1686_p2;
    sc_signal< sc_lv<21> > add_ln700_88_fu_1673_p2;
    sc_signal< sc_lv<21> > add_ln700_96_fu_1690_p2;
    sc_signal< sc_lv<42> > sext_ln700_59_fu_1707_p1;
    sc_signal< sc_lv<42> > sext_ln215_39_fu_1704_p1;
    sc_signal< sc_lv<42> > sext_ln700_61_fu_1716_p1;
    sc_signal< sc_lv<42> > sext_ln700_62_fu_1723_p1;
    sc_signal< sc_lv<21> > add_ln700_101_fu_1732_p2;
    sc_signal< sc_lv<21> > add_ln700_98_fu_1719_p2;
    sc_signal< sc_lv<21> > add_ln700_102_fu_1736_p2;
    sc_signal< sc_lv<43> > sext_ln700_58_fu_1782_p1;
    sc_signal< sc_lv<43> > sext_ln700_55_fu_1779_p1;
    sc_signal< sc_lv<42> > add_ln700_93_fu_1785_p2;
    sc_signal< sc_lv<11> > p_Result_i_i_i_i2_s_fu_1799_p4;
    sc_signal< sc_lv<11> > zext_ln78_fu_1809_p1;
    sc_signal< sc_lv<1> > tmp_38_fu_1828_p3;
    sc_signal< sc_lv<11> > p_Result_i_i_i_i4_s_fu_1818_p4;
    sc_signal< sc_lv<11> > zext_ln78_12_fu_1836_p1;
    sc_signal< sc_lv<43> > add_ln700_86_fu_1789_p2;
    sc_signal< sc_lv<11> > trunc_ln647_15_fu_1795_p1;
    sc_signal< sc_lv<11> > add_ln78_fu_1812_p2;
    sc_signal< sc_lv<18> > select_ln398_fu_1872_p3;
    sc_signal< sc_lv<18> > sext_ln68_100_fu_1868_p1;
    sc_signal< sc_lv<18> > select_ln398_1_fu_1886_p3;
    sc_signal< sc_lv<18> > sext_ln68_99_fu_1864_p1;
    sc_signal< sc_lv<43> > sext_ln700_63_fu_1903_p1;
    sc_signal< sc_lv<43> > sext_ln700_60_fu_1900_p1;
    sc_signal< sc_lv<42> > add_ln700_100_fu_1906_p2;
    sc_signal< sc_lv<11> > p_Result_i_i_i_i2_1_fu_1920_p4;
    sc_signal< sc_lv<11> > zext_ln78_14_fu_1930_p1;
    sc_signal< sc_lv<1> > tmp_41_fu_1949_p3;
    sc_signal< sc_lv<11> > p_Result_i_i_i_i4_1_fu_1939_p4;
    sc_signal< sc_lv<11> > zext_ln78_15_fu_1957_p1;
    sc_signal< sc_lv<43> > add_ln700_92_fu_1910_p2;
    sc_signal< sc_lv<11> > trunc_ln647_16_fu_1916_p1;
    sc_signal< sc_lv<11> > add_ln78_14_fu_1933_p2;
    sc_signal< sc_lv<18> > select_ln398_4_fu_1993_p3;
    sc_signal< sc_lv<18> > sext_ln68_104_fu_1989_p1;
    sc_signal< sc_lv<18> > select_ln398_5_fu_2007_p3;
    sc_signal< sc_lv<18> > sext_ln68_103_fu_1985_p1;
    sc_signal< sc_lv<11> > sext_ln647_fu_2047_p1;
    sc_signal< sc_lv<11> > zext_ln78_13_fu_2050_p1;
    sc_signal< sc_lv<11> > add_ln78_13_fu_2053_p2;
    sc_signal< sc_lv<18> > firPartialRes0_0_V_fu_2059_p1;
    sc_signal< sc_lv<18> > sext_ln68_102_fu_2062_p1;
    sc_signal< sc_lv<18> > firPartialRes0_0_V_1_fu_2066_p2;
    sc_signal< sc_lv<18> > add_ln700_89_fu_2071_p2;
    sc_signal< sc_lv<11> > sext_ln647_10_fu_2090_p1;
    sc_signal< sc_lv<11> > zext_ln78_16_fu_2093_p1;
    sc_signal< sc_lv<11> > add_ln78_16_fu_2096_p2;
    sc_signal< sc_lv<18> > firPartialRes0_1_V_fu_2102_p1;
    sc_signal< sc_lv<18> > sext_ln68_106_fu_2105_p1;
    sc_signal< sc_lv<18> > firPartialRes0_1_V_1_fu_2109_p2;
    sc_signal< sc_lv<18> > add_ln700_95_fu_2114_p2;
    sc_signal< sc_lv<30> > sext_ln393_fu_2165_p1;
    sc_signal< sc_lv<30> > sext_ln1352_fu_2177_p1;
    sc_signal< sc_lv<30> > ret_V_18_fu_2180_p2;
    sc_signal< sc_lv<29> > sext_ln393_1_fu_2168_p1;
    sc_signal< sc_lv<29> > ret_V_8_fu_2192_p2;
    sc_signal< sc_lv<10> > tmp_43_fu_2197_p4;
    sc_signal< sc_lv<1> > icmp_ln895_23_fu_2207_p2;
    sc_signal< sc_lv<4> > trunc_ln9_fu_2213_p4;
    sc_signal< sc_lv<1> > icmp_ln895_fu_2186_p2;
    sc_signal< sc_lv<4> > select_ln192_fu_2223_p3;
    sc_signal< sc_lv<30> > sext_ln1352_1_fu_2239_p1;
    sc_signal< sc_lv<30> > ret_V_19_fu_2242_p2;
    sc_signal< sc_lv<29> > ret_V_11_fu_2254_p2;
    sc_signal< sc_lv<10> > tmp_44_fu_2259_p4;
    sc_signal< sc_lv<1> > icmp_ln895_25_fu_2269_p2;
    sc_signal< sc_lv<4> > trunc_ln214_s_fu_2275_p4;
    sc_signal< sc_lv<1> > icmp_ln895_24_fu_2248_p2;
    sc_signal< sc_lv<4> > select_ln192_1_fu_2285_p3;
    sc_signal< sc_lv<30> > sext_ln393_2_fu_2171_p1;
    sc_signal< sc_lv<30> > sext_ln1352_2_fu_2301_p1;
    sc_signal< sc_lv<30> > ret_V_20_fu_2304_p2;
    sc_signal< sc_lv<29> > sext_ln393_3_fu_2174_p1;
    sc_signal< sc_lv<29> > ret_V_14_fu_2316_p2;
    sc_signal< sc_lv<10> > tmp_45_fu_2321_p4;
    sc_signal< sc_lv<1> > icmp_ln895_27_fu_2331_p2;
    sc_signal< sc_lv<4> > trunc_ln214_1_fu_2337_p4;
    sc_signal< sc_lv<1> > icmp_ln895_26_fu_2310_p2;
    sc_signal< sc_lv<4> > select_ln192_2_fu_2347_p3;
    sc_signal< sc_lv<30> > sext_ln1352_3_fu_2363_p1;
    sc_signal< sc_lv<30> > ret_V_21_fu_2366_p2;
    sc_signal< sc_lv<29> > ret_V_17_fu_2378_p2;
    sc_signal< sc_lv<10> > tmp_46_fu_2383_p4;
    sc_signal< sc_lv<1> > icmp_ln895_29_fu_2393_p2;
    sc_signal< sc_lv<4> > trunc_ln214_2_fu_2399_p4;
    sc_signal< sc_lv<1> > icmp_ln895_28_fu_2372_p2;
    sc_signal< sc_lv<4> > select_ln192_3_fu_2409_p3;
    sc_signal< sc_lv<15> > mul_ln1352_fu_2434_p1;
    sc_signal< sc_lv<41> > zext_ln215_fu_1597_p1;
    sc_signal< sc_lv<15> > mul_ln1352_27_fu_2441_p1;
    sc_signal< sc_lv<41> > zext_ln215_27_fu_1604_p1;
    sc_signal< sc_lv<15> > mul_ln1352_28_fu_2448_p1;
    sc_signal< sc_lv<41> > zext_ln215_28_fu_1617_p1;
    sc_signal< sc_lv<15> > mul_ln1352_29_fu_2455_p1;
    sc_signal< sc_lv<41> > zext_ln215_29_fu_1627_p1;
    sc_signal< sc_lv<15> > mul_ln1352_30_fu_2462_p1;
    sc_signal< sc_lv<15> > mul_ln1352_31_fu_2469_p1;
    sc_signal< sc_lv<15> > mul_ln1352_32_fu_2476_p1;
    sc_signal< sc_lv<15> > mul_ln1352_33_fu_2483_p1;
    sc_signal< sc_lv<11> > ret_V_fu_2490_p0;
    sc_signal< sc_lv<29> > zext_ln393_fu_2041_p1;
    sc_signal< sc_lv<11> > ret_V_9_fu_2496_p0;
    sc_signal< sc_lv<11> > ret_V_12_fu_2502_p0;
    sc_signal< sc_lv<29> > zext_ln393_1_fu_2044_p1;
    sc_signal< sc_lv<11> > ret_V_15_fu_2508_p0;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state12;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<47> ap_const_lv47_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<47> ap_const_lv47_1;
    static const sc_lv<16> ap_const_lv16_4200;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<10> ap_const_lv10_210;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<20> ap_const_lv20_4000;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<6> ap_const_lv6_2F;
    static const sc_lv<11> ap_const_lv11_417;
    static const sc_lv<20> ap_const_lv20_1D5B0;
    static const sc_lv<20> ap_const_lv20_215B0;
    static const sc_lv<11> ap_const_lv11_262;
    static const sc_lv<20> ap_const_lv20_1B75D;
    static const sc_lv<20> ap_const_lv20_1F75D;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<4> ap_const_lv4_F;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1353_1_fu_736_p2();
    void thread_add_ln1353_2_fu_924_p2();
    void thread_add_ln1353_3_fu_951_p2();
    void thread_add_ln1353_fu_730_p2();
    void thread_add_ln392_1_fu_556_p2();
    void thread_add_ln392_fu_503_p2();
    void thread_add_ln393_1_fu_688_p2();
    void thread_add_ln394_1_fu_674_p2();
    void thread_add_ln398_1_fu_2001_p2();
    void thread_add_ln398_fu_1880_p2();
    void thread_add_ln404_fu_854_p2();
    void thread_add_ln68_50_fu_1144_p2();
    void thread_add_ln68_52_fu_1214_p2();
    void thread_add_ln68_54_fu_1284_p2();
    void thread_add_ln68_56_fu_1336_p2();
    void thread_add_ln68_58_fu_1406_p2();
    void thread_add_ln68_60_fu_1476_p2();
    void thread_add_ln68_62_fu_1546_p2();
    void thread_add_ln68_fu_1074_p2();
    void thread_add_ln700_100_fu_1906_p2();
    void thread_add_ln700_101_fu_1732_p2();
    void thread_add_ln700_102_fu_1736_p2();
    void thread_add_ln700_86_fu_1789_p2();
    void thread_add_ln700_88_fu_1673_p2();
    void thread_add_ln700_89_fu_2071_p2();
    void thread_add_ln700_90_fu_1710_p2();
    void thread_add_ln700_91_fu_1680_p2();
    void thread_add_ln700_92_fu_1910_p2();
    void thread_add_ln700_93_fu_1785_p2();
    void thread_add_ln700_94_fu_1686_p2();
    void thread_add_ln700_95_fu_2114_p2();
    void thread_add_ln700_96_fu_1690_p2();
    void thread_add_ln700_98_fu_1719_p2();
    void thread_add_ln700_99_fu_1726_p2();
    void thread_add_ln700_fu_1664_p2();
    void thread_add_ln78_12_fu_1840_p2();
    void thread_add_ln78_13_fu_2053_p2();
    void thread_add_ln78_14_fu_1933_p2();
    void thread_add_ln78_15_fu_1961_p2();
    void thread_add_ln78_16_fu_2096_p2();
    void thread_add_ln78_fu_1812_p2();
    void thread_and_ln393_1_fu_588_p2();
    void thread_and_ln393_2_fu_600_p2();
    void thread_and_ln393_3_fu_809_p2();
    void thread_and_ln393_4_fu_634_p2();
    void thread_and_ln393_fu_755_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter8();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter1_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_firPartialRes0_V_0_3_1();
    void thread_ap_sig_allocacmp_firPartialRes0_V_1_3_1();
    void thread_ap_sig_allocacmp_firPartialRes1_0_V_s();
    void thread_ap_sig_allocacmp_firPartialRes1_1_V_s();
    void thread_bound46_fu_533_p2();
    void thread_conv_4_bias_new_V_0_address0();
    void thread_conv_4_bias_new_V_0_address1();
    void thread_conv_4_bias_new_V_0_ce0();
    void thread_conv_4_bias_new_V_0_ce1();
    void thread_conv_4_bias_new_V_1_address0();
    void thread_conv_4_bias_new_V_1_address1();
    void thread_conv_4_bias_new_V_1_ce0();
    void thread_conv_4_bias_new_V_1_ce1();
    void thread_conv_4_inc_new_V_0_address0();
    void thread_conv_4_inc_new_V_0_address1();
    void thread_conv_4_inc_new_V_0_ce0();
    void thread_conv_4_inc_new_V_0_ce1();
    void thread_conv_4_inc_new_V_1_address0();
    void thread_conv_4_inc_new_V_1_address1();
    void thread_conv_4_inc_new_V_1_ce0();
    void thread_conv_4_inc_new_V_1_ce1();
    void thread_conv_4_w_new_V_0_0_address0();
    void thread_conv_4_w_new_V_0_0_ce0();
    void thread_conv_4_w_new_V_0_1_address0();
    void thread_conv_4_w_new_V_0_1_ce0();
    void thread_conv_4_w_new_V_0_2_address0();
    void thread_conv_4_w_new_V_0_2_ce0();
    void thread_conv_4_w_new_V_1_0_address0();
    void thread_conv_4_w_new_V_1_0_ce0();
    void thread_conv_4_w_new_V_1_1_address0();
    void thread_conv_4_w_new_V_1_1_ce0();
    void thread_conv_4_w_new_V_1_2_address0();
    void thread_conv_4_w_new_V_1_2_ce0();
    void thread_firPartialRes0_0_V_1_fu_2066_p2();
    void thread_firPartialRes0_0_V_fu_2059_p1();
    void thread_firPartialRes0_1_V_1_fu_2109_p2();
    void thread_firPartialRes0_1_V_fu_2102_p1();
    void thread_firPartialRes1_0_V_fu_2083_p3();
    void thread_firPartialRes1_1_V_fu_2126_p3();
    void thread_icmp_ln392_fu_551_p2();
    void thread_icmp_ln393_fu_562_p2();
    void thread_icmp_ln394_fu_594_p2();
    void thread_icmp_ln395_fu_582_p2();
    void thread_icmp_ln399_1_fu_820_p2();
    void thread_icmp_ln399_2_fu_843_p2();
    void thread_icmp_ln399_fu_749_p2();
    void thread_icmp_ln895_23_fu_2207_p2();
    void thread_icmp_ln895_24_fu_2248_p2();
    void thread_icmp_ln895_25_fu_2269_p2();
    void thread_icmp_ln895_26_fu_2310_p2();
    void thread_icmp_ln895_27_fu_2331_p2();
    void thread_icmp_ln895_28_fu_2372_p2();
    void thread_icmp_ln895_29_fu_2393_p2();
    void thread_icmp_ln895_fu_2186_p2();
    void thread_infoldIdx_fu_668_p2();
    void thread_ipack_0_V_fu_1562_p4();
    void thread_ipack_1_V_fu_1570_p4();
    void thread_ipack_2_V_fu_1578_p4();
    void thread_ipack_3_V_fu_1586_p4();
    void thread_mul_ln1352_27_fu_2441_p1();
    void thread_mul_ln1352_28_fu_2448_p1();
    void thread_mul_ln1352_29_fu_2455_p1();
    void thread_mul_ln1352_30_fu_2462_p1();
    void thread_mul_ln1352_31_fu_2469_p1();
    void thread_mul_ln1352_32_fu_2476_p1();
    void thread_mul_ln1352_33_fu_2483_p1();
    void thread_mul_ln1352_fu_2434_p1();
    void thread_o_clear_fu_1774_p2();
    void thread_o_out_fu_848_p2();
    void thread_or_ln393_1_fu_628_p2();
    void thread_or_ln393_fu_612_p2();
    void thread_or_ln399_1_fu_654_p2();
    void thread_or_ln399_fu_648_p2();
    void thread_outPartialArr0_0_V_fu_1894_p2();
    void thread_outPartialArr0_1_V_fu_2015_p2();
    void thread_out_V_V_blk_n();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_p_Result_1_i25_i_fu_1352_p4();
    void thread_p_Result_1_i8_i_fu_1090_p4();
    void thread_p_Result_2_i35_i_fu_1422_p4();
    void thread_p_Result_2_i9_i_fu_1160_p4();
    void thread_p_Result_3_i10_i_fu_1230_p4();
    void thread_p_Result_3_i45_i_fu_1492_p4();
    void thread_p_Result_i_i_i_i2_1_fu_1920_p4();
    void thread_p_Result_i_i_i_i2_s_fu_1799_p4();
    void thread_p_Result_i_i_i_i4_1_fu_1939_p4();
    void thread_p_Result_i_i_i_i4_s_fu_1818_p4();
    void thread_p_shl230_fu_529_p1();
    void thread_p_shl_fu_517_p1();
    void thread_peIdx_fu_606_p2();
    void thread_reps_blk_n();
    void thread_reps_read();
    void thread_res_V_1_fu_2293_p3();
    void thread_res_V_2_fu_2355_p3();
    void thread_res_V_3_fu_2417_p3();
    void thread_res_V_fu_2231_p3();
    void thread_ret_V_11_fu_2254_p2();
    void thread_ret_V_12_fu_2502_p0();
    void thread_ret_V_14_fu_2316_p2();
    void thread_ret_V_15_fu_2508_p0();
    void thread_ret_V_17_fu_2378_p2();
    void thread_ret_V_18_fu_2180_p2();
    void thread_ret_V_19_fu_2242_p2();
    void thread_ret_V_20_fu_2304_p2();
    void thread_ret_V_21_fu_2366_p2();
    void thread_ret_V_8_fu_2192_p2();
    void thread_ret_V_9_fu_2496_p0();
    void thread_ret_V_fu_2490_p0();
    void thread_select_ln192_1_fu_2285_p3();
    void thread_select_ln192_2_fu_2347_p3();
    void thread_select_ln192_3_fu_2409_p3();
    void thread_select_ln192_fu_2223_p3();
    void thread_select_ln393_10_fu_910_p3();
    void thread_select_ln393_11_fu_917_p3();
    void thread_select_ln393_12_fu_930_p3();
    void thread_select_ln393_13_fu_937_p3();
    void thread_select_ln393_14_fu_944_p3();
    void thread_select_ln393_15_fu_957_p3();
    void thread_select_ln393_16_fu_640_p3();
    void thread_select_ln393_17_fu_694_p3();
    void thread_select_ln393_1_fu_742_p3();
    void thread_select_ln393_2_fu_874_p3();
    void thread_select_ln393_3_fu_880_p3();
    void thread_select_ln393_4_fu_886_p3();
    void thread_select_ln393_5_fu_892_p3();
    void thread_select_ln393_6_fu_898_p3();
    void thread_select_ln393_7_fu_904_p3();
    void thread_select_ln393_8_fu_760_p3();
    void thread_select_ln393_9_fu_795_p3();
    void thread_select_ln393_fu_568_p3();
    void thread_select_ln394_1_fu_680_p3();
    void thread_select_ln394_fu_833_p3();
    void thread_select_ln398_1_fu_1886_p3();
    void thread_select_ln398_2_fu_2076_p3();
    void thread_select_ln398_4_fu_1993_p3();
    void thread_select_ln398_5_fu_2007_p3();
    void thread_select_ln398_6_fu_2119_p3();
    void thread_select_ln398_fu_1872_p3();
    void thread_select_ln399_1_fu_826_p3();
    void thread_select_ln399_fu_660_p3();
    void thread_sext_ln1352_1_fu_2239_p1();
    void thread_sext_ln1352_2_fu_2301_p1();
    void thread_sext_ln1352_3_fu_2363_p1();
    void thread_sext_ln1352_fu_2177_p1();
    void thread_sext_ln215_34_fu_1658_p1();
    void thread_sext_ln215_39_fu_1704_p1();
    void thread_sext_ln393_1_fu_2168_p1();
    void thread_sext_ln393_2_fu_2171_p1();
    void thread_sext_ln393_3_fu_2174_p1();
    void thread_sext_ln393_fu_2165_p1();
    void thread_sext_ln404_fu_860_p1();
    void thread_sext_ln647_10_fu_2090_p1();
    void thread_sext_ln647_fu_2047_p1();
    void thread_sext_ln68_100_fu_1868_p1();
    void thread_sext_ln68_102_fu_2062_p1();
    void thread_sext_ln68_103_fu_1985_p1();
    void thread_sext_ln68_104_fu_1989_p1();
    void thread_sext_ln68_106_fu_2105_p1();
    void thread_sext_ln68_76_fu_1070_p1();
    void thread_sext_ln68_77_fu_1080_p1();
    void thread_sext_ln68_78_fu_1136_p1();
    void thread_sext_ln68_79_fu_1140_p1();
    void thread_sext_ln68_80_fu_1150_p1();
    void thread_sext_ln68_81_fu_1206_p1();
    void thread_sext_ln68_82_fu_1210_p1();
    void thread_sext_ln68_83_fu_1220_p1();
    void thread_sext_ln68_84_fu_1276_p1();
    void thread_sext_ln68_85_fu_1280_p1();
    void thread_sext_ln68_86_fu_1290_p1();
    void thread_sext_ln68_87_fu_1328_p1();
    void thread_sext_ln68_88_fu_1332_p1();
    void thread_sext_ln68_89_fu_1342_p1();
    void thread_sext_ln68_90_fu_1398_p1();
    void thread_sext_ln68_91_fu_1402_p1();
    void thread_sext_ln68_92_fu_1412_p1();
    void thread_sext_ln68_93_fu_1468_p1();
    void thread_sext_ln68_94_fu_1472_p1();
    void thread_sext_ln68_95_fu_1482_p1();
    void thread_sext_ln68_96_fu_1538_p1();
    void thread_sext_ln68_97_fu_1542_p1();
    void thread_sext_ln68_98_fu_1552_p1();
    void thread_sext_ln68_99_fu_1864_p1();
    void thread_sext_ln68_fu_1066_p1();
    void thread_sext_ln700_55_fu_1779_p1();
    void thread_sext_ln700_56_fu_1670_p1();
    void thread_sext_ln700_57_fu_1677_p1();
    void thread_sext_ln700_58_fu_1782_p1();
    void thread_sext_ln700_59_fu_1707_p1();
    void thread_sext_ln700_60_fu_1900_p1();
    void thread_sext_ln700_61_fu_1716_p1();
    void thread_sext_ln700_62_fu_1723_p1();
    void thread_sext_ln700_63_fu_1903_p1();
    void thread_sext_ln700_fu_1661_p1();
    void thread_shl_ln392_1_fu_498_p2();
    void thread_shl_ln392_fu_493_p2();
    void thread_shl_ln404_3_fu_713_p3();
    void thread_shl_ln404_3_mid1_fu_778_p3();
    void thread_shl_ln404_mid1_fu_767_p3();
    void thread_shl_ln4_fu_702_p3();
    void thread_shl_ln5_fu_1046_p3();
    void thread_shl_ln68_41_fu_1110_p3();
    void thread_shl_ln68_42_fu_1128_p3();
    void thread_shl_ln68_43_fu_1180_p3();
    void thread_shl_ln68_44_fu_1198_p3();
    void thread_shl_ln68_45_fu_1250_p3();
    void thread_shl_ln68_46_fu_1268_p3();
    void thread_shl_ln68_47_fu_1308_p3();
    void thread_shl_ln68_48_fu_1320_p3();
    void thread_shl_ln68_49_fu_1372_p3();
    void thread_shl_ln68_50_fu_1390_p3();
    void thread_shl_ln68_51_fu_1442_p3();
    void thread_shl_ln68_52_fu_1460_p3();
    void thread_shl_ln68_53_fu_1512_p3();
    void thread_shl_ln68_54_fu_1530_p3();
    void thread_shl_ln68_s_fu_1058_p3();
    void thread_sub_ln404_1_fu_789_p2();
    void thread_sub_ln404_fu_724_p2();
    void thread_tmp_38_fu_1828_p3();
    void thread_tmp_41_fu_1949_p3();
    void thread_tmp_43_fu_2197_p4();
    void thread_tmp_44_fu_2259_p4();
    void thread_tmp_45_fu_2321_p4();
    void thread_tmp_46_fu_2383_p4();
    void thread_tmp_62_fu_509_p3();
    void thread_tmp_63_fu_521_p3();
    void thread_tmp_64_fu_1100_p4();
    void thread_tmp_65_fu_1118_p4();
    void thread_tmp_66_fu_1170_p4();
    void thread_tmp_67_fu_1188_p4();
    void thread_tmp_68_fu_1240_p4();
    void thread_tmp_69_fu_1258_p4();
    void thread_tmp_70_fu_1362_p4();
    void thread_tmp_71_fu_1380_p4();
    void thread_tmp_72_fu_1432_p4();
    void thread_tmp_73_fu_1450_p4();
    void thread_tmp_74_fu_1502_p4();
    void thread_tmp_75_fu_1520_p4();
    void thread_trunc_ln214_1_fu_2337_p4();
    void thread_trunc_ln214_2_fu_2399_p4();
    void thread_trunc_ln214_s_fu_2275_p4();
    void thread_trunc_ln404_1_fu_618_p1();
    void thread_trunc_ln404_fu_539_p1();
    void thread_trunc_ln647_13_fu_1038_p1();
    void thread_trunc_ln647_14_fu_1300_p1();
    void thread_trunc_ln647_15_fu_1795_p1();
    void thread_trunc_ln647_16_fu_1916_p1();
    void thread_trunc_ln647_fu_964_p1();
    void thread_trunc_ln68_5_fu_1054_p1();
    void thread_trunc_ln68_6_fu_1304_p1();
    void thread_trunc_ln68_7_fu_1316_p1();
    void thread_trunc_ln68_fu_1042_p1();
    void thread_trunc_ln700_81_fu_1611_p1();
    void thread_trunc_ln700_82_fu_1621_p1();
    void thread_trunc_ln700_83_fu_1631_p1();
    void thread_trunc_ln700_84_fu_1640_p1();
    void thread_trunc_ln700_85_fu_1643_p1();
    void thread_trunc_ln700_86_fu_1649_p1();
    void thread_trunc_ln700_87_fu_1655_p1();
    void thread_trunc_ln700_fu_1608_p1();
    void thread_trunc_ln9_fu_2213_p4();
    void thread_vec_V_V_blk_n();
    void thread_vec_V_V_read();
    void thread_w_fu_814_p2();
    void thread_wpacks_0_0_V_fu_1084_p2();
    void thread_wpacks_0_1_V_fu_1154_p2();
    void thread_wpacks_0_2_V_fu_1224_p2();
    void thread_wpacks_0_3_V_fu_1294_p2();
    void thread_wpacks_1_0_V_fu_1346_p2();
    void thread_wpacks_1_1_V_fu_1416_p2();
    void thread_wpacks_1_2_V_fu_1486_p2();
    void thread_wpacks_1_3_V_fu_1556_p2();
    void thread_xor_ln393_1_fu_622_p2();
    void thread_xor_ln393_fu_576_p2();
    void thread_zext_ln215_27_fu_1604_p1();
    void thread_zext_ln215_28_fu_1617_p1();
    void thread_zext_ln215_29_fu_1627_p1();
    void thread_zext_ln215_fu_1597_p1();
    void thread_zext_ln393_1_fu_2044_p1();
    void thread_zext_ln393_fu_2041_p1();
    void thread_zext_ln395_fu_840_p1();
    void thread_zext_ln404_1_fu_720_p1();
    void thread_zext_ln404_2_fu_774_p1();
    void thread_zext_ln404_3_fu_785_p1();
    void thread_zext_ln404_4_fu_864_p1();
    void thread_zext_ln404_fu_709_p1();
    void thread_zext_ln458_1_fu_802_p1();
    void thread_zext_ln458_fu_543_p1();
    void thread_zext_ln78_12_fu_1836_p1();
    void thread_zext_ln78_13_fu_2050_p1();
    void thread_zext_ln78_14_fu_1930_p1();
    void thread_zext_ln78_15_fu_1957_p1();
    void thread_zext_ln78_16_fu_2093_p1();
    void thread_zext_ln78_fu_1809_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
