// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="loop_imperfect,hls_ip_2019_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.497000,HLS_SYN_LAT=37001,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=8,HLS_SYN_FF=3121,HLS_SYN_LUT=4411,HLS_VERSION=2019_2}" *)

module loop_imperfect (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_we0,
        A_d0,
        A_q0,
        idx_address0,
        idx_ce0,
        idx_q0
);

parameter    ap_ST_fsm_state1 = 69'd1;
parameter    ap_ST_fsm_state2 = 69'd2;
parameter    ap_ST_fsm_state3 = 69'd4;
parameter    ap_ST_fsm_state4 = 69'd8;
parameter    ap_ST_fsm_state5 = 69'd16;
parameter    ap_ST_fsm_state6 = 69'd32;
parameter    ap_ST_fsm_state7 = 69'd64;
parameter    ap_ST_fsm_state8 = 69'd128;
parameter    ap_ST_fsm_state9 = 69'd256;
parameter    ap_ST_fsm_state10 = 69'd512;
parameter    ap_ST_fsm_state11 = 69'd1024;
parameter    ap_ST_fsm_state12 = 69'd2048;
parameter    ap_ST_fsm_state13 = 69'd4096;
parameter    ap_ST_fsm_state14 = 69'd8192;
parameter    ap_ST_fsm_state15 = 69'd16384;
parameter    ap_ST_fsm_state16 = 69'd32768;
parameter    ap_ST_fsm_state17 = 69'd65536;
parameter    ap_ST_fsm_state18 = 69'd131072;
parameter    ap_ST_fsm_state19 = 69'd262144;
parameter    ap_ST_fsm_state20 = 69'd524288;
parameter    ap_ST_fsm_state21 = 69'd1048576;
parameter    ap_ST_fsm_state22 = 69'd2097152;
parameter    ap_ST_fsm_state23 = 69'd4194304;
parameter    ap_ST_fsm_state24 = 69'd8388608;
parameter    ap_ST_fsm_state25 = 69'd16777216;
parameter    ap_ST_fsm_state26 = 69'd33554432;
parameter    ap_ST_fsm_state27 = 69'd67108864;
parameter    ap_ST_fsm_state28 = 69'd134217728;
parameter    ap_ST_fsm_state29 = 69'd268435456;
parameter    ap_ST_fsm_state30 = 69'd536870912;
parameter    ap_ST_fsm_state31 = 69'd1073741824;
parameter    ap_ST_fsm_state32 = 69'd2147483648;
parameter    ap_ST_fsm_state33 = 69'd4294967296;
parameter    ap_ST_fsm_state34 = 69'd8589934592;
parameter    ap_ST_fsm_state35 = 69'd17179869184;
parameter    ap_ST_fsm_state36 = 69'd34359738368;
parameter    ap_ST_fsm_state37 = 69'd68719476736;
parameter    ap_ST_fsm_state38 = 69'd137438953472;
parameter    ap_ST_fsm_state39 = 69'd274877906944;
parameter    ap_ST_fsm_state40 = 69'd549755813888;
parameter    ap_ST_fsm_state41 = 69'd1099511627776;
parameter    ap_ST_fsm_state42 = 69'd2199023255552;
parameter    ap_ST_fsm_state43 = 69'd4398046511104;
parameter    ap_ST_fsm_state44 = 69'd8796093022208;
parameter    ap_ST_fsm_state45 = 69'd17592186044416;
parameter    ap_ST_fsm_state46 = 69'd35184372088832;
parameter    ap_ST_fsm_state47 = 69'd70368744177664;
parameter    ap_ST_fsm_state48 = 69'd140737488355328;
parameter    ap_ST_fsm_state49 = 69'd281474976710656;
parameter    ap_ST_fsm_state50 = 69'd562949953421312;
parameter    ap_ST_fsm_state51 = 69'd1125899906842624;
parameter    ap_ST_fsm_state52 = 69'd2251799813685248;
parameter    ap_ST_fsm_state53 = 69'd4503599627370496;
parameter    ap_ST_fsm_state54 = 69'd9007199254740992;
parameter    ap_ST_fsm_state55 = 69'd18014398509481984;
parameter    ap_ST_fsm_state56 = 69'd36028797018963968;
parameter    ap_ST_fsm_state57 = 69'd72057594037927936;
parameter    ap_ST_fsm_state58 = 69'd144115188075855872;
parameter    ap_ST_fsm_state59 = 69'd288230376151711744;
parameter    ap_ST_fsm_state60 = 69'd576460752303423488;
parameter    ap_ST_fsm_state61 = 69'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 69'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 69'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 69'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 69'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 69'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 69'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 69'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 69'd295147905179352825856;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] A_address0;
output   A_ce0;
output   A_we0;
output  [31:0] A_d0;
input  [31:0] A_q0;
output  [9:0] idx_address0;
output   idx_ce0;
input  [31:0] idx_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg A_ce0;
reg A_we0;
reg idx_ce0;

(* fsm_encoding = "none" *) reg   [68:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] sinh3_address0;
reg    sinh3_ce0;
wire   [16:0] sinh3_q0;
wire   [2:0] cosh2_address0;
reg    cosh2_ce0;
wire   [16:0] cosh2_q0;
wire   [9:0] i_fu_252_p2;
reg   [9:0] i_reg_1695;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln101_fu_246_p2;
reg   [9:0] A_addr_reg_1705;
wire    ap_CS_fsm_state3;
reg   [31:0] beta_reg_1710;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln116_fu_282_p2;
reg   [0:0] icmp_ln116_reg_1721;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln108_fu_268_p2;
wire   [0:0] icmp_ln122_fu_297_p2;
reg   [0:0] icmp_ln122_reg_1726;
wire   [2:0] select_ln116_fu_306_p3;
reg   [2:0] select_ln116_reg_1731;
wire    ap_CS_fsm_state7;
wire   [31:0] beta_1_fu_325_p2;
reg   [31:0] beta_1_reg_1736;
reg   [0:0] tmp_2_reg_1741;
wire   [31:0] add_ln151_fu_345_p2;
reg   [31:0] add_ln151_reg_1750;
wire    ap_CS_fsm_state8;
reg   [0:0] tmp_3_reg_1755;
wire   [31:0] select_ln151_3_fu_366_p3;
reg   [31:0] select_ln151_3_reg_1761;
wire   [31:0] add_ln151_2_fu_379_p2;
reg   [31:0] add_ln151_2_reg_1766;
wire    ap_CS_fsm_state9;
reg   [0:0] tmp_5_reg_1771;
reg   [0:0] tmp_7_reg_1777;
wire   [31:0] select_ln151_6_fu_400_p3;
reg   [31:0] select_ln151_6_reg_1782;
wire    ap_CS_fsm_state10;
wire   [31:0] add_ln151_4_fu_412_p2;
reg   [31:0] add_ln151_4_reg_1787;
wire    ap_CS_fsm_state11;
reg   [0:0] tmp_8_reg_1793;
reg   [0:0] tmp_11_reg_1799;
wire  signed [13:0] select_ln151_4_fu_531_p3;
reg  signed [13:0] select_ln151_4_reg_1804;
wire    ap_CS_fsm_state12;
wire   [12:0] select_ln151_5_fu_538_p3;
reg   [12:0] select_ln151_5_reg_1809;
reg   [9:0] tmp_9_reg_1815;
reg   [8:0] tmp_10_reg_1820;
wire   [31:0] add_ln137_1_fu_577_p2;
reg   [31:0] add_ln137_1_reg_1825;
reg   [0:0] tmp_12_reg_1830;
wire   [31:0] add_ln140_fu_591_p2;
reg   [31:0] add_ln140_reg_1837;
wire   [12:0] select_ln137_fu_627_p3;
reg   [12:0] select_ln137_reg_1842;
wire    ap_CS_fsm_state13;
wire  signed [27:0] select_ln137_1_fu_634_p3;
reg  signed [27:0] select_ln137_1_reg_1847;
reg   [23:0] tmp_13_reg_1852;
reg   [8:0] tmp_14_reg_1857;
wire   [31:0] select_ln137_5_fu_666_p3;
reg   [31:0] select_ln137_5_reg_1862;
reg   [0:0] tmp_15_reg_1867;
reg   [0:0] tmp_18_reg_1873;
wire  signed [25:0] select_ln137_3_fu_724_p3;
reg  signed [25:0] select_ln137_3_reg_1878;
wire    ap_CS_fsm_state14;
wire   [28:0] select_ln137_4_fu_731_p3;
reg   [28:0] select_ln137_4_reg_1883;
reg   [23:0] tmp_16_reg_1889;
reg   [20:0] tmp_17_reg_1894;
wire   [31:0] add_ln151_6_fu_770_p2;
reg   [31:0] add_ln151_6_reg_1899;
reg   [0:0] tmp_19_reg_1904;
reg   [0:0] tmp_22_reg_1910;
wire   [28:0] select_ln151_7_fu_823_p3;
reg   [28:0] select_ln151_7_reg_1915;
wire    ap_CS_fsm_state15;
wire   [26:0] select_ln151_8_fu_830_p3;
reg   [26:0] select_ln151_8_reg_1921;
reg   [22:0] tmp_20_reg_1927;
reg   [20:0] tmp_21_reg_1932;
wire   [31:0] add_ln151_8_fu_869_p2;
reg   [31:0] add_ln151_8_reg_1937;
reg   [0:0] tmp_23_reg_1943;
reg   [0:0] tmp_26_reg_1949;
wire   [28:0] select_ln151_10_fu_917_p3;
reg   [28:0] select_ln151_10_reg_1954;
wire    ap_CS_fsm_state16;
wire   [26:0] select_ln151_11_fu_924_p3;
reg   [26:0] select_ln151_11_reg_1960;
reg   [21:0] tmp_24_reg_1966;
reg   [19:0] tmp_25_reg_1971;
wire   [31:0] select_ln137_8_fu_951_p3;
reg   [31:0] select_ln137_8_reg_1976;
wire   [26:0] select_ln137_6_fu_984_p3;
reg   [26:0] select_ln137_6_reg_1982;
wire    ap_CS_fsm_state17;
wire   [28:0] select_ln137_7_fu_991_p3;
reg   [28:0] select_ln137_7_reg_1988;
wire   [31:0] add_ln137_3_fu_1003_p2;
reg   [31:0] add_ln137_3_reg_1994;
reg   [0:0] tmp_27_reg_1999;
reg   [21:0] tmp_28_reg_2006;
reg   [19:0] tmp_29_reg_2011;
wire   [31:0] add_ln140_1_fu_1036_p2;
reg   [31:0] add_ln140_1_reg_2016;
wire   [26:0] select_ln137_9_fu_1071_p3;
reg   [26:0] select_ln137_9_reg_2021;
wire    ap_CS_fsm_state18;
wire   [28:0] select_ln137_10_fu_1078_p3;
reg   [28:0] select_ln137_10_reg_2027;
wire   [31:0] select_ln137_11_fu_1085_p3;
reg   [31:0] select_ln137_11_reg_2033;
reg   [0:0] tmp_30_reg_2038;
reg   [20:0] tmp_31_reg_2044;
reg   [18:0] tmp_32_reg_2049;
reg   [0:0] tmp_33_reg_2054;
wire   [28:0] select_ln151_13_fu_1153_p3;
reg   [28:0] select_ln151_13_reg_2059;
wire    ap_CS_fsm_state19;
wire   [26:0] select_ln151_14_fu_1160_p3;
reg   [26:0] select_ln151_14_reg_2065;
wire   [31:0] add_ln151_10_fu_1179_p2;
reg   [31:0] add_ln151_10_reg_2071;
reg   [0:0] tmp_34_reg_2076;
reg   [19:0] tmp_35_reg_2082;
reg   [17:0] tmp_36_reg_2087;
reg   [0:0] tmp_37_reg_2092;
wire   [28:0] select_ln151_16_fu_1247_p3;
reg   [28:0] select_ln151_16_reg_2097;
wire    ap_CS_fsm_state20;
wire   [26:0] select_ln151_17_fu_1254_p3;
reg   [26:0] select_ln151_17_reg_2103;
wire   [31:0] add_ln151_12_fu_1273_p2;
reg   [31:0] add_ln151_12_reg_2109;
reg   [0:0] tmp_38_reg_2115;
reg   [18:0] tmp_39_reg_2121;
reg   [16:0] tmp_40_reg_2126;
reg   [0:0] tmp_41_reg_2131;
wire   [26:0] select_ln137_12_fu_1341_p3;
reg   [26:0] select_ln137_12_reg_2136;
wire    ap_CS_fsm_state21;
wire   [28:0] select_ln137_13_fu_1348_p3;
reg   [28:0] select_ln137_13_reg_2142;
wire   [31:0] select_ln137_14_fu_1355_p3;
reg   [31:0] select_ln137_14_reg_2148;
reg   [18:0] tmp_43_reg_2154;
reg   [16:0] tmp_44_reg_2159;
wire   [31:0] add_ln137_5_fu_1387_p2;
reg   [31:0] add_ln137_5_reg_2164;
wire    ap_CS_fsm_state22;
wire   [0:0] tmp_42_fu_1392_p3;
reg   [0:0] tmp_42_reg_2169;
wire   [31:0] add_ln140_2_fu_1416_p2;
reg   [31:0] add_ln140_2_reg_2174;
wire   [26:0] select_ln137_15_fu_1430_p3;
reg   [26:0] select_ln137_15_reg_2179;
wire   [28:0] select_ln137_16_fu_1438_p3;
reg   [28:0] select_ln137_16_reg_2185;
reg   [17:0] tmp_46_reg_2191;
reg   [15:0] tmp_47_reg_2196;
wire   [31:0] select_ln137_17_fu_1471_p3;
reg   [31:0] select_ln137_17_reg_2201;
wire    ap_CS_fsm_state23;
wire   [28:0] select_ln151_19_fu_1511_p3;
reg   [28:0] select_ln151_19_reg_2206;
wire   [26:0] select_ln151_20_fu_1519_p3;
reg   [26:0] select_ln151_20_reg_2212;
wire   [31:0] select_ln151_21_fu_1535_p3;
reg   [31:0] select_ln151_21_reg_2218;
reg   [16:0] tmp_50_reg_2223;
reg   [14:0] tmp_51_reg_2228;
wire   [28:0] select_ln151_22_fu_1612_p3;
reg   [28:0] select_ln151_22_reg_2243;
wire    ap_CS_fsm_state24;
wire   [26:0] select_ln151_23_fu_1620_p3;
reg   [26:0] select_ln151_23_reg_2248;
reg   [16:0] sinh3_load_reg_2253;
reg   [16:0] cosh2_load_reg_2258;
wire  signed [31:0] sext_ln151_2_fu_1628_p1;
wire    ap_CS_fsm_state25;
wire  signed [31:0] sext_ln151_3_fu_1631_p1;
wire   [31:0] zext_ln169_1_fu_1634_p1;
wire   [31:0] zext_ln169_2_fu_1643_p1;
wire   [31:0] grp_fu_1646_p2;
reg   [31:0] mul_ln169_1_reg_2287;
wire    ap_CS_fsm_state29;
wire   [31:0] grp_fu_1658_p2;
reg   [31:0] mul_ln171_1_reg_2292;
wire   [31:0] result_cosh_fu_1664_p2;
reg   [31:0] result_cosh_reg_2297;
wire    ap_CS_fsm_state31;
reg  signed [19:0] trunc_ln6_reg_2302;
wire    ap_CS_fsm_state32;
wire   [31:0] grp_fu_1687_p2;
reg   [31:0] result_reg_2312;
wire    ap_CS_fsm_state67;
reg   [9:0] i_0_reg_223;
wire    ap_CS_fsm_state69;
reg   [31:0] result_0_reg_234;
wire    ap_CS_fsm_state68;
wire   [63:0] zext_ln105_fu_258_p1;
wire  signed [63:0] sext_ln105_fu_263_p1;
wire   [63:0] zext_ln169_fu_1563_p1;
wire    ap_CS_fsm_state4;
wire   [18:0] tmp_fu_273_p4;
wire   [19:0] tmp_1_fu_288_p4;
wire   [2:0] zext_ln116_fu_303_p1;
wire   [14:0] shl_ln_fu_313_p3;
wire   [31:0] zext_ln127_fu_321_p1;
wire   [31:0] select_ln151_fu_338_p3;
wire   [0:0] tmp_4_fu_358_p3;
wire   [31:0] add_ln151_1_fu_374_p2;
wire   [31:0] add_ln151_3_fu_407_p2;
wire   [12:0] select_ln153_fu_440_p3;
wire   [12:0] select_ln159_fu_454_p3;
wire  signed [12:0] select_ln151_1_fu_461_p3;
wire   [12:0] select_ln152_fu_433_p3;
wire   [12:0] select_ln158_fu_447_p3;
wire   [9:0] tmp_6_fu_479_p4;
wire   [12:0] select_ln151_2_fu_472_p3;
wire  signed [12:0] sext_ln152_fu_489_p1;
wire   [9:0] lshr_ln_fu_499_p4;
wire  signed [13:0] sext_ln151_fu_468_p1;
wire   [13:0] zext_ln153_fu_509_p1;
wire   [13:0] sub_ln153_fu_513_p2;
wire   [13:0] add_ln159_fu_525_p2;
wire   [12:0] sub_ln152_fu_493_p2;
wire   [12:0] add_ln158_fu_519_p2;
wire   [31:0] add_ln137_fu_572_p2;
wire   [31:0] select_ln137_2_fu_565_p3;
wire  signed [12:0] sext_ln138_fu_599_p1;
wire  signed [27:0] sext_ln151_1_fu_596_p1;
wire   [27:0] zext_ln139_fu_607_p1;
wire   [12:0] sub_ln138_fu_602_p2;
wire   [12:0] add_ln144_fu_616_p2;
wire   [27:0] sub_ln139_fu_610_p2;
wire   [27:0] add_ln145_fu_621_p2;
wire   [31:0] add_ln146_fu_661_p2;
wire   [25:0] zext_ln137_fu_688_p1;
wire  signed [25:0] sext_ln138_1_fu_694_p1;
wire  signed [28:0] sext_ln137_fu_691_p1;
wire   [28:0] zext_ln139_1_fu_703_p1;
wire   [25:0] sub_ln138_1_fu_697_p2;
wire   [25:0] add_ln144_1_fu_712_p2;
wire   [28:0] sub_ln139_1_fu_706_p2;
wire   [28:0] add_ln145_1_fu_718_p2;
wire   [31:0] add_ln151_5_fu_765_p2;
wire   [31:0] select_ln151_9_fu_758_p3;
wire  signed [26:0] sext_ln137_1_fu_792_p1;
wire  signed [26:0] sext_ln152_1_fu_795_p1;
wire  signed [28:0] sext_ln153_fu_804_p1;
wire   [28:0] sub_ln153_1_fu_807_p2;
wire   [28:0] add_ln159_1_fu_818_p2;
wire   [26:0] sub_ln152_1_fu_798_p2;
wire   [26:0] add_ln158_1_fu_812_p2;
wire   [31:0] add_ln151_7_fu_864_p2;
wire   [31:0] select_ln151_12_fu_857_p3;
wire  signed [26:0] sext_ln152_2_fu_891_p1;
wire  signed [28:0] sext_ln153_1_fu_899_p1;
wire   [28:0] sub_ln153_2_fu_902_p2;
wire   [28:0] add_ln159_2_fu_912_p2;
wire   [26:0] sub_ln152_2_fu_894_p2;
wire   [26:0] add_ln158_2_fu_907_p2;
wire  signed [26:0] sext_ln138_2_fu_958_p1;
wire  signed [28:0] sext_ln139_fu_966_p1;
wire   [26:0] sub_ln138_2_fu_961_p2;
wire   [26:0] add_ln144_2_fu_974_p2;
wire   [28:0] sub_ln139_2_fu_969_p2;
wire   [28:0] add_ln145_2_fu_979_p2;
wire   [31:0] add_ln137_2_fu_998_p2;
wire  signed [26:0] sext_ln138_3_fu_1040_p1;
wire  signed [28:0] sext_ln139_1_fu_1048_p1;
wire   [26:0] sub_ln138_3_fu_1043_p2;
wire   [26:0] add_ln144_3_fu_1056_p2;
wire   [28:0] sub_ln139_3_fu_1051_p2;
wire   [28:0] add_ln145_3_fu_1061_p2;
wire   [31:0] add_ln146_1_fu_1066_p2;
wire  signed [26:0] sext_ln152_3_fu_1127_p1;
wire  signed [28:0] sext_ln153_2_fu_1135_p1;
wire   [28:0] sub_ln153_3_fu_1138_p2;
wire   [28:0] add_ln159_3_fu_1148_p2;
wire   [26:0] sub_ln152_3_fu_1130_p2;
wire   [26:0] add_ln158_3_fu_1143_p2;
wire   [31:0] add_ln151_9_fu_1174_p2;
wire   [31:0] select_ln151_15_fu_1167_p3;
wire  signed [26:0] sext_ln152_4_fu_1221_p1;
wire  signed [28:0] sext_ln153_3_fu_1229_p1;
wire   [28:0] sub_ln153_4_fu_1232_p2;
wire   [28:0] add_ln159_4_fu_1242_p2;
wire   [26:0] sub_ln152_4_fu_1224_p2;
wire   [26:0] add_ln158_4_fu_1237_p2;
wire   [31:0] add_ln151_11_fu_1268_p2;
wire   [31:0] select_ln151_18_fu_1261_p3;
wire  signed [26:0] sext_ln138_4_fu_1315_p1;
wire  signed [28:0] sext_ln139_2_fu_1323_p1;
wire   [26:0] sub_ln138_4_fu_1318_p2;
wire   [26:0] add_ln144_4_fu_1331_p2;
wire   [28:0] sub_ln139_4_fu_1326_p2;
wire   [28:0] add_ln145_4_fu_1336_p2;
wire   [31:0] add_ln137_4_fu_1382_p2;
wire  signed [26:0] sext_ln138_5_fu_1400_p1;
wire  signed [28:0] sext_ln139_3_fu_1408_p1;
wire   [26:0] sub_ln138_5_fu_1403_p2;
wire   [26:0] add_ln144_5_fu_1420_p2;
wire   [28:0] sub_ln139_5_fu_1411_p2;
wire   [28:0] add_ln145_5_fu_1425_p2;
wire   [31:0] add_ln146_2_fu_1466_p2;
wire  signed [26:0] sext_ln152_5_fu_1485_p1;
wire  signed [28:0] sext_ln153_4_fu_1493_p1;
wire   [0:0] tmp_45_fu_1477_p3;
wire   [28:0] sub_ln153_5_fu_1496_p2;
wire   [28:0] add_ln159_5_fu_1506_p2;
wire   [26:0] sub_ln152_5_fu_1488_p2;
wire   [26:0] add_ln158_5_fu_1501_p2;
wire   [0:0] tmp_48_fu_1527_p3;
wire   [31:0] add_ln151_13_fu_1568_p2;
wire   [31:0] add_ln151_14_fu_1573_p2;
wire  signed [26:0] sext_ln152_6_fu_1586_p1;
wire  signed [28:0] sext_ln153_5_fu_1594_p1;
wire   [0:0] tmp_49_fu_1578_p3;
wire   [28:0] sub_ln153_6_fu_1597_p2;
wire   [28:0] add_ln159_6_fu_1607_p2;
wire   [26:0] sub_ln152_6_fu_1589_p2;
wire   [26:0] add_ln158_6_fu_1602_p2;
wire   [16:0] grp_fu_1637_p0;
wire  signed [26:0] grp_fu_1637_p1;
wire   [16:0] grp_fu_1646_p0;
wire  signed [28:0] grp_fu_1646_p1;
wire   [16:0] grp_fu_1652_p0;
wire  signed [26:0] grp_fu_1652_p1;
wire   [16:0] grp_fu_1658_p0;
wire  signed [28:0] grp_fu_1658_p1;
wire   [31:0] grp_fu_1637_p2;
wire   [31:0] grp_fu_1652_p2;
wire   [31:0] add_ln171_fu_1669_p2;
reg    grp_fu_1687_ap_start;
wire    grp_fu_1687_ap_done;
reg   [68:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 69'd1;
end

loop_imperfect_sibkb #(
    .DataWidth( 17 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
sinh3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sinh3_address0),
    .ce0(sinh3_ce0),
    .q0(sinh3_q0)
);

loop_imperfect_cocud #(
    .DataWidth( 17 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
cosh2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cosh2_address0),
    .ce0(cosh2_ce0),
    .q0(cosh2_q0)
);

loop_imperfect_mudEe #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 32 ))
loop_imperfect_mudEe_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1637_p0),
    .din1(grp_fu_1637_p1),
    .ce(1'b1),
    .dout(grp_fu_1637_p2)
);

loop_imperfect_mueOg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 32 ))
loop_imperfect_mueOg_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1646_p0),
    .din1(grp_fu_1646_p1),
    .ce(1'b1),
    .dout(grp_fu_1646_p2)
);

loop_imperfect_mudEe #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 32 ))
loop_imperfect_mudEe_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1652_p0),
    .din1(grp_fu_1652_p1),
    .ce(1'b1),
    .dout(grp_fu_1652_p2)
);

loop_imperfect_mueOg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 32 ))
loop_imperfect_mueOg_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1658_p0),
    .din1(grp_fu_1658_p1),
    .ce(1'b1),
    .dout(grp_fu_1658_p2)
);

loop_imperfect_sdfYi #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
loop_imperfect_sdfYi_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1687_ap_start),
    .done(grp_fu_1687_ap_done),
    .din0(result_cosh_reg_2297),
    .din1(trunc_ln6_reg_2302),
    .ce(1'b1),
    .dout(grp_fu_1687_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        i_0_reg_223 <= i_reg_1695;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_223 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln108_fu_268_p2 == 1'd0))) begin
        result_0_reg_234 <= 32'd4096;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        result_0_reg_234 <= result_reg_2312;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_addr_reg_1705 <= sext_ln105_fu_263_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln137_1_reg_1825 <= add_ln137_1_fu_577_p2;
        add_ln140_reg_1837 <= add_ln140_fu_591_p2;
        select_ln151_4_reg_1804 <= select_ln151_4_fu_531_p3;
        select_ln151_5_reg_1809 <= select_ln151_5_fu_538_p3;
        tmp_10_reg_1820 <= {{select_ln151_5_fu_538_p3[12:4]}};
        tmp_12_reg_1830 <= add_ln137_1_fu_577_p2[32'd31];
        tmp_9_reg_1815 <= {{select_ln151_4_fu_531_p3[13:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln137_3_reg_1994 <= add_ln137_3_fu_1003_p2;
        add_ln140_1_reg_2016 <= add_ln140_1_fu_1036_p2;
        select_ln137_6_reg_1982 <= select_ln137_6_fu_984_p3;
        select_ln137_7_reg_1988 <= select_ln137_7_fu_991_p3;
        tmp_27_reg_1999 <= add_ln137_3_fu_1003_p2[32'd31];
        tmp_28_reg_2006 <= {{select_ln137_7_fu_991_p3[28:7]}};
        tmp_29_reg_2011 <= {{select_ln137_6_fu_984_p3[26:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln137_5_reg_2164 <= add_ln137_5_fu_1387_p2;
        add_ln140_2_reg_2174 <= add_ln140_2_fu_1416_p2;
        select_ln137_15_reg_2179 <= select_ln137_15_fu_1430_p3;
        select_ln137_16_reg_2185 <= select_ln137_16_fu_1438_p3;
        tmp_42_reg_2169 <= add_ln137_5_fu_1387_p2[32'd31];
        tmp_46_reg_2191 <= {{select_ln137_16_fu_1438_p3[28:11]}};
        tmp_47_reg_2196 <= {{select_ln137_15_fu_1430_p3[26:11]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln151_10_reg_2071 <= add_ln151_10_fu_1179_p2;
        select_ln151_13_reg_2059 <= select_ln151_13_fu_1153_p3;
        select_ln151_14_reg_2065 <= select_ln151_14_fu_1160_p3;
        tmp_34_reg_2076 <= add_ln151_10_fu_1179_p2[32'd31];
        tmp_35_reg_2082 <= {{select_ln151_13_fu_1153_p3[28:9]}};
        tmp_36_reg_2087 <= {{select_ln151_14_fu_1160_p3[26:9]}};
        tmp_37_reg_2092 <= add_ln151_10_fu_1179_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln151_12_reg_2109 <= add_ln151_12_fu_1273_p2;
        select_ln151_16_reg_2097 <= select_ln151_16_fu_1247_p3;
        select_ln151_17_reg_2103 <= select_ln151_17_fu_1254_p3;
        tmp_38_reg_2115 <= add_ln151_12_fu_1273_p2[32'd31];
        tmp_39_reg_2121 <= {{select_ln151_16_fu_1247_p3[28:10]}};
        tmp_40_reg_2126 <= {{select_ln151_17_fu_1254_p3[26:10]}};
        tmp_41_reg_2131 <= add_ln151_12_fu_1273_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln151_2_reg_1766 <= add_ln151_2_fu_379_p2;
        tmp_5_reg_1771 <= add_ln151_2_fu_379_p2[32'd31];
        tmp_7_reg_1777 <= add_ln151_2_fu_379_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln151_4_reg_1787 <= add_ln151_4_fu_412_p2;
        tmp_11_reg_1799 <= add_ln151_4_fu_412_p2[32'd31];
        tmp_8_reg_1793 <= add_ln151_4_fu_412_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln151_6_reg_1899 <= add_ln151_6_fu_770_p2;
        select_ln137_3_reg_1878 <= select_ln137_3_fu_724_p3;
        select_ln137_4_reg_1883 <= select_ln137_4_fu_731_p3;
        tmp_16_reg_1889 <= {{select_ln137_4_fu_731_p3[28:5]}};
        tmp_17_reg_1894 <= {{select_ln137_3_fu_724_p3[25:5]}};
        tmp_19_reg_1904 <= add_ln151_6_fu_770_p2[32'd31];
        tmp_22_reg_1910 <= add_ln151_6_fu_770_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln151_8_reg_1937 <= add_ln151_8_fu_869_p2;
        select_ln151_7_reg_1915 <= select_ln151_7_fu_823_p3;
        select_ln151_8_reg_1921 <= select_ln151_8_fu_830_p3;
        tmp_20_reg_1927 <= {{select_ln151_7_fu_823_p3[28:6]}};
        tmp_21_reg_1932 <= {{select_ln151_8_fu_830_p3[26:6]}};
        tmp_23_reg_1943 <= add_ln151_8_fu_869_p2[32'd31];
        tmp_26_reg_1949 <= add_ln151_8_fu_869_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln151_reg_1750 <= add_ln151_fu_345_p2;
        select_ln151_3_reg_1761[3 : 2] <= select_ln151_3_fu_366_p3[3 : 2];
select_ln151_3_reg_1761[5] <= select_ln151_3_fu_366_p3[5];
select_ln151_3_reg_1761[11] <= select_ln151_3_fu_366_p3[11];
        tmp_3_reg_1755 <= add_ln151_fu_345_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        beta_1_reg_1736 <= beta_1_fu_325_p2;
        select_ln116_reg_1731[0] <= select_ln116_fu_306_p3[0];
select_ln116_reg_1731[2] <= select_ln116_fu_306_p3[2];
        tmp_2_reg_1741 <= beta_1_fu_325_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        beta_reg_1710 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        cosh2_load_reg_2258 <= cosh2_q0;
        select_ln151_22_reg_2243 <= select_ln151_22_fu_1612_p3;
        select_ln151_23_reg_2248 <= select_ln151_23_fu_1620_p3;
        sinh3_load_reg_2253 <= sinh3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_1695 <= i_fu_252_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln108_fu_268_p2 == 1'd1))) begin
        icmp_ln116_reg_1721 <= icmp_ln116_fu_282_p2;
        icmp_ln122_reg_1726 <= icmp_ln122_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        mul_ln169_1_reg_2287 <= grp_fu_1646_p2;
        mul_ln171_1_reg_2292 <= grp_fu_1658_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        result_cosh_reg_2297 <= result_cosh_fu_1664_p2;
        trunc_ln6_reg_2302 <= {{add_ln171_fu_1669_p2[31:12]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        result_reg_2312 <= grp_fu_1687_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        select_ln137_10_reg_2027 <= select_ln137_10_fu_1078_p3;
        select_ln137_11_reg_2033 <= select_ln137_11_fu_1085_p3;
        select_ln137_9_reg_2021 <= select_ln137_9_fu_1071_p3;
        tmp_30_reg_2038 <= select_ln137_11_fu_1085_p3[32'd31];
        tmp_31_reg_2044 <= {{select_ln137_10_fu_1078_p3[28:8]}};
        tmp_32_reg_2049 <= {{select_ln137_9_fu_1071_p3[26:8]}};
        tmp_33_reg_2054 <= select_ln137_11_fu_1085_p3[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        select_ln137_12_reg_2136 <= select_ln137_12_fu_1341_p3;
        select_ln137_13_reg_2142 <= select_ln137_13_fu_1348_p3;
        select_ln137_14_reg_2148[3] <= select_ln137_14_fu_1355_p3[3];
        tmp_43_reg_2154 <= {{select_ln137_13_fu_1348_p3[28:10]}};
        tmp_44_reg_2159 <= {{select_ln137_12_fu_1341_p3[26:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        select_ln137_17_reg_2201 <= select_ln137_17_fu_1471_p3;
        select_ln151_19_reg_2206 <= select_ln151_19_fu_1511_p3;
        select_ln151_20_reg_2212 <= select_ln151_20_fu_1519_p3;
        select_ln151_21_reg_2218[2] <= select_ln151_21_fu_1535_p3[2];
        tmp_50_reg_2223 <= {{select_ln151_19_fu_1511_p3[28:12]}};
        tmp_51_reg_2228 <= {{select_ln151_20_fu_1519_p3[26:12]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        select_ln137_1_reg_1847 <= select_ln137_1_fu_634_p3;
        select_ln137_5_reg_1862 <= select_ln137_5_fu_666_p3;
        select_ln137_reg_1842 <= select_ln137_fu_627_p3;
        tmp_13_reg_1852 <= {{select_ln137_1_fu_634_p3[27:4]}};
        tmp_14_reg_1857 <= {{select_ln137_fu_627_p3[12:4]}};
        tmp_15_reg_1867 <= select_ln137_5_fu_666_p3[32'd31];
        tmp_18_reg_1873 <= select_ln137_5_fu_666_p3[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        select_ln137_8_reg_1976[2] <= select_ln137_8_fu_951_p3[2];
select_ln137_8_reg_1976[6 : 5] <= select_ln137_8_fu_951_p3[6 : 5];
        select_ln151_10_reg_1954 <= select_ln151_10_fu_917_p3;
        select_ln151_11_reg_1960 <= select_ln151_11_fu_924_p3;
        tmp_24_reg_1966 <= {{select_ln151_10_fu_917_p3[28:7]}};
        tmp_25_reg_1971 <= {{select_ln151_11_fu_924_p3[26:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        select_ln151_6_reg_1782[2] <= select_ln151_6_fu_400_p3[2];
select_ln151_6_reg_1782[10] <= select_ln151_6_fu_400_p3[10];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state69))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        A_we0 = 1'b1;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln101_fu_246_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln101_fu_246_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        cosh2_ce0 = 1'b1;
    end else begin
        cosh2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_1687_ap_start = 1'b1;
    end else begin
        grp_fu_1687_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        idx_ce0 = 1'b1;
    end else begin
        idx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sinh3_ce0 = 1'b1;
    end else begin
        sinh3_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln101_fu_246_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln108_fu_268_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = A_addr_reg_1705;

assign A_d0 = result_0_reg_234;

assign add_ln137_1_fu_577_p2 = (add_ln137_fu_572_p2 + select_ln137_2_fu_565_p3);

assign add_ln137_2_fu_998_p2 = ($signed(add_ln151_8_reg_1937) + $signed(32'd4294967246));

assign add_ln137_3_fu_1003_p2 = (add_ln137_2_fu_998_p2 + select_ln137_8_reg_1976);

assign add_ln137_4_fu_1382_p2 = ($signed(add_ln151_12_reg_2109) + $signed(32'd4294967292));

assign add_ln137_5_fu_1387_p2 = (add_ln137_4_fu_1382_p2 + select_ln137_14_reg_2148);

assign add_ln137_fu_572_p2 = ($signed(add_ln151_4_reg_1787) + $signed(32'd4294967040));

assign add_ln140_1_fu_1036_p2 = (add_ln151_8_reg_1937 + select_ln137_8_reg_1976);

assign add_ln140_2_fu_1416_p2 = (add_ln151_12_reg_2109 + select_ln137_14_reg_2148);

assign add_ln140_fu_591_p2 = (add_ln151_4_reg_1787 + select_ln137_2_fu_565_p3);

assign add_ln144_1_fu_712_p2 = ($signed(zext_ln137_fu_688_p1) + $signed(sext_ln138_1_fu_694_p1));

assign add_ln144_2_fu_974_p2 = ($signed(select_ln151_11_reg_1960) + $signed(sext_ln138_2_fu_958_p1));

assign add_ln144_3_fu_1056_p2 = ($signed(select_ln137_6_reg_1982) + $signed(sext_ln138_3_fu_1040_p1));

assign add_ln144_4_fu_1331_p2 = ($signed(select_ln151_17_reg_2103) + $signed(sext_ln138_4_fu_1315_p1));

assign add_ln144_5_fu_1420_p2 = ($signed(select_ln137_12_reg_2136) + $signed(sext_ln138_5_fu_1400_p1));

assign add_ln144_fu_616_p2 = ($signed(select_ln151_5_reg_1809) + $signed(sext_ln138_fu_599_p1));

assign add_ln145_1_fu_718_p2 = ($signed(sext_ln137_fu_691_p1) + $signed(zext_ln139_1_fu_703_p1));

assign add_ln145_2_fu_979_p2 = ($signed(select_ln151_10_reg_1954) + $signed(sext_ln139_fu_966_p1));

assign add_ln145_3_fu_1061_p2 = ($signed(select_ln137_7_reg_1988) + $signed(sext_ln139_1_fu_1048_p1));

assign add_ln145_4_fu_1336_p2 = ($signed(select_ln151_16_reg_2097) + $signed(sext_ln139_2_fu_1323_p1));

assign add_ln145_5_fu_1425_p2 = ($signed(select_ln137_13_reg_2142) + $signed(sext_ln139_3_fu_1408_p1));

assign add_ln145_fu_621_p2 = ($signed(sext_ln151_1_fu_596_p1) + $signed(zext_ln139_fu_607_p1));

assign add_ln146_1_fu_1066_p2 = ($signed(add_ln137_3_reg_1994) + $signed(32'd4294967246));

assign add_ln146_2_fu_1466_p2 = ($signed(add_ln137_5_reg_2164) + $signed(32'd4294967292));

assign add_ln146_fu_661_p2 = ($signed(add_ln137_1_reg_1825) + $signed(32'd4294967040));

assign add_ln151_10_fu_1179_p2 = (add_ln151_9_fu_1174_p2 + select_ln151_15_fu_1167_p3);

assign add_ln151_11_fu_1268_p2 = ($signed(add_ln151_10_reg_2071) + $signed(32'd4294967288));

assign add_ln151_12_fu_1273_p2 = (add_ln151_11_fu_1268_p2 + select_ln151_18_fu_1261_p3);

assign add_ln151_13_fu_1568_p2 = ($signed(select_ln137_17_reg_2201) + $signed(32'd4294967294));

assign add_ln151_14_fu_1573_p2 = (add_ln151_13_fu_1568_p2 + select_ln151_21_reg_2218);

assign add_ln151_1_fu_374_p2 = ($signed(add_ln151_reg_1750) + $signed(32'd4294966250));

assign add_ln151_2_fu_379_p2 = (add_ln151_1_fu_374_p2 + select_ln151_3_reg_1761);

assign add_ln151_3_fu_407_p2 = ($signed(add_ln151_2_reg_1766) + $signed(32'd4294966782));

assign add_ln151_4_fu_412_p2 = (add_ln151_3_fu_407_p2 + select_ln151_6_reg_1782);

assign add_ln151_5_fu_765_p2 = ($signed(select_ln137_5_reg_1862) + $signed(32'd4294967168));

assign add_ln151_6_fu_770_p2 = (add_ln151_5_fu_765_p2 + select_ln151_9_fu_758_p3);

assign add_ln151_7_fu_864_p2 = ($signed(add_ln151_6_reg_1899) + $signed(32'd4294967196));

assign add_ln151_8_fu_869_p2 = (add_ln151_7_fu_864_p2 + select_ln151_12_fu_857_p3);

assign add_ln151_9_fu_1174_p2 = ($signed(select_ln137_11_reg_2033) + $signed(32'd4294967280));

assign add_ln151_fu_345_p2 = (beta_1_reg_1736 + select_ln151_fu_338_p3);

assign add_ln158_1_fu_812_p2 = ($signed(sext_ln137_1_fu_792_p1) + $signed(sext_ln152_1_fu_795_p1));

assign add_ln158_2_fu_907_p2 = ($signed(select_ln151_8_reg_1921) + $signed(sext_ln152_2_fu_891_p1));

assign add_ln158_3_fu_1143_p2 = ($signed(select_ln137_9_reg_2021) + $signed(sext_ln152_3_fu_1127_p1));

assign add_ln158_4_fu_1237_p2 = ($signed(select_ln151_14_reg_2065) + $signed(sext_ln152_4_fu_1221_p1));

assign add_ln158_5_fu_1501_p2 = ($signed(select_ln137_15_reg_2179) + $signed(sext_ln152_5_fu_1485_p1));

assign add_ln158_6_fu_1602_p2 = ($signed(select_ln151_20_reg_2212) + $signed(sext_ln152_6_fu_1586_p1));

assign add_ln158_fu_519_p2 = ($signed(select_ln151_2_fu_472_p3) + $signed(sext_ln152_fu_489_p1));

assign add_ln159_1_fu_818_p2 = ($signed(select_ln137_4_reg_1883) + $signed(sext_ln153_fu_804_p1));

assign add_ln159_2_fu_912_p2 = ($signed(select_ln151_7_reg_1915) + $signed(sext_ln153_1_fu_899_p1));

assign add_ln159_3_fu_1148_p2 = ($signed(select_ln137_10_reg_2027) + $signed(sext_ln153_2_fu_1135_p1));

assign add_ln159_4_fu_1242_p2 = ($signed(select_ln151_13_reg_2059) + $signed(sext_ln153_3_fu_1229_p1));

assign add_ln159_5_fu_1506_p2 = ($signed(select_ln137_16_reg_2185) + $signed(sext_ln153_4_fu_1493_p1));

assign add_ln159_6_fu_1607_p2 = ($signed(select_ln151_19_reg_2206) + $signed(sext_ln153_5_fu_1594_p1));

assign add_ln159_fu_525_p2 = ($signed(sext_ln151_fu_468_p1) + $signed(zext_ln153_fu_509_p1));

assign add_ln171_fu_1669_p2 = (mul_ln171_1_reg_2292 + grp_fu_1652_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign beta_1_fu_325_p2 = (beta_reg_1710 - zext_ln127_fu_321_p1);

assign cosh2_address0 = zext_ln169_fu_1563_p1;

assign grp_fu_1637_p0 = zext_ln169_1_fu_1634_p1;

assign grp_fu_1637_p1 = sext_ln151_3_fu_1631_p1;

assign grp_fu_1646_p0 = zext_ln169_2_fu_1643_p1;

assign grp_fu_1646_p1 = sext_ln151_2_fu_1628_p1;

assign grp_fu_1652_p0 = zext_ln169_2_fu_1643_p1;

assign grp_fu_1652_p1 = sext_ln151_3_fu_1631_p1;

assign grp_fu_1658_p0 = zext_ln169_1_fu_1634_p1;

assign grp_fu_1658_p1 = sext_ln151_2_fu_1628_p1;

assign i_fu_252_p2 = (i_0_reg_223 + 10'd1);

assign icmp_ln101_fu_246_p2 = ((i_0_reg_223 == 10'd1000) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_268_p2 = (($signed(beta_reg_1710) < $signed(32'd20480)) ? 1'b1 : 1'b0);

assign icmp_ln116_fu_282_p2 = (($signed(tmp_fu_273_p4) > $signed(19'd0)) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_297_p2 = (($signed(tmp_1_fu_288_p4) > $signed(20'd0)) ? 1'b1 : 1'b0);

assign idx_address0 = zext_ln105_fu_258_p1;

assign lshr_ln_fu_499_p4 = {{select_ln151_2_fu_472_p3[12:3]}};

assign result_cosh_fu_1664_p2 = (grp_fu_1637_p2 + mul_ln169_1_reg_2287);

assign select_ln116_fu_306_p3 = ((icmp_ln116_reg_1721[0:0] === 1'b1) ? 3'd4 : zext_ln116_fu_303_p1);

assign select_ln137_10_fu_1078_p3 = ((tmp_27_reg_1999[0:0] === 1'b1) ? sub_ln139_3_fu_1051_p2 : add_ln145_3_fu_1061_p2);

assign select_ln137_11_fu_1085_p3 = ((tmp_27_reg_1999[0:0] === 1'b1) ? add_ln140_1_reg_2016 : add_ln146_1_fu_1066_p2);

assign select_ln137_12_fu_1341_p3 = ((tmp_38_reg_2115[0:0] === 1'b1) ? sub_ln138_4_fu_1318_p2 : add_ln144_4_fu_1331_p2);

assign select_ln137_13_fu_1348_p3 = ((tmp_38_reg_2115[0:0] === 1'b1) ? sub_ln139_4_fu_1326_p2 : add_ln145_4_fu_1336_p2);

assign select_ln137_14_fu_1355_p3 = ((tmp_41_reg_2131[0:0] === 1'b1) ? 32'd8 : 32'd0);

assign select_ln137_15_fu_1430_p3 = ((tmp_42_fu_1392_p3[0:0] === 1'b1) ? sub_ln138_5_fu_1403_p2 : add_ln144_5_fu_1420_p2);

assign select_ln137_16_fu_1438_p3 = ((tmp_42_fu_1392_p3[0:0] === 1'b1) ? sub_ln139_5_fu_1411_p2 : add_ln145_5_fu_1425_p2);

assign select_ln137_17_fu_1471_p3 = ((tmp_42_reg_2169[0:0] === 1'b1) ? add_ln140_2_reg_2174 : add_ln146_2_fu_1466_p2);

assign select_ln137_1_fu_634_p3 = ((tmp_8_reg_1793[0:0] === 1'b1) ? sub_ln139_fu_610_p2 : add_ln145_fu_621_p2);

assign select_ln137_2_fu_565_p3 = ((tmp_11_reg_1799[0:0] === 1'b1) ? 32'd512 : 32'd0);

assign select_ln137_3_fu_724_p3 = ((tmp_12_reg_1830[0:0] === 1'b1) ? sub_ln138_1_fu_697_p2 : add_ln144_1_fu_712_p2);

assign select_ln137_4_fu_731_p3 = ((tmp_12_reg_1830[0:0] === 1'b1) ? sub_ln139_1_fu_706_p2 : add_ln145_1_fu_718_p2);

assign select_ln137_5_fu_666_p3 = ((tmp_12_reg_1830[0:0] === 1'b1) ? add_ln140_reg_1837 : add_ln146_fu_661_p2);

assign select_ln137_6_fu_984_p3 = ((tmp_23_reg_1943[0:0] === 1'b1) ? sub_ln138_2_fu_961_p2 : add_ln144_2_fu_974_p2);

assign select_ln137_7_fu_991_p3 = ((tmp_23_reg_1943[0:0] === 1'b1) ? sub_ln139_2_fu_969_p2 : add_ln145_2_fu_979_p2);

assign select_ln137_8_fu_951_p3 = ((tmp_26_reg_1949[0:0] === 1'b1) ? 32'd100 : 32'd0);

assign select_ln137_9_fu_1071_p3 = ((tmp_27_reg_1999[0:0] === 1'b1) ? sub_ln138_3_fu_1043_p2 : add_ln144_3_fu_1056_p2);

assign select_ln137_fu_627_p3 = ((tmp_8_reg_1793[0:0] === 1'b1) ? sub_ln138_fu_602_p2 : add_ln144_fu_616_p2);

assign select_ln151_10_fu_917_p3 = ((tmp_19_reg_1904[0:0] === 1'b1) ? sub_ln153_2_fu_902_p2 : add_ln159_2_fu_912_p2);

assign select_ln151_11_fu_924_p3 = ((tmp_19_reg_1904[0:0] === 1'b1) ? sub_ln152_2_fu_894_p2 : add_ln158_2_fu_907_p2);

assign select_ln151_12_fu_857_p3 = ((tmp_22_reg_1910[0:0] === 1'b1) ? 32'd200 : 32'd0);

assign select_ln151_13_fu_1153_p3 = ((tmp_30_reg_2038[0:0] === 1'b1) ? sub_ln153_3_fu_1138_p2 : add_ln159_3_fu_1148_p2);

assign select_ln151_14_fu_1160_p3 = ((tmp_30_reg_2038[0:0] === 1'b1) ? sub_ln152_3_fu_1130_p2 : add_ln158_3_fu_1143_p2);

assign select_ln151_15_fu_1167_p3 = ((tmp_33_reg_2054[0:0] === 1'b1) ? 32'd32 : 32'd0);

assign select_ln151_16_fu_1247_p3 = ((tmp_34_reg_2076[0:0] === 1'b1) ? sub_ln153_4_fu_1232_p2 : add_ln159_4_fu_1242_p2);

assign select_ln151_17_fu_1254_p3 = ((tmp_34_reg_2076[0:0] === 1'b1) ? sub_ln152_4_fu_1224_p2 : add_ln158_4_fu_1237_p2);

assign select_ln151_18_fu_1261_p3 = ((tmp_37_reg_2092[0:0] === 1'b1) ? 32'd16 : 32'd0);

assign select_ln151_19_fu_1511_p3 = ((tmp_45_fu_1477_p3[0:0] === 1'b1) ? sub_ln153_5_fu_1496_p2 : add_ln159_5_fu_1506_p2);

assign select_ln151_1_fu_461_p3 = ((tmp_3_reg_1755[0:0] === 1'b1) ? select_ln153_fu_440_p3 : select_ln159_fu_454_p3);

assign select_ln151_20_fu_1519_p3 = ((tmp_45_fu_1477_p3[0:0] === 1'b1) ? sub_ln152_5_fu_1488_p2 : add_ln158_5_fu_1501_p2);

assign select_ln151_21_fu_1535_p3 = ((tmp_48_fu_1527_p3[0:0] === 1'b1) ? 32'd4 : 32'd0);

assign select_ln151_22_fu_1612_p3 = ((tmp_49_fu_1578_p3[0:0] === 1'b1) ? sub_ln153_6_fu_1597_p2 : add_ln159_6_fu_1607_p2);

assign select_ln151_23_fu_1620_p3 = ((tmp_49_fu_1578_p3[0:0] === 1'b1) ? sub_ln152_6_fu_1589_p2 : add_ln158_6_fu_1602_p2);

assign select_ln151_2_fu_472_p3 = ((tmp_3_reg_1755[0:0] === 1'b1) ? select_ln152_fu_433_p3 : select_ln158_fu_447_p3);

assign select_ln151_3_fu_366_p3 = ((tmp_4_fu_358_p3[0:0] === 1'b1) ? 32'd2092 : 32'd0);

assign select_ln151_4_fu_531_p3 = ((tmp_5_reg_1771[0:0] === 1'b1) ? sub_ln153_fu_513_p2 : add_ln159_fu_525_p2);

assign select_ln151_5_fu_538_p3 = ((tmp_5_reg_1771[0:0] === 1'b1) ? sub_ln152_fu_493_p2 : add_ln158_fu_519_p2);

assign select_ln151_6_fu_400_p3 = ((tmp_7_reg_1777[0:0] === 1'b1) ? 32'd1028 : 32'd0);

assign select_ln151_7_fu_823_p3 = ((tmp_15_reg_1867[0:0] === 1'b1) ? sub_ln153_1_fu_807_p2 : add_ln159_1_fu_818_p2);

assign select_ln151_8_fu_830_p3 = ((tmp_15_reg_1867[0:0] === 1'b1) ? sub_ln152_1_fu_798_p2 : add_ln158_1_fu_812_p2);

assign select_ln151_9_fu_758_p3 = ((tmp_18_reg_1873[0:0] === 1'b1) ? 32'd256 : 32'd0);

assign select_ln151_fu_338_p3 = ((tmp_2_reg_1741[0:0] === 1'b1) ? 32'd2249 : 32'd4294965047);

assign select_ln152_fu_433_p3 = ((tmp_2_reg_1741[0:0] === 1'b1) ? 13'd5563 : 13'd4327);

assign select_ln153_fu_440_p3 = ((tmp_2_reg_1741[0:0] === 1'b1) ? 13'd4484 : 13'd1236);

assign select_ln158_fu_447_p3 = ((tmp_2_reg_1741[0:0] === 1'b1) ? 13'd4327 : 13'd5563);

assign select_ln159_fu_454_p3 = ((tmp_2_reg_1741[0:0] === 1'b1) ? 13'd6956 : 13'd3708);

assign sext_ln105_fu_263_p1 = $signed(idx_q0);

assign sext_ln137_1_fu_792_p1 = select_ln137_3_reg_1878;

assign sext_ln137_fu_691_p1 = select_ln137_1_reg_1847;

assign sext_ln138_1_fu_694_p1 = $signed(tmp_13_reg_1852);

assign sext_ln138_2_fu_958_p1 = $signed(tmp_24_reg_1966);

assign sext_ln138_3_fu_1040_p1 = $signed(tmp_28_reg_2006);

assign sext_ln138_4_fu_1315_p1 = $signed(tmp_39_reg_2121);

assign sext_ln138_5_fu_1400_p1 = $signed(tmp_43_reg_2154);

assign sext_ln138_fu_599_p1 = $signed(tmp_9_reg_1815);

assign sext_ln139_1_fu_1048_p1 = $signed(tmp_29_reg_2011);

assign sext_ln139_2_fu_1323_p1 = $signed(tmp_40_reg_2126);

assign sext_ln139_3_fu_1408_p1 = $signed(tmp_44_reg_2159);

assign sext_ln139_fu_966_p1 = $signed(tmp_25_reg_1971);

assign sext_ln151_1_fu_596_p1 = select_ln151_4_reg_1804;

assign sext_ln151_2_fu_1628_p1 = $signed(select_ln151_22_reg_2243);

assign sext_ln151_3_fu_1631_p1 = $signed(select_ln151_23_reg_2248);

assign sext_ln151_fu_468_p1 = select_ln151_1_fu_461_p3;

assign sext_ln152_1_fu_795_p1 = $signed(tmp_16_reg_1889);

assign sext_ln152_2_fu_891_p1 = $signed(tmp_20_reg_1927);

assign sext_ln152_3_fu_1127_p1 = $signed(tmp_31_reg_2044);

assign sext_ln152_4_fu_1221_p1 = $signed(tmp_35_reg_2082);

assign sext_ln152_5_fu_1485_p1 = $signed(tmp_46_reg_2191);

assign sext_ln152_6_fu_1586_p1 = $signed(tmp_50_reg_2223);

assign sext_ln152_fu_489_p1 = $signed(tmp_6_fu_479_p4);

assign sext_ln153_1_fu_899_p1 = $signed(tmp_21_reg_1932);

assign sext_ln153_2_fu_1135_p1 = $signed(tmp_32_reg_2049);

assign sext_ln153_3_fu_1229_p1 = $signed(tmp_36_reg_2087);

assign sext_ln153_4_fu_1493_p1 = $signed(tmp_47_reg_2196);

assign sext_ln153_5_fu_1594_p1 = $signed(tmp_51_reg_2228);

assign sext_ln153_fu_804_p1 = $signed(tmp_17_reg_1894);

assign shl_ln_fu_313_p3 = {{select_ln116_fu_306_p3}, {12'd0}};

assign sinh3_address0 = zext_ln169_fu_1563_p1;

assign sub_ln138_1_fu_697_p2 = ($signed(zext_ln137_fu_688_p1) - $signed(sext_ln138_1_fu_694_p1));

assign sub_ln138_2_fu_961_p2 = ($signed(select_ln151_11_reg_1960) - $signed(sext_ln138_2_fu_958_p1));

assign sub_ln138_3_fu_1043_p2 = ($signed(select_ln137_6_reg_1982) - $signed(sext_ln138_3_fu_1040_p1));

assign sub_ln138_4_fu_1318_p2 = ($signed(select_ln151_17_reg_2103) - $signed(sext_ln138_4_fu_1315_p1));

assign sub_ln138_5_fu_1403_p2 = ($signed(select_ln137_12_reg_2136) - $signed(sext_ln138_5_fu_1400_p1));

assign sub_ln138_fu_602_p2 = ($signed(select_ln151_5_reg_1809) - $signed(sext_ln138_fu_599_p1));

assign sub_ln139_1_fu_706_p2 = ($signed(sext_ln137_fu_691_p1) - $signed(zext_ln139_1_fu_703_p1));

assign sub_ln139_2_fu_969_p2 = ($signed(select_ln151_10_reg_1954) - $signed(sext_ln139_fu_966_p1));

assign sub_ln139_3_fu_1051_p2 = ($signed(select_ln137_7_reg_1988) - $signed(sext_ln139_1_fu_1048_p1));

assign sub_ln139_4_fu_1326_p2 = ($signed(select_ln151_16_reg_2097) - $signed(sext_ln139_2_fu_1323_p1));

assign sub_ln139_5_fu_1411_p2 = ($signed(select_ln137_13_reg_2142) - $signed(sext_ln139_3_fu_1408_p1));

assign sub_ln139_fu_610_p2 = ($signed(sext_ln151_1_fu_596_p1) - $signed(zext_ln139_fu_607_p1));

assign sub_ln152_1_fu_798_p2 = ($signed(sext_ln137_1_fu_792_p1) - $signed(sext_ln152_1_fu_795_p1));

assign sub_ln152_2_fu_894_p2 = ($signed(select_ln151_8_reg_1921) - $signed(sext_ln152_2_fu_891_p1));

assign sub_ln152_3_fu_1130_p2 = ($signed(select_ln137_9_reg_2021) - $signed(sext_ln152_3_fu_1127_p1));

assign sub_ln152_4_fu_1224_p2 = ($signed(select_ln151_14_reg_2065) - $signed(sext_ln152_4_fu_1221_p1));

assign sub_ln152_5_fu_1488_p2 = ($signed(select_ln137_15_reg_2179) - $signed(sext_ln152_5_fu_1485_p1));

assign sub_ln152_6_fu_1589_p2 = ($signed(select_ln151_20_reg_2212) - $signed(sext_ln152_6_fu_1586_p1));

assign sub_ln152_fu_493_p2 = ($signed(select_ln151_2_fu_472_p3) - $signed(sext_ln152_fu_489_p1));

assign sub_ln153_1_fu_807_p2 = ($signed(select_ln137_4_reg_1883) - $signed(sext_ln153_fu_804_p1));

assign sub_ln153_2_fu_902_p2 = ($signed(select_ln151_7_reg_1915) - $signed(sext_ln153_1_fu_899_p1));

assign sub_ln153_3_fu_1138_p2 = ($signed(select_ln137_10_reg_2027) - $signed(sext_ln153_2_fu_1135_p1));

assign sub_ln153_4_fu_1232_p2 = ($signed(select_ln151_13_reg_2059) - $signed(sext_ln153_3_fu_1229_p1));

assign sub_ln153_5_fu_1496_p2 = ($signed(select_ln137_16_reg_2185) - $signed(sext_ln153_4_fu_1493_p1));

assign sub_ln153_6_fu_1597_p2 = ($signed(select_ln151_19_reg_2206) - $signed(sext_ln153_5_fu_1594_p1));

assign sub_ln153_fu_513_p2 = ($signed(sext_ln151_fu_468_p1) - $signed(zext_ln153_fu_509_p1));

assign tmp_1_fu_288_p4 = {{beta_reg_1710[31:12]}};

assign tmp_42_fu_1392_p3 = add_ln137_5_fu_1387_p2[32'd31];

assign tmp_45_fu_1477_p3 = select_ln137_17_fu_1471_p3[32'd31];

assign tmp_48_fu_1527_p3 = select_ln137_17_fu_1471_p3[32'd31];

assign tmp_49_fu_1578_p3 = add_ln151_14_fu_1573_p2[32'd31];

assign tmp_4_fu_358_p3 = add_ln151_fu_345_p2[32'd31];

assign tmp_6_fu_479_p4 = {{select_ln151_1_fu_461_p3[12:3]}};

assign tmp_fu_273_p4 = {{beta_reg_1710[31:13]}};

assign zext_ln105_fu_258_p1 = i_0_reg_223;

assign zext_ln116_fu_303_p1 = icmp_ln122_reg_1726;

assign zext_ln127_fu_321_p1 = shl_ln_fu_313_p3;

assign zext_ln137_fu_688_p1 = select_ln137_reg_1842;

assign zext_ln139_1_fu_703_p1 = tmp_14_reg_1857;

assign zext_ln139_fu_607_p1 = tmp_10_reg_1820;

assign zext_ln153_fu_509_p1 = lshr_ln_fu_499_p4;

assign zext_ln169_1_fu_1634_p1 = sinh3_load_reg_2253;

assign zext_ln169_2_fu_1643_p1 = cosh2_load_reg_2258;

assign zext_ln169_fu_1563_p1 = select_ln116_reg_1731;

always @ (posedge ap_clk) begin
    select_ln116_reg_1731[1] <= 1'b0;
    select_ln151_3_reg_1761[1:0] <= 2'b00;
    select_ln151_3_reg_1761[4:4] <= 1'b0;
    select_ln151_3_reg_1761[10:6] <= 5'b00000;
    select_ln151_3_reg_1761[31:12] <= 20'b00000000000000000000;
    select_ln151_6_reg_1782[1:0] <= 2'b00;
    select_ln151_6_reg_1782[9:3] <= 7'b0000000;
    select_ln151_6_reg_1782[31:11] <= 21'b000000000000000000000;
    select_ln137_8_reg_1976[1:0] <= 2'b00;
    select_ln137_8_reg_1976[4:3] <= 2'b00;
    select_ln137_8_reg_1976[31:7] <= 25'b0000000000000000000000000;
    select_ln137_14_reg_2148[2:0] <= 3'b000;
    select_ln137_14_reg_2148[31:4] <= 28'b0000000000000000000000000000;
    select_ln151_21_reg_2218[1:0] <= 2'b00;
    select_ln151_21_reg_2218[31:3] <= 29'b00000000000000000000000000000;
end

endmodule //loop_imperfect
