// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2021 Shrirang Bagul <shrirang.bagul@canonical.com>
 */

/dts-v1/;

#include "dt-bindings/leds/leds-pca955x.h"
#include "dt-bindings/usb/pd.h"
#include "imx8mp-x8high35-som.dtsi"

/ {
	model = "Honeywell i.MX8MP X8High35 BMS";
	compatible = "Honeywell,x8high35-bms", "fsl,imx8mp";

	aliases {
		rtc0 = &rtc;
		rtc1 = &snvs_rtc;
		watchdog0 = &rtc;
		watchdog1 = &wdog1;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x0 0x8000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0xc0000000>;
			linux,cma-default;
		};

		rpmsg_reserved: rpmsg@55800000 {
			no-map;
			reg = <0x0 0x55800000 0x0 0x800000>;
		};
	};

	leds {
		compatible = "gpio-leds";
		/delete-property/pinctrl-0;
		/delete-property/pinctrl-names;
		status = "disabled";
	};

	clk20m: oscillator-0 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency  = <24000000>;
		clock-output-names = "clk20m";
	};

	firmware {
		optee {
			compatible = "linaro,optee-tz";
			method = "smc";
		};
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpiokeys>;

		s1 {
			label = "s1";
			gpios = <&gpio3 19 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_ESC>;
			wakeup-source;
		};
	};

	reg_can1_stby: regulator-can1-stby {
		compatible = "regulator-fixed";
		regulator-name = "can1-stby";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_flexcan1_reg>;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio1 8 GPIO_ACTIVE_HIGH>;
		regulator-always-on;
		enable-active-high;
	};

	reg_bt_power: regulator-bt-power {
		compatible = "regulator-fixed";
		regulator-name = "bt_power";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_bt_reg>;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio3 25 GPIO_ACTIVE_HIGH>;
		enable-active-high;
		regulator-always-on;
	};


	reg_wifi_power: regulator-wifi-power {
		compatible = "regulator-fixed";
		regulator-name = "wifi_power";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_wifi_reg>;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio3 24 GPIO_ACTIVE_HIGH>;
		enable-active-high;
		regulator-always-on;
		startup-delay-us = <10000>;
		off-on-delay-us = <12000>;
	};

	reg_v_1v8: regulator-v-1v8 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ldo5>;
		compatible = "regulator-gpio";
		regulator-name = "v_1v8";
		regulator-max-microvolt = <1800000>;
		regulator-min-microvolt = <1800000>;
		gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
		states = <1800000 0x1>;
		regulator-always-on;
		regulator-boot-on;
	};

	reg_v_3v3: regulator-v-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "v_3v3";
		regulator-max-microvolt = <3300000>;
		regulator-min-microvolt = <3300000>;
		regulator-always-on;
	};

	reg_v_5v0: regulator-v-5v0 {
		compatible = "regulator-fixed";
		regulator-name = "v_5v0";
		regulator-max-microvolt = <5000000>;
		regulator-min-microvolt = <5000000>;
		regulator-always-on;
	};

	wdoggpio: watchdog {
		compatible = "linux,wdt-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_wdoggpio>;
		gpios = <&gpio1 0 GPIO_ACTIVE_LOW>;
		hw_algo = "toggle";
		hw_margin_ms = <60000>;
		always-running;
	};
};

&ecspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_uart_exp1_int>;
	cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
	num-cs = <1>;
	status = "okay";

	#address-cells = <1>;
	#size-cells = <0>;

	/* UART Port A <--> RS-485 UART */
	/* UART Port B <--> FFT UART */
	uart_exp1@0 {
		compatible = "nxp,sc16is752";
		reg = <0>;
		interrupt-parent = <&gpio4>;
		interrupts = <0 IRQ_TYPE_EDGE_FALLING>;
		clock-frequency = <24000000>;
		spi-max-frequency = <2000000>;

        gpio-controller;
		#gpio-cells = <2>;
		gpio-line-names =
			"MMI_PWR_EN", "MMI_PWR_OK",	"RS422_MODE", "GPIO3",
			"GPIO4", "GPIO5", "GPIO6", "GPIO7";
    };
};

&ecspi2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_uart_exp2_int>;
	cs-gpios =	<&gpio5 13 GPIO_ACTIVE_LOW>;
	num-cs = <1>;
	status = "okay";

	#address-cells = <1>;
	#size-cells = <0>;

	/* UART Port A <--> Wifi BT UART */
	/* UART Port B <--> BLE5 ZigBee UART */
	uart_exp2@0 {
		compatible = "nxp,sc16is752";
		reg = <0>;
		interrupt-parent = <&gpio4>;
		interrupts = <19 IRQ_TYPE_EDGE_FALLING>;
		clock-frequency = <24000000>;
		spi-max-frequency = <2000000>;

		gpio-controller;
		#gpio-cells = <2>;
		gpio-line-names =
			"BLE5_ZIGBEE_RESET_B", "BLE5_ZIGBEE_INT_B",
			"GPIO2", "GPIO3", "GPIO4",
			"GPIO5", "GPIO6", "GPIO7";
    };
};

&eqos {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_eqos>;
	phy-mode = "rgmii-id";
	phy-reset-gpios = <&gpio4 22 GPIO_ACTIVE_LOW>;
	phy-handle = <&ethphy0>;
	nvmem-cells = <&eth_mac2>;
	nvmem-cell-names = "mac-address";
	nvmem_macaddr_swap;
	status = "okay";

	mdio {
		compatible = "snps,dwmac-mdio";
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@3 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <3>;
			eee-broken-1000t;
			eee-broken-100tx;
			eee-broken-10gt;
		};
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec>;
	phy-mode = "rgmii-id";
	fsl,magic-packet;
	status = "okay";

	fixed-link {
		speed = <1000>;
		full-duplex;
	};

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy1: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <0>;
			phy-mode = "mii";
			max-speed = <10>;
		};
	};

};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	xceiver-supply = <&reg_can1_stby>;
	status = "okay";
};

&flexspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi>;
	status = "okay";

	flash@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible ="mb85rq4ml", "jedec,spi-nor";
		spi-max-frequency = <40000000>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;

		/* a 512K partition */
		partition@0 {
			label = "fram";
			reg = <0x0 0x80000>;
		};
	};
};

&i2c3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	clock-frequency = <100000>;
	status = "okay";

	switch: switch@5f {
		compatible = "microchip,ksz9897";
		reg = <0x5f>;
		phy-mode = "rgmii-id";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				label = "lan1";
			};

			port@1 {
				reg = <1>;
				label = "lan2";
			};

			port@3 {
				reg = <3>;
				label = "lan4";
			};

			port@4 {
				reg = <4>;
				label = "lan5";
			};

			port@5 {
				reg = <5>;
				label = "t1l";
			};

			port@6 {
				reg = <6>;
				label = "cpu";
				ethernet = <&fec>;
				phy-mode = "rgmii-id";
				fixed-link {
					speed = <1000>;
					full-duplex;
				};
			};
		};
	};
};

&i2c4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	clock-frequency = <100000>;
	status = "okay";

	led_driver_0: pca9552@60 {
		compatible = "nxp,pca9552";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x60>;

		led@0 {
			label = "green:tx1";
			reg = <0>;
			type = <PCA955X_TYPE_LED>;
		};

		led@1 {
			label = "red:tx1";
			reg = <1>;
			type = <PCA955X_TYPE_LED>;
		};

		led@2 {
			label = "green:rx1";
			reg = <2>;
			type = <PCA955X_TYPE_LED>;
		};

		led@3 {
			label = "red:rx1";
			reg = <3>;
			type = <PCA955X_TYPE_LED>;
		};

		led@4 {
			label = "green:tx2";
			reg = <4>;
			type = <PCA955X_TYPE_LED>;
		};

		led@5 {
			label = "red:tx2";
			reg = <5>;
			type = <PCA955X_TYPE_LED>;
		};

		led@6 {
			label = "green:rx2";
			reg = <6>;
			type = <PCA955X_TYPE_LED>;
		};

		led@7 {
			label = "red:rx2";
			reg = <7>;
			type = <PCA955X_TYPE_LED>;
		};

		led@8 {
			label = "green:tx3";
			reg = <8>;
			type = <PCA955X_TYPE_LED>;
		};

		led@9 {
			label = "red:tx3";
			reg = <9>;
			type = <PCA955X_TYPE_LED>;
		};

		led@10 {
			label = "green:rx3";
			reg = <10>;
			type = <PCA955X_TYPE_LED>;
		};

		led@11 {
			label = "red:rx3";
			reg = <11>;
			type = <PCA955X_TYPE_LED>;
		};

		led@12 {
			label = "green:tx4";
			reg = <12>;
			type = <PCA955X_TYPE_LED>;
		};

		led@13 {
			label = "red:tx4";
			reg = <13>;
			type = <PCA955X_TYPE_LED>;
		};

		led@14 {
			label = "green:rx4";
			reg = <14>;
			type = <PCA955X_TYPE_LED>;
		};

		led@15 {
			label = "red:rx4";
			reg = <15>;
			type = <PCA955X_TYPE_LED>;
		};
	};

	led_driver_1: pca9552@61 {
		compatible = "nxp,pca9552";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x61>;

		led@0 {
			label = "green:tx5";
			reg = <0>;
			type = <PCA955X_TYPE_LED>;
		};

		led@1 {
			label = "red:tx5";
			reg = <1>;
			type = <PCA955X_TYPE_LED>;
		};

		led@2 {
			label = "green:rx5";
			reg = <2>;
			type = <PCA955X_TYPE_LED>;
		};

		led@3 {
			label = "red:rx5";
			reg = <3>;
			type = <PCA955X_TYPE_LED>;
		};

		led@4 {
			label = "green:status";
			reg = <4>;
			type = <PCA955X_TYPE_LED>;
		};

		led@5 {
			label = "red:status";
			reg = <5>;
			type = <PCA955X_TYPE_LED>;
		};

		led@6 {
			label = "green:wifi";
			reg = <6>;
			type = <PCA955X_TYPE_LED>;
		};

		led@7 {
			label = "red:wifi";
			reg = <7>;
			type = <PCA955X_TYPE_LED>;
		};

		led@8 {
			label = "green:bluetooth";
			reg = <8>;
			type = <PCA955X_TYPE_LED>;
		};

		led@9 {
			label = "red:bluetooth";
			reg = <9>;
			type = <PCA955X_TYPE_LED>;
		};

		led@10 {
			label = "green:alarm_b";
			reg = <10>;
			type = <PCA955X_TYPE_LED>;
		};

		led@11 {
			label = "red:alarm_b";
			reg = <11>;
			type = <PCA955X_TYPE_LED>;
		};
	};
};

&i2c6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c6>;
	clock-frequency = <100000>;
	status = "okay";

	rtc: rtc@68 {
		compatible = "st,m41t83";
		reg = <0x68>;
		interrupt-parent = <&gpio4>;
		interrupts = <25 IRQ_TYPE_LEVEL_LOW>;
		interrupt-names = "rtc-wake";
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	pinctrl_beeper_pwm: beeperpwmgrp {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO10__PWM3_OUT	0x6
		>;
	};

	pinctrl_bt_reg: btreggrp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI5_MCLK__GPIO3_IO25	0x19
		>;
	};

	pinctrl_hog: hoggrp {
		fsl,pins = <
			/* LED_SHUTDOWN_B */
			MX8MP_IOMUXC_SD1_DATA6__GPIO2_IO08	0x19
			/* LED_ALARM_B */
			MX8MP_IOMUXC_SD1_DATA7__GPIO2_IO09	0x19
		>;
	};

	pinctrl_eqos: eqosgrp {
		fsl,pins = <
			MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC	0x3
			MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO	0x3
			MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0	0x91
			MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1	0x91
			MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2	0x91
			MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3	0x91
			MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK	0x91
			MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL	0x91
			MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0		0x1f
			MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1		0x1f
			MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2		0x1f
			MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3		0x1f
			MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL	0x1f
			MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x1f
			MX8MP_IOMUXC_SAI2_RXC__GPIO4_IO22		0x19
		>;
	};

	pinctrl_ecspi1: ecspi1grp {
		fsl,pins = <
			MX8MP_IOMUXC_ECSPI1_SCLK__ECSPI1_SCLK	0x82
			MX8MP_IOMUXC_ECSPI1_MISO__ECSPI1_MISO	0x82
			MX8MP_IOMUXC_ECSPI1_MOSI__ECSPI1_MOSI	0x82
			MX8MP_IOMUXC_ECSPI1_SS0__GPIO5_IO09	0x82
		>;
	};

	pinctrl_ecspi2: ecspi2grp {
		fsl,pins = <
			MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK	0x82
			MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO	0x82
			MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI	0x82
			MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13	0x82
		>;
	};

	pinctrl_uart_exp1_int: uartexp1grp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI1_RXFS__GPIO4_IO00	0x19
		>;
	};

	pinctrl_uart_exp2_int: uartexp2grp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19	0x19
		>;
	};

	pinctrl_fec: fecgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI1_RXD2__ENET1_MDC		0x3
			MX8MP_IOMUXC_SAI1_RXD3__ENET1_MDIO		0x3
			MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0		0x91
			MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1		0x91
			MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2		0x91
			MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3		0x91
			MX8MP_IOMUXC_SAI1_TXC__ENET1_RGMII_RXC		0x91
			MX8MP_IOMUXC_SAI1_TXFS__ENET1_RGMII_RX_CTL	0x91
			MX8MP_IOMUXC_SAI1_TXD0__ENET1_RGMII_TD0		0x1f
			MX8MP_IOMUXC_SAI1_TXD1__ENET1_RGMII_TD1		0x1f
			MX8MP_IOMUXC_SAI1_TXD2__ENET1_RGMII_TD2		0x1f
			MX8MP_IOMUXC_SAI1_TXD3__ENET1_RGMII_TD3		0x1f
			MX8MP_IOMUXC_SAI1_TXD4__ENET1_RGMII_TX_CTL	0x1f
			MX8MP_IOMUXC_SAI1_TXD5__ENET1_RGMII_TXC		0x1f
			MX8MP_IOMUXC_SAI1_RXD0__GPIO4_IO02		0x19
		>;
	};

	pinctrl_flexcan1: flexcan1grp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI5_RXD1__CAN1_TX		0x154
			MX8MP_IOMUXC_SAI5_RXD2__CAN1_RX		0x154
		>;
	};

	pinctrl_flexcan2: flexcan2grp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI5_MCLK__CAN2_RX         0x154
			MX8MP_IOMUXC_SAI5_RXD3__CAN2_TX         0x154
		>;
	};

	pinctrl_flexcan1_reg: flexcan1reggrp {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08		0x154   /* CAN1_STBY */
		>;
	};

	pinctrl_flexcan2_reg: flexcan2reggrp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI2_MCLK__GPIO4_IO27      0x154   /* CAN2_STBY */
		>;
	};

	pinctrl_flexspi: flexspigrp {
		fsl,pins = <
			MX8MP_IOMUXC_NAND_ALE__FLEXSPI_A_SCLK		0x1c2
			MX8MP_IOMUXC_NAND_CE0_B__FLEXSPI_A_SS0_B	0x82
			MX8MP_IOMUXC_NAND_DATA00__FLEXSPI_A_DATA00	0x82
			MX8MP_IOMUXC_NAND_DATA01__FLEXSPI_A_DATA01	0x82
			MX8MP_IOMUXC_NAND_DATA02__FLEXSPI_A_DATA02	0x82
			MX8MP_IOMUXC_NAND_DATA03__FLEXSPI_A_DATA03	0x82
		>;
	};

	pinctrl_gpiokeys: gpiokeysgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI5_RXFS__GPIO3_IO19	0x19
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL		0x400001c3
			MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA		0x400001c3
		>;
	};

	pinctrl_i2c4: i2c4grp {
		fsl,pins = <
			MX8MP_IOMUXC_SD1_DATA2__I2C4_SCL	0x400001c3
			MX8MP_IOMUXC_SD1_DATA3__I2C4_SDA 	0x400001c3
		>;
	};

	pinctrl_i2c6: i2c6grp {
		fsl,pins = <
			MX8MP_IOMUXC_SD1_DATA0__I2C6_SCL		0x400001c3
			MX8MP_IOMUXC_SD1_DATA1__I2C6_SDA		0x400001c3
		>;
	};

	pinctrl_ldo5: ldo5grp {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO04__GPIO1_IO04	0x19
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX8MP_IOMUXC_SD1_CLK__UART1_DTE_RX 0x49
			MX8MP_IOMUXC_SD1_CMD__UART1_DTE_TX 0x49
			MX8MP_IOMUXC_SPDIF_EXT_CLK__GPIO5_IO05	0x19
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI3_TXC__UART2_DTE_RX		0x49
			MX8MP_IOMUXC_SAI3_TXFS__UART2_DTE_TX	0x49
			MX8MP_IOMUXC_SPDIF_RX__GPIO5_IO04		0x19
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX8MP_IOMUXC_UART3_TXD__UART3_DCE_TX	0x49
			MX8MP_IOMUXC_UART3_RXD__UART3_DCE_RX	0x49
			MX8MP_IOMUXC_SPDIF_TX__GPIO5_IO03		0x19
		>;
	};

	pinctrl_uart4: uart4grp {
		fsl,pins = <
			MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX	0x49
			MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX	0x49
			MX8MP_IOMUXC_SAI3_MCLK__GPIO5_IO02		0x19
		>;
	};

	pinctrl_uart_exp2_int: uartexp2grp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19	0x19
		>;
	};

	pinctrl_usb1_vbus: usb1grp {
		fsl,pins = <
			MX8MP_IOMUXC_SD1_RESET_B__GPIO2_IO10	0x19
		>;
	};

	pinctrl_usb2_vbus: usb2grp {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO14__GPIO1_IO14	0x19
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x190
			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d0
			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d0
			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d0
			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d0
			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d0
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x194
			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d4
			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d4
			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d4
			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d4
			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d4
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x196
			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d6
			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d6
			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d6
			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d6
			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d6
		>;
	};

	pinctrl_wdog: wdoggrp {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B	0x166
		>;
	};

	pinctrl_wdoggpio:wdoggpiogrp{
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00	0x19
		>;
	};

	pinctrl_wifi_reg: wifireggrp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI5_RXD3__GPIO3_IO24	0x19
		>;
	};

};

&ocotp {
	eth_mac2: mac-address@94 {
		reg = <0x94 6>;
	};
};

&snvs_pwrkey {
	status = "okay";
};

&uart1 {
	/* RS-485 TouchFlakes */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	fsl,dte-mode;
	linux,rs485-enabled-at-boot-time;
	rts-gpios = <&gpio5 5 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&uart2 {
	/* RS-485 MSTP Port1 */
	/* AND */
	/* ARM53 debug console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	linux,rs485-enabled-at-boot-time;
	status = "okay";

	fsl,dte-mode;
	rts-gpios = <&gpio5 4 GPIO_ACTIVE_HIGH>;
};

&uart3 {
	/* RS-485 MSTP Port2 */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	linux,rs485-enabled-at-boot-time;
	status = "okay";

	rts-gpios = <&gpio5 3 GPIO_ACTIVE_HIGH>;
};

&uart4 {
	/* RS-485 MSTP Port3 */
	/* AND */
	/* ARM M7 debug console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	linux,rs485-enabled-at-boot-time;
	status = "okay";

	rts-gpios = <&gpio5 2 GPIO_ACTIVE_HIGH>;
};

&usb3_phy0 {
	status = "okay";
};

&usb3_0 {
	status = "okay";
};

&usb_dwc3_0 {
	dr_mode = "peripheral";
	hnp-disable;
	srp-disable;
	adp-disable;
	status = "okay";
};

&usb3_phy1 {
	status = "okay";
};

&usb3_1 {
	status = "okay";
};

&usb_dwc3_1 {
	dr_mode = "peripheral";
	hnp-disable;
	srp-disable;
	adp-disable;
	status = "okay";
};

&usdhc2 {
	assigned-clocks = <&clk IMX8MP_CLK_USDHC2>;
	assigned-clock-rates = <400000000>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	vmmc-supply = <&reg_wifi_power>;
	bus-width = <4>;
	non-removable;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";

	wifi@1 {
		compatible = "brcm,bcm4329-fmac";
		reg = <1>;
	};
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};
