$date
	Sun Oct 23 07:14:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#525203
b110 !
1"
#525206
b110 &
b110 %
1$
#525207
0"
#525210
b11 &
b11 %
#525214
b1010 &
b1010 %
#525218
b101 &
b101 %
#525222
b10000 &
b10000 %
#525226
b1000 &
b1000 %
#525230
b100 &
b100 %
#525234
b10 &
b10 %
#525238
b1 &
1#
b1 %
#525242
b0 &
b0 %
0#
0$
#1509857
b11001 !
1"
#1509858
b11001 &
b11001 %
1$
#1509859
0"
#1509862
b1001100 &
b1001100 %
#1509866
b100110 &
b100110 %
#1509870
b10011 &
b10011 %
#1509874
b111010 &
b111010 %
#1509878
b11101 &
b11101 %
#1509882
b1011000 &
b1011000 %
#1509886
b101100 &
b101100 %
#1509890
b10110 &
b10110 %
#1509894
b1011 &
b1011 %
#1509898
b100010 &
b100010 %
#1509902
b10001 &
b10001 %
#1509906
b110100 &
b110100 %
#1509910
b11010 &
b11010 %
#1509914
b1101 &
b1101 %
#1509918
b101000 &
b101000 %
#1509922
b10100 &
b10100 %
#1509926
b1010 &
b1010 %
#1509930
b101 &
b101 %
#1509934
b10000 &
b10000 %
#1509938
b1000 &
b1000 %
#1509942
b100 &
b100 %
#1509946
b10 &
b10 %
#1509950
b1 &
1#
b1 %
#1509954
b0 &
b0 %
0#
0$
#2576620
b1000 !
1"
#2576622
b1000 &
b1000 %
1$
#2576623
0"
#2576626
b100 &
b100 %
#2576630
b10 &
b10 %
#2576634
b1 &
b1 %
1#
#2576638
b0 &
0#
b0 %
0$
#4500012
