/*
 * Copyright (c) CompanyNameMagicTag 2020-2020. All rights reserved.
 * Description: Define all registers/tables.
 * Create: 2020-7-3
 */

#ifndef __HAL_PHY_REG_FIELD_H__
#define __HAL_PHY_REG_FIELD_H__

#define HH503_PHY_CFG_TRIG_PUNC_BYPASS_LEN 1
#define HH503_PHY_CFG_TRIG_PUNC_BYPASS_OFFSET  2
#define HH503_PHY_CFG_TRIG_PUNC_BYPASS_MASK 0x4
#define HH503_PHY_CFG_11AX_EN_LEN  1
#define HH503_PHY_CFG_11AX_EN_OFFSET   1
#define HH503_PHY_CFG_11AX_EN_MASK 0x2
#define HH503_PHY_CFG_FREQ_BAND_LEN    1
#define HH503_PHY_CFG_FREQ_BAND_OFFSET 0
#define HH503_PHY_CFG_FREQ_BAND_MASK 0x1
#define HH503_PHY_CFG_PHY_BW_MODE_LEN  4
#define HH503_PHY_CFG_PHY_BW_MODE_OFFSET   0
#define HH503_PHY_CFG_PHY_BW_MODE_MASK 0xF
#define HH503_PHY_CFG_PRI20M_CHN_NUM_LEN   8
#define HH503_PHY_CFG_PRI20M_CHN_NUM_OFFSET    0
#define HH503_PHY_CFG_PRI20M_CHN_NUM_MASK 0xFF
#define HH503_PHY_CFG_SEC20M_OFFSET_LEN    5
#define HH503_PHY_CFG_SEC20M_OFFSET_OFFSET 0
#define HH503_PHY_CFG_SEC20M_OFFSET_MASK 0x1F
#define HH503_PHY_CFG_SEC80M_OFFSET_LEN    5
#define HH503_PHY_CFG_SEC80M_OFFSET_OFFSET 5
#define HH503_PHY_CFG_SEC80M_OFFSET_MASK 0x3E0
#define HH503_PHY_CFG_SEC40M_OFFSET_LEN    5
#define HH503_PHY_CFG_SEC40M_OFFSET_OFFSET 0
#define HH503_PHY_CFG_SEC40M_OFFSET_MASK 0x1F
#define HH503_PHY_CFG_ADC_FS_LEN   2
#define HH503_PHY_CFG_ADC_FS_OFFSET    0
#define HH503_PHY_CFG_ADC_FS_MASK 0x3
#define HH503_PHY_CFG_DAC_FS_LEN   2
#define HH503_PHY_CFG_DAC_FS_OFFSET    0
#define HH503_PHY_CFG_DAC_FS_MASK 0x3
#define HH503_PHY_CFG_CCA_OFDM_PKT_DET_NAR_BPS_LEN 1
#define HH503_PHY_CFG_CCA_OFDM_PKT_DET_NAR_BPS_OFFSET  31
#define HH503_PHY_CFG_CCA_OFDM_PKT_DET_NAR_BPS_MASK 0x80000000
#define HH503_PHY_CFG_CCA_OFDM_PKT_DET_SEL_LEN 1
#define HH503_PHY_CFG_CCA_OFDM_PKT_DET_SEL_OFFSET  30
#define HH503_PHY_CFG_CCA_OFDM_PKT_DET_SEL_MASK 0x40000000
#define HH503_PHY_CFG_11AC_LEN_EXP_EN_LEN  1
#define HH503_PHY_CFG_11AC_LEN_EXP_EN_OFFSET   29
#define HH503_PHY_CFG_11AC_LEN_EXP_EN_MASK 0x20000000
#define HH503_PHY_CFG_LEGA_BF_EN_LEN   1
#define HH503_PHY_CFG_LEGA_BF_EN_OFFSET    28
#define HH503_PHY_CFG_LEGA_BF_EN_MASK 0x10000000
#define HH503_PHY_CFG_11AC_EXP_RULE2_BPS_LEN   1
#define HH503_PHY_CFG_11AC_EXP_RULE2_BPS_OFFSET    27
#define HH503_PHY_CFG_11AC_EXP_RULE2_BPS_MASK 0x8000000
#define HH503_PHY_CFG_11AC_EXP_RULE1_BPS_LEN   1
#define HH503_PHY_CFG_11AC_EXP_RULE1_BPS_OFFSET    26
#define HH503_PHY_CFG_11AC_EXP_RULE1_BPS_MASK 0x4000000
#define HH503_PHY_CFG_VHT_CCA_LEN_UPD_EN_LEN   1
#define HH503_PHY_CFG_VHT_CCA_LEN_UPD_EN_OFFSET    24
#define HH503_PHY_CFG_VHT_CCA_LEN_UPD_EN_MASK 0x1000000
#define HH503_PHY_CFG_LSIG_ERR_RPT_CTRL_LEN    1
#define HH503_PHY_CFG_LSIG_ERR_RPT_CTRL_OFFSET 20
#define HH503_PHY_CFG_LSIG_ERR_RPT_CTRL_MASK 0x100000
#define HH503_PHY_CFG_MEM_AUTO_LS_BPS_LEN  1
#define HH503_PHY_CFG_MEM_AUTO_LS_BPS_OFFSET   16
#define HH503_PHY_CFG_MEM_AUTO_LS_BPS_MASK 0x10000
#define HH503_PHY_CFG_RADAR_DET_EN_LEN 1
#define HH503_PHY_CFG_RADAR_DET_EN_OFFSET  12
#define HH503_PHY_CFG_RADAR_DET_EN_MASK 0x1000
#define HH503_PHY_CFG_MASK_AGC_UNLOCK_BYPASS_LEN   1
#define HH503_PHY_CFG_MASK_AGC_UNLOCK_BYPASS_OFFSET    9
#define HH503_PHY_CFG_MASK_AGC_UNLOCK_BYPASS_MASK 0x200
#define HH503_PHY_CFG_11B_BLOCKING_LEN 1
#define HH503_PHY_CFG_11B_BLOCKING_OFFSET  8
#define HH503_PHY_CFG_11B_BLOCKING_MASK 0x100
#define HH503_PHY_CFG_DOTB_VHT_BPS_LEN 1
#define HH503_PHY_CFG_DOTB_VHT_BPS_OFFSET  7
#define HH503_PHY_CFG_DOTB_VHT_BPS_MASK 0x80
#define HH503_PHY_CFG_SMPS_OPTIMIZE_BPS_LEN    1
#define HH503_PHY_CFG_SMPS_OPTIMIZE_BPS_OFFSET 6
#define HH503_PHY_CFG_SMPS_OPTIMIZE_BPS_MASK 0x40
#define HH503_PHY_CFG_AUTO_RST_DISABLE_LEN 1
#define HH503_PHY_CFG_AUTO_RST_DISABLE_OFFSET  5
#define HH503_PHY_CFG_AUTO_RST_DISABLE_MASK 0x20
#define HH503_PHY_CFG_AUTO_CG_DISABLE_LEN  1
#define HH503_PHY_CFG_AUTO_CG_DISABLE_OFFSET   4
#define HH503_PHY_CFG_AUTO_CG_DISABLE_MASK 0x10
#define HH503_PHY_CFG_DYN_FFT_SIZE_EN_LEN  1
#define HH503_PHY_CFG_DYN_FFT_SIZE_EN_OFFSET   0
#define HH503_PHY_CFG_DYN_FFT_SIZE_EN_MASK 0x1
#define HH503_PHY_CFG_RX_MULT_ANT_SEL_LEN  4
#define HH503_PHY_CFG_RX_MULT_ANT_SEL_OFFSET   0
#define HH503_PHY_CFG_RX_MULT_ANT_SEL_MASK 0xF
#define HH503_PHY_CFG_RX_ONE_ANT_SEL_LEN   4
#define HH503_PHY_CFG_RX_ONE_ANT_SEL_OFFSET    0
#define HH503_PHY_CFG_RX_ONE_ANT_SEL_MASK 0xF
#define HH503_PHY_CFG_DPD_OFFLINE_FREQ_SHIFT_LEN   4
#define HH503_PHY_CFG_DPD_OFFLINE_FREQ_SHIFT_OFFSET    28
#define HH503_PHY_CFG_DPD_OFFLINE_FREQ_SHIFT_MASK 0xF0000000
#define HH503_PHY_CFG_HE_FLAG_LEN  1
#define HH503_PHY_CFG_HE_FLAG_OFFSET   27
#define HH503_PHY_CFG_HE_FLAG_MASK 0x8000000
#define HH503_PHY_CFG_PDET_EN_LEN  1
#define HH503_PHY_CFG_PDET_EN_OFFSET   26
#define HH503_PHY_CFG_PDET_EN_MASK 0x4000000
#define HH503_PHY_CFG_RU_ALLOCATION_LEN    8
#define HH503_PHY_CFG_RU_ALLOCATION_OFFSET 18
#define HH503_PHY_CFG_RU_ALLOCATION_MASK 0x3FC0000
#define HH503_PHY_CFG_DELTA_DBB_SCALING_LEN    10
#define HH503_PHY_CFG_DELTA_DBB_SCALING_OFFSET 8
#define HH503_PHY_CFG_DELTA_DBB_SCALING_MASK 0x3FF00
#define HH503_PHY_CFG_Q_DYN_GAIN_BYPASS_LEN    1
#define HH503_PHY_CFG_Q_DYN_GAIN_BYPASS_OFFSET 7
#define HH503_PHY_CFG_Q_DYN_GAIN_BYPASS_MASK 0x80
#define HH503_PHY_CFG_ASIC_MODE_LEN    1
#define HH503_PHY_CFG_ASIC_MODE_OFFSET 6
#define HH503_PHY_CFG_ASIC_MODE_MASK 0x40
#define HH503_PHY_CFG_TX_PREAMBLE_ONLY_LEN 1
#define HH503_PHY_CFG_TX_PREAMBLE_ONLY_OFFSET  5
#define HH503_PHY_CFG_TX_PREAMBLE_ONLY_MASK 0x20
#define HH503_PHY_CFG_CONT_TX_FRM_LEN  1
#define HH503_PHY_CFG_CONT_TX_FRM_OFFSET   4
#define HH503_PHY_CFG_CONT_TX_FRM_MASK 0x10
#define HH503_PHY_CFG_CONT_TX_PATTERN_LEN  2
#define HH503_PHY_CFG_CONT_TX_PATTERN_OFFSET   2
#define HH503_PHY_CFG_CONT_TX_PATTERN_MASK 0xC
#define HH503_PHY_CFG_EN_CONT_TX_LEN   1
#define HH503_PHY_CFG_EN_CONT_TX_OFFSET    1
#define HH503_PHY_CFG_EN_CONT_TX_MASK 0x2
#define HH503_PHY_CFG_TX_SERVICE_FLD_LEN   1
#define HH503_PHY_CFG_TX_SERVICE_FLD_OFFSET    0
#define HH503_PHY_CFG_TX_SERVICE_FLD_MASK 0x1
#define HH503_PHY_CFG_UPLINK_FLAG_LEN  1
#define HH503_PHY_CFG_UPLINK_FLAG_OFFSET   31
#define HH503_PHY_CFG_UPLINK_FLAG_MASK 0x80000000
#define HH503_PHY_CFG_HE_LTF_TYPE_LEN  2
#define HH503_PHY_CFG_HE_LTF_TYPE_OFFSET   29
#define HH503_PHY_CFG_HE_LTF_TYPE_MASK 0x60000000
#define HH503_PHY_CFG_GI_TYPE_LEN  2
#define HH503_PHY_CFG_GI_TYPE_OFFSET   27
#define HH503_PHY_CFG_GI_TYPE_MASK 0x18000000
#define HH503_PHY_CFG_PREAMBLE_MODE_LEN    1
#define HH503_PHY_CFG_PREAMBLE_MODE_OFFSET 26
#define HH503_PHY_CFG_PREAMBLE_MODE_MASK 0x4000000
#define HH503_PHY_CFG_PROTOCOL_MODE_LEN    2
#define HH503_PHY_CFG_PROTOCOL_MODE_OFFSET 24
#define HH503_PHY_CFG_PROTOCOL_MODE_MASK 0x3000000
#define HH503_PHY_CFG_DATA_RATE_LEN    6
#define HH503_PHY_CFG_DATA_RATE_OFFSET 18
#define HH503_PHY_CFG_DATA_RATE_MASK 0xFC0000
#define HH503_PHY_CFG_TX_CHAIN_SELECTION_LEN   4
#define HH503_PHY_CFG_TX_CHAIN_SELECTION_OFFSET    14
#define HH503_PHY_CFG_TX_CHAIN_SELECTION_MASK 0x3C000
#define HH503_PHY_CFG_STBC_LEN 2
#define HH503_PHY_CFG_STBC_OFFSET  12
#define HH503_PHY_CFG_STBC_MASK 0x3000
#define HH503_PHY_CFG_TPC_VECTOR_PWR_LEVEL_LEN 8
#define HH503_PHY_CFG_TPC_VECTOR_PWR_LEVEL_OFFSET  4
#define HH503_PHY_CFG_TPC_VECTOR_PWR_LEVEL_MASK 0xFF0
#define HH503_PHY_CFG_BW_USE_MODEL_LEN 4
#define HH503_PHY_CFG_BW_USE_MODEL_OFFSET  0
#define HH503_PHY_CFG_BW_USE_MODEL_MASK 0xF
#define HH503_PHY_CFG_RX_11B_ADJ_DLY_LEN   10
#define HH503_PHY_CFG_RX_11B_ADJ_DLY_OFFSET    0
#define HH503_PHY_CFG_RX_11B_ADJ_DLY_MASK 0x3FF
#define HH503_PHY_CFG_RX_OFDM_PLCP_ADJ_LEN 11
#define HH503_PHY_CFG_RX_OFDM_PLCP_ADJ_OFFSET  12
#define HH503_PHY_CFG_RX_OFDM_PLCP_ADJ_MASK 0x7FF000
#define HH503_PHY_CFG_RX_OFDM_PLCP_DLY_LEN 11
#define HH503_PHY_CFG_RX_OFDM_PLCP_DLY_OFFSET  0
#define HH503_PHY_CFG_RX_OFDM_PLCP_DLY_MASK 0x7FF
#define HH503_PHY_CFG_TX_DLY_80M_TIME_HE_LEN   8
#define HH503_PHY_CFG_TX_DLY_80M_TIME_HE_OFFSET    24
#define HH503_PHY_CFG_TX_DLY_80M_TIME_HE_MASK 0xFF000000
#define HH503_PHY_CFG_TX_DLY_40M_TIME_HE_LEN   8
#define HH503_PHY_CFG_TX_DLY_40M_TIME_HE_OFFSET    16
#define HH503_PHY_CFG_TX_DLY_40M_TIME_HE_MASK 0xFF0000
#define HH503_PHY_CFG_TX_DLY_20M_TIME_HE_LEN   8
#define HH503_PHY_CFG_TX_DLY_20M_TIME_HE_OFFSET    8
#define HH503_PHY_CFG_TX_DLY_20M_TIME_HE_MASK 0xFF00
#define HH503_PHY_CFG_TX_DLY_160M_TIME_LEN 8
#define HH503_PHY_CFG_TX_DLY_160M_TIME_OFFSET  0
#define HH503_PHY_CFG_TX_DLY_160M_TIME_MASK 0xFF
#define HH503_PHY_CFG_TX_DLY_11B_TIME_LEN  8
#define HH503_PHY_CFG_TX_DLY_11B_TIME_OFFSET   24
#define HH503_PHY_CFG_TX_DLY_11B_TIME_MASK 0xFF000000
#define HH503_PHY_CFG_TX_DLY_80M_TIME_LEN  8
#define HH503_PHY_CFG_TX_DLY_80M_TIME_OFFSET   16
#define HH503_PHY_CFG_TX_DLY_80M_TIME_MASK 0xFF0000
#define HH503_PHY_CFG_TX_DLY_40M_TIME_LEN  8
#define HH503_PHY_CFG_TX_DLY_40M_TIME_OFFSET   8
#define HH503_PHY_CFG_TX_DLY_40M_TIME_MASK 0xFF00
#define HH503_PHY_CFG_TX_DLY_20M_TIME_LEN  8
#define HH503_PHY_CFG_TX_DLY_20M_TIME_OFFSET   0
#define HH503_PHY_CFG_TX_DLY_20M_TIME_MASK 0xFF
#define HH503_PHY_CFG_11B_FORCE_ENABLE_LEN 1
#define HH503_PHY_CFG_11B_FORCE_ENABLE_OFFSET  31
#define HH503_PHY_CFG_11B_FORCE_ENABLE_MASK 0x80000000
#define HH503_PHY_CFG_CFR_CG_BPS_LEN   1
#define HH503_PHY_CFG_CFR_CG_BPS_OFFSET    30
#define HH503_PHY_CFG_CFR_CG_BPS_MASK 0x40000000
#define HH503_PHY_CFG_P2M_CG_BPS_LEN   1
#define HH503_PHY_CFG_P2M_CG_BPS_OFFSET    29
#define HH503_PHY_CFG_P2M_CG_BPS_MASK 0x20000000
#define HH503_PHY_CFG_TX_DFE_2DOM_CG_BPS_LEN   1
#define HH503_PHY_CFG_TX_DFE_2DOM_CG_BPS_OFFSET    28
#define HH503_PHY_CFG_TX_DFE_2DOM_CG_BPS_MASK 0x10000000
#define HH503_PHY_CFG_FTM_CG_BPS_LEN   1
#define HH503_PHY_CFG_FTM_CG_BPS_OFFSET    27
#define HH503_PHY_CFG_FTM_CG_BPS_MASK 0x8000000
#define HH503_PHY_CFG_RADAR_80_CG_BPS_LEN  1
#define HH503_PHY_CFG_RADAR_80_CG_BPS_OFFSET   26
#define HH503_PHY_CFG_RADAR_80_CG_BPS_MASK 0x4000000
#define HH503_PHY_CFG_DPD_CG_BPS_LEN   1
#define HH503_PHY_CFG_DPD_CG_BPS_OFFSET    25
#define HH503_PHY_CFG_DPD_CG_BPS_MASK 0x2000000
#define HH503_PHY_CFG_SYNC_80_CG_BPS_LEN   1
#define HH503_PHY_CFG_SYNC_80_CG_BPS_OFFSET    24
#define HH503_PHY_CFG_SYNC_80_CG_BPS_MASK 0x1000000
#define HH503_PHY_CFG_VITERBI_CG_BPS_LEN   1
#define HH503_PHY_CFG_VITERBI_CG_BPS_OFFSET    23
#define HH503_PHY_CFG_VITERBI_CG_BPS_MASK 0x800000
#define HH503_PHY_CFG_LDPC_2X_CG_BPS_LEN   1
#define HH503_PHY_CFG_LDPC_2X_CG_BPS_OFFSET    22
#define HH503_PHY_CFG_LDPC_2X_CG_BPS_MASK 0x400000
#define HH503_PHY_CFG_LDPC_4X_CG_BPS_LEN   1
#define HH503_PHY_CFG_LDPC_4X_CG_BPS_OFFSET    21
#define HH503_PHY_CFG_LDPC_4X_CG_BPS_MASK 0x200000
#define HH503_PHY_CFG_MLD_CG_BPS_LEN   1
#define HH503_PHY_CFG_MLD_CG_BPS_OFFSET    20
#define HH503_PHY_CFG_MLD_CG_BPS_MASK 0x100000
#define HH503_PHY_CFG_RX_CTRL_CG_BPS_LEN   1
#define HH503_PHY_CFG_RX_CTRL_CG_BPS_OFFSET    19
#define HH503_PHY_CFG_RX_CTRL_CG_BPS_MASK 0x80000
#define HH503_PHY_CFG_DECODER_CG_BPS_LEN   1
#define HH503_PHY_CFG_DECODER_CG_BPS_OFFSET    18
#define HH503_PHY_CFG_DECODER_CG_BPS_MASK 0x40000
#define HH503_PHY_CFG_MIMO_DET_CG_BPS_LEN  1
#define HH503_PHY_CFG_MIMO_DET_CG_BPS_OFFSET   17
#define HH503_PHY_CFG_MIMO_DET_CG_BPS_MASK 0x20000
#define HH503_PHY_CFG_BF_CG_BPS_LEN    1
#define HH503_PHY_CFG_BF_CG_BPS_OFFSET 16
#define HH503_PHY_CFG_BF_CG_BPS_MASK 0x10000
#define HH503_PHY_CFG_DFE_4X_CG_BPS_LEN    1
#define HH503_PHY_CFG_DFE_4X_CG_BPS_OFFSET 15
#define HH503_PHY_CFG_DFE_4X_CG_BPS_MASK 0x8000
#define HH503_PHY_CFG_DOTB_80_CG_BPS_LEN   1
#define HH503_PHY_CFG_DOTB_80_CG_BPS_OFFSET    14
#define HH503_PHY_CFG_DOTB_80_CG_BPS_MASK 0x4000
#define HH503_PHY_CFG_RADAR_2X_CG_BPS_LEN  1
#define HH503_PHY_CFG_RADAR_2X_CG_BPS_OFFSET   13
#define HH503_PHY_CFG_RADAR_2X_CG_BPS_MASK 0x2000
#define HH503_PHY_CFG_TX_RX_2X_CG_BPS_LEN  1
#define HH503_PHY_CFG_TX_RX_2X_CG_BPS_OFFSET   12
#define HH503_PHY_CFG_TX_RX_2X_CG_BPS_MASK 0x1000
#define HH503_PHY_CFG_RX_2X_CG_BPS_LEN 1
#define HH503_PHY_CFG_RX_2X_CG_BPS_OFFSET  11
#define HH503_PHY_CFG_RX_2X_CG_BPS_MASK 0x800
#define HH503_PHY_CFG_OFDM_DISABLE_LEN 1
#define HH503_PHY_CFG_OFDM_DISABLE_OFFSET  10
#define HH503_PHY_CFG_OFDM_DISABLE_MASK 0x400
#define HH503_PHY_CFG_11B_DISABLE_LEN  1
#define HH503_PHY_CFG_11B_DISABLE_OFFSET   9
#define HH503_PHY_CFG_11B_DISABLE_MASK 0x200
#define HH503_PHY_CFG_MAX_PPDU_LEN_LEN 6
#define HH503_PHY_CFG_MAX_PPDU_LEN_OFFSET  3
#define HH503_PHY_CFG_MAX_PPDU_LEN_MASK 0x1F8
#define HH503_PHY_CFG_CCA_OVT_RESET_EN_LEN 1
#define HH503_PHY_CFG_CCA_OVT_RESET_EN_OFFSET  2
#define HH503_PHY_CFG_CCA_OVT_RESET_EN_MASK 0x4
#define HH503_PHY_CFG_SELF_PROT_RESET_EN_LEN   1
#define HH503_PHY_CFG_SELF_PROT_RESET_EN_OFFSET    1
#define HH503_PHY_CFG_SELF_PROT_RESET_EN_MASK 0x2
#define HH503_PHY_CFG_SELF_PROT_EN_LEN 1
#define HH503_PHY_CFG_SELF_PROT_EN_OFFSET  0
#define HH503_PHY_CFG_SELF_PROT_EN_MASK 0x1
#define HH503_PHY_CFG_STA1_EN_LEN  16
#define HH503_PHY_CFG_STA1_EN_OFFSET   16
#define HH503_PHY_CFG_STA1_EN_MASK 0xFFFF0000
#define HH503_PHY_CFG_STA0_EN_LEN  16
#define HH503_PHY_CFG_STA0_EN_OFFSET   0
#define HH503_PHY_CFG_STA0_EN_MASK 0xFFFF
#define HH503_PHY_CFG_STA3_EN_LEN  16
#define HH503_PHY_CFG_STA3_EN_OFFSET   16
#define HH503_PHY_CFG_STA3_EN_MASK 0xFFFF0000
#define HH503_PHY_CFG_STA2_EN_LEN  16
#define HH503_PHY_CFG_STA2_EN_OFFSET   0
#define HH503_PHY_CFG_STA2_EN_MASK 0xFFFF
#define HH503_PHY_CFG_FINE_TIMING_DELAY_LEN    8
#define HH503_PHY_CFG_FINE_TIMING_DELAY_OFFSET 0
#define HH503_PHY_CFG_FINE_TIMING_DELAY_MASK 0xFF
#define HH503_PHY_CFG_LEGA_2SYM_ADJ_DELAY_LEN  10
#define HH503_PHY_CFG_LEGA_2SYM_ADJ_DELAY_OFFSET   8
#define HH503_PHY_CFG_LEGA_2SYM_ADJ_DELAY_MASK 0x3FF00
#define HH503_PHY_CFG_LEGA_ADJ_DELAY_LEN   8
#define HH503_PHY_CFG_LEGA_ADJ_DELAY_OFFSET    0
#define HH503_PHY_CFG_LEGA_ADJ_DELAY_MASK 0xFF
#define HH503_PHY_CFG_GF_NDP_ADJ_DELAY_LEN 8
#define HH503_PHY_CFG_GF_NDP_ADJ_DELAY_OFFSET  0
#define HH503_PHY_CFG_GF_NDP_ADJ_DELAY_MASK 0xFF
#define HH503_PHY_CFG_TEST_PIN_EN_LEN  1
#define HH503_PHY_CFG_TEST_PIN_EN_OFFSET   4
#define HH503_PHY_CFG_TEST_PIN_EN_MASK 0x10
#define HH503_PHY_CFG_TEST_PIN_SEL_LEN 4
#define HH503_PHY_CFG_TEST_PIN_SEL_OFFSET  0
#define HH503_PHY_CFG_TEST_PIN_SEL_MASK 0xF
#define HH503_PHY_CFG_CONT_LEGACY_LENGTH_LEN   12
#define HH503_PHY_CFG_CONT_LEGACY_LENGTH_OFFSET    20
#define HH503_PHY_CFG_CONT_LEGACY_LENGTH_MASK 0xFFF00000
#define HH503_PHY_CFG_CONT_APEP_LENGTH_LEN 20
#define HH503_PHY_CFG_CONT_APEP_LENGTH_OFFSET  0
#define HH503_PHY_CFG_CONT_APEP_LENGTH_MASK 0xFFFFF
#define HH503_PHY_L_STF_HT_160_SEL_LEN 9
#define HH503_PHY_L_STF_HT_160_SEL_OFFSET  9
#define HH503_PHY_L_STF_HT_160_SEL_MASK 0x3FE00
#define HH503_PHY_L_STF_HT_80_SEL_LEN  9
#define HH503_PHY_L_STF_HT_80_SEL_OFFSET   0
#define HH503_PHY_L_STF_HT_80_SEL_MASK 0x1FF
#define HH503_PHY_L_STF_HT_40_SEL_LEN  9
#define HH503_PHY_L_STF_HT_40_SEL_OFFSET   18
#define HH503_PHY_L_STF_HT_40_SEL_MASK 0x7FC0000
#define HH503_PHY_L_STF_HT_20_SEL_LEN  9
#define HH503_PHY_L_STF_HT_20_SEL_OFFSET   9
#define HH503_PHY_L_STF_HT_20_SEL_MASK 0x3FE00
#define HH503_PHY_L_STF_NHT_SEL_LEN    9
#define HH503_PHY_L_STF_NHT_SEL_OFFSET 0
#define HH503_PHY_L_STF_NHT_SEL_MASK 0x1FF
#define HH503_PHY_ALMOST_1_FULL_LEN    6
#define HH503_PHY_ALMOST_1_FULL_OFFSET 0
#define HH503_PHY_ALMOST_1_FULL_MASK 0x3F
#define HH503_PHY_ALMOST_2_FULL_LEN    6
#define HH503_PHY_ALMOST_2_FULL_OFFSET 0
#define HH503_PHY_ALMOST_2_FULL_MASK 0x3F
#define HH503_PHY_ALMOST_3_FULL_LEN    6
#define HH503_PHY_ALMOST_3_FULL_OFFSET 0
#define HH503_PHY_ALMOST_3_FULL_MASK 0x3F
#define HH503_PHY_TIME_CSD0_SHIFT_L_LEN    7
#define HH503_PHY_TIME_CSD0_SHIFT_L_OFFSET 0
#define HH503_PHY_TIME_CSD0_SHIFT_L_MASK 0x7F
#define HH503_PHY_TIME_CSD1_SHIFT_20_L_LEN 7
#define HH503_PHY_TIME_CSD1_SHIFT_20_L_OFFSET  0
#define HH503_PHY_TIME_CSD1_SHIFT_20_L_MASK 0x7F
#define HH503_PHY_TIME_CSD1_SHIFT_40_L_LEN 7
#define HH503_PHY_TIME_CSD1_SHIFT_40_L_OFFSET  0
#define HH503_PHY_TIME_CSD1_SHIFT_40_L_MASK 0x7F
#define HH503_PHY_TIME_CSD1_SHIFT_80_L_LEN 7
#define HH503_PHY_TIME_CSD1_SHIFT_80_L_OFFSET  0
#define HH503_PHY_TIME_CSD1_SHIFT_80_L_MASK 0x7F
#define HH503_PHY_TIME_CSD1_SHIFT_160_L_LEN    7
#define HH503_PHY_TIME_CSD1_SHIFT_160_L_OFFSET 0
#define HH503_PHY_TIME_CSD1_SHIFT_160_L_MASK 0x7F
#define HH503_PHY_TIME_CSD0_SHIFT_HT_LEN   7
#define HH503_PHY_TIME_CSD0_SHIFT_HT_OFFSET    0
#define HH503_PHY_TIME_CSD0_SHIFT_HT_MASK 0x7F
#define HH503_PHY_TIME_CSD1_SHIFT_20_HT_LEN    7
#define HH503_PHY_TIME_CSD1_SHIFT_20_HT_OFFSET 0
#define HH503_PHY_TIME_CSD1_SHIFT_20_HT_MASK 0x7F
#define HH503_PHY_TIME_CSD1_SHIFT_40_HT_LEN    7
#define HH503_PHY_TIME_CSD1_SHIFT_40_HT_OFFSET 0
#define HH503_PHY_TIME_CSD1_SHIFT_40_HT_MASK 0x7F
#define HH503_PHY_TIME_CSD1_SHIFT_80_HT_LEN    7
#define HH503_PHY_TIME_CSD1_SHIFT_80_HT_OFFSET 0
#define HH503_PHY_TIME_CSD1_SHIFT_80_HT_MASK 0x7F
#define HH503_PHY_TIME_CSD1_SHIFT_160_HT_LEN   7
#define HH503_PHY_TIME_CSD1_SHIFT_160_HT_OFFSET    0
#define HH503_PHY_TIME_CSD1_SHIFT_160_HT_MASK 0x7F
#define HH503_PHY_LEGACY_Q_0_COL_I_LEN 16
#define HH503_PHY_LEGACY_Q_0_COL_I_OFFSET  0
#define HH503_PHY_LEGACY_Q_0_COL_I_MASK 0xFFFF
#define HH503_PHY_LEGACY_Q_1_COL_I_LEN 16
#define HH503_PHY_LEGACY_Q_1_COL_I_OFFSET  0
#define HH503_PHY_LEGACY_Q_1_COL_I_MASK 0xFFFF
#define HH503_PHY_LEGACY_Q_0_COL_I_12S_LEN 16
#define HH503_PHY_LEGACY_Q_0_COL_I_12S_OFFSET  0
#define HH503_PHY_LEGACY_Q_0_COL_I_12S_MASK 0xFFFF
#define HH503_PHY_LEGACY_Q_1_COL_I_12S_LEN 16
#define HH503_PHY_LEGACY_Q_1_COL_I_12S_OFFSET  0
#define HH503_PHY_LEGACY_Q_1_COL_I_12S_MASK 0xFFFF
#define HH503_PHY_LEGACY_Q_0_COL_Q_LEN 16
#define HH503_PHY_LEGACY_Q_0_COL_Q_OFFSET  0
#define HH503_PHY_LEGACY_Q_0_COL_Q_MASK 0xFFFF
#define HH503_PHY_LEGACY_Q_1_COL_Q_LEN 16
#define HH503_PHY_LEGACY_Q_1_COL_Q_OFFSET  0
#define HH503_PHY_LEGACY_Q_1_COL_Q_MASK 0xFFFF
#define HH503_PHY_LEGACY_Q_0_COL_Q_12S_LEN 16
#define HH503_PHY_LEGACY_Q_0_COL_Q_12S_OFFSET  0
#define HH503_PHY_LEGACY_Q_0_COL_Q_12S_MASK 0xFFFF
#define HH503_PHY_LEGACY_Q_1_COL_Q_12S_LEN 16
#define HH503_PHY_LEGACY_Q_1_COL_Q_12S_OFFSET  0
#define HH503_PHY_LEGACY_Q_1_COL_Q_12S_MASK 0xFFFF
#define HH503_PHY_HT_Q_0_COL_I_LEN 16
#define HH503_PHY_HT_Q_0_COL_I_OFFSET  0
#define HH503_PHY_HT_Q_0_COL_I_MASK 0xFFFF
#define HH503_PHY_HT_Q_1_COL_I_LEN 16
#define HH503_PHY_HT_Q_1_COL_I_OFFSET  0
#define HH503_PHY_HT_Q_1_COL_I_MASK 0xFFFF
#define HH503_PHY_HT_Q_0_COL_I_12S_LEN 16
#define HH503_PHY_HT_Q_0_COL_I_12S_OFFSET  0
#define HH503_PHY_HT_Q_0_COL_I_12S_MASK 0xFFFF
#define HH503_PHY_HT_Q_1_COL_I_12S_LEN 16
#define HH503_PHY_HT_Q_1_COL_I_12S_OFFSET  0
#define HH503_PHY_HT_Q_1_COL_I_12S_MASK 0xFFFF
#define HH503_PHY_HT_Q_0_COL_Q_LEN 16
#define HH503_PHY_HT_Q_0_COL_Q_OFFSET  0
#define HH503_PHY_HT_Q_0_COL_Q_MASK 0xFFFF
#define HH503_PHY_HT_Q_1_COL_Q_LEN 16
#define HH503_PHY_HT_Q_1_COL_Q_OFFSET  0
#define HH503_PHY_HT_Q_1_COL_Q_MASK 0xFFFF
#define HH503_PHY_HT_Q_0_COL_Q_12S_LEN 16
#define HH503_PHY_HT_Q_0_COL_Q_12S_OFFSET  0
#define HH503_PHY_HT_Q_0_COL_Q_12S_MASK 0xFFFF
#define HH503_PHY_HT_Q_1_COL_Q_12S_LEN 16
#define HH503_PHY_HT_Q_1_COL_Q_12S_OFFSET  0
#define HH503_PHY_HT_Q_1_COL_Q_12S_MASK 0xFFFF
#define HH503_PHY_FREQ_0_CSD_LEN   2
#define HH503_PHY_FREQ_0_CSD_OFFSET    0
#define HH503_PHY_FREQ_0_CSD_MASK 0x3
#define HH503_PHY_FREQ_1_CSD_LEN   2
#define HH503_PHY_FREQ_1_CSD_OFFSET    0
#define HH503_PHY_FREQ_1_CSD_MASK 0x3
#define HH503_PHY_PILOT_BF_EN_LEN  1
#define HH503_PHY_PILOT_BF_EN_OFFSET   0
#define HH503_PHY_PILOT_BF_EN_MASK 0x1
#define HH503_PHY_BEFORE_IFFT_LEN  1
#define HH503_PHY_BEFORE_IFFT_OFFSET   0
#define HH503_PHY_BEFORE_IFFT_MASK 0x1
#define HH503_PHY_BF_CSD_EN_LEN    2
#define HH503_PHY_BF_CSD_EN_OFFSET 0
#define HH503_PHY_BF_CSD_EN_MASK 0x3
#define HH503_PHY_TX_BEAMFORMING_LEG_LEN   1
#define HH503_PHY_TX_BEAMFORMING_LEG_OFFSET    0
#define HH503_PHY_TX_BEAMFORMING_LEG_MASK 0x1
#define HH503_PHY_L_LTF_MAX_CPU_LEN    10
#define HH503_PHY_L_LTF_MAX_CPU_OFFSET 0
#define HH503_PHY_L_LTF_MAX_CPU_MASK 0x3FF
#define HH503_PHY_LEGACY_Q_0_COL_I_11S_LEN 16
#define HH503_PHY_LEGACY_Q_0_COL_I_11S_OFFSET  0
#define HH503_PHY_LEGACY_Q_0_COL_I_11S_MASK 0xFFFF
#define HH503_PHY_LEGACY_Q_0_COL_Q_11S_LEN 16
#define HH503_PHY_LEGACY_Q_0_COL_Q_11S_OFFSET  0
#define HH503_PHY_LEGACY_Q_0_COL_Q_11S_MASK 0xFFFF
#define HH503_PHY_HT_Q_0_COL_I_11S_LEN 16
#define HH503_PHY_HT_Q_0_COL_I_11S_OFFSET  0
#define HH503_PHY_HT_Q_0_COL_I_11S_MASK 0xFFFF
#define HH503_PHY_HT_Q_0_COL_Q_11S_LEN 16
#define HH503_PHY_HT_Q_0_COL_Q_11S_OFFSET  0
#define HH503_PHY_HT_Q_0_COL_Q_11S_MASK 0xFFFF
#define HH503_PHY_FLAT_0_20_COEF_LEN   5
#define HH503_PHY_FLAT_0_20_COEF_OFFSET    25
#define HH503_PHY_FLAT_0_20_COEF_MASK 0x3E000000
#define HH503_PHY_FLAT_1_20_COEF_LEN   5
#define HH503_PHY_FLAT_1_20_COEF_OFFSET    20
#define HH503_PHY_FLAT_1_20_COEF_MASK 0x1F00000
#define HH503_PHY_FLAT_2_20_COEF_LEN   5
#define HH503_PHY_FLAT_2_20_COEF_OFFSET    15
#define HH503_PHY_FLAT_2_20_COEF_MASK 0xF8000
#define HH503_PHY_FLAT_3_20_COEF_LEN   5
#define HH503_PHY_FLAT_3_20_COEF_OFFSET    10
#define HH503_PHY_FLAT_3_20_COEF_MASK 0x7C00
#define HH503_PHY_FLAT_4_20_COEF_LEN   5
#define HH503_PHY_FLAT_4_20_COEF_OFFSET    5
#define HH503_PHY_FLAT_4_20_COEF_MASK 0x3E0
#define HH503_PHY_FLAT_5_20_COEF_LEN   5
#define HH503_PHY_FLAT_5_20_COEF_OFFSET    0
#define HH503_PHY_FLAT_5_20_COEF_MASK 0x1F
#define HH503_PHY_FLAT_6_20_COEF_LEN   5
#define HH503_PHY_FLAT_6_20_COEF_OFFSET    5
#define HH503_PHY_FLAT_6_20_COEF_MASK 0x3E0
#define HH503_PHY_FLAT_7_20_COEF_LEN   5
#define HH503_PHY_FLAT_7_20_COEF_OFFSET    0
#define HH503_PHY_FLAT_7_20_COEF_MASK 0x1F
#define HH503_PHY_FLAT_0_40_COEF_LEN   5
#define HH503_PHY_FLAT_0_40_COEF_OFFSET    25
#define HH503_PHY_FLAT_0_40_COEF_MASK 0x3E000000
#define HH503_PHY_FLAT_1_40_COEF_LEN   5
#define HH503_PHY_FLAT_1_40_COEF_OFFSET    20
#define HH503_PHY_FLAT_1_40_COEF_MASK 0x1F00000
#define HH503_PHY_FLAT_2_40_COEF_LEN   5
#define HH503_PHY_FLAT_2_40_COEF_OFFSET    15
#define HH503_PHY_FLAT_2_40_COEF_MASK 0xF8000
#define HH503_PHY_FLAT_3_40_COEF_LEN   5
#define HH503_PHY_FLAT_3_40_COEF_OFFSET    10
#define HH503_PHY_FLAT_3_40_COEF_MASK 0x7C00
#define HH503_PHY_FLAT_4_40_COEF_LEN   5
#define HH503_PHY_FLAT_4_40_COEF_OFFSET    5
#define HH503_PHY_FLAT_4_40_COEF_MASK 0x3E0
#define HH503_PHY_FLAT_5_40_COEF_LEN   5
#define HH503_PHY_FLAT_5_40_COEF_OFFSET    0
#define HH503_PHY_FLAT_5_40_COEF_MASK 0x1F
#define HH503_PHY_FLAT_6_40_COEF_LEN   5
#define HH503_PHY_FLAT_6_40_COEF_OFFSET    25
#define HH503_PHY_FLAT_6_40_COEF_MASK 0x3E000000
#define HH503_PHY_FLAT_7_40_COEF_LEN   5
#define HH503_PHY_FLAT_7_40_COEF_OFFSET    20
#define HH503_PHY_FLAT_7_40_COEF_MASK 0x1F00000
#define HH503_PHY_FLAT_8_40_COEF_LEN   5
#define HH503_PHY_FLAT_8_40_COEF_OFFSET    15
#define HH503_PHY_FLAT_8_40_COEF_MASK 0xF8000
#define HH503_PHY_FLAT_9_40_COEF_LEN   5
#define HH503_PHY_FLAT_9_40_COEF_OFFSET    10
#define HH503_PHY_FLAT_9_40_COEF_MASK 0x7C00
#define HH503_PHY_FLAT_10_40_COEF_LEN  5
#define HH503_PHY_FLAT_10_40_COEF_OFFSET   5
#define HH503_PHY_FLAT_10_40_COEF_MASK 0x3E0
#define HH503_PHY_FLAT_11_40_COEF_LEN  5
#define HH503_PHY_FLAT_11_40_COEF_OFFSET   0
#define HH503_PHY_FLAT_11_40_COEF_MASK 0x1F
#define HH503_PHY_FLAT_12_40_COEF_LEN  5
#define HH503_PHY_FLAT_12_40_COEF_OFFSET   15
#define HH503_PHY_FLAT_12_40_COEF_MASK 0xF8000
#define HH503_PHY_FLAT_13_40_COEF_LEN  5
#define HH503_PHY_FLAT_13_40_COEF_OFFSET   10
#define HH503_PHY_FLAT_13_40_COEF_MASK 0x7C00
#define HH503_PHY_FLAT_14_40_COEF_LEN  5
#define HH503_PHY_FLAT_14_40_COEF_OFFSET   5
#define HH503_PHY_FLAT_14_40_COEF_MASK 0x3E0
#define HH503_PHY_FLAT_15_40_COEF_LEN  5
#define HH503_PHY_FLAT_15_40_COEF_OFFSET   0
#define HH503_PHY_FLAT_15_40_COEF_MASK 0x1F
#define HH503_PHY_FLAT_0_80_COEF_LEN   5
#define HH503_PHY_FLAT_0_80_COEF_OFFSET    25
#define HH503_PHY_FLAT_0_80_COEF_MASK 0x3E000000
#define HH503_PHY_FLAT_1_80_COEF_LEN   5
#define HH503_PHY_FLAT_1_80_COEF_OFFSET    20
#define HH503_PHY_FLAT_1_80_COEF_MASK 0x1F00000
#define HH503_PHY_FLAT_2_80_COEF_LEN   5
#define HH503_PHY_FLAT_2_80_COEF_OFFSET    15
#define HH503_PHY_FLAT_2_80_COEF_MASK 0xF8000
#define HH503_PHY_FLAT_3_80_COEF_LEN   5
#define HH503_PHY_FLAT_3_80_COEF_OFFSET    10
#define HH503_PHY_FLAT_3_80_COEF_MASK 0x7C00
#define HH503_PHY_FLAT_4_80_COEF_LEN   5
#define HH503_PHY_FLAT_4_80_COEF_OFFSET    5
#define HH503_PHY_FLAT_4_80_COEF_MASK 0x3E0
#define HH503_PHY_FLAT_5_80_COEF_LEN   5
#define HH503_PHY_FLAT_5_80_COEF_OFFSET    0
#define HH503_PHY_FLAT_5_80_COEF_MASK 0x1F
#define HH503_PHY_FLAT_6_80_COEF_LEN   5
#define HH503_PHY_FLAT_6_80_COEF_OFFSET    25
#define HH503_PHY_FLAT_6_80_COEF_MASK 0x3E000000
#define HH503_PHY_FLAT_7_80_COEF_LEN   5
#define HH503_PHY_FLAT_7_80_COEF_OFFSET    20
#define HH503_PHY_FLAT_7_80_COEF_MASK 0x1F00000
#define HH503_PHY_FLAT_8_80_COEF_LEN   5
#define HH503_PHY_FLAT_8_80_COEF_OFFSET    15
#define HH503_PHY_FLAT_8_80_COEF_MASK 0xF8000
#define HH503_PHY_FLAT_9_80_COEF_LEN   5
#define HH503_PHY_FLAT_9_80_COEF_OFFSET    10
#define HH503_PHY_FLAT_9_80_COEF_MASK 0x7C00
#define HH503_PHY_FLAT_10_80_COEF_LEN  5
#define HH503_PHY_FLAT_10_80_COEF_OFFSET   5
#define HH503_PHY_FLAT_10_80_COEF_MASK 0x3E0
#define HH503_PHY_FLAT_11_80_COEF_LEN  5
#define HH503_PHY_FLAT_11_80_COEF_OFFSET   0
#define HH503_PHY_FLAT_11_80_COEF_MASK 0x1F
#define HH503_PHY_FLAT_12_80_COEF_LEN  5
#define HH503_PHY_FLAT_12_80_COEF_OFFSET   25
#define HH503_PHY_FLAT_12_80_COEF_MASK 0x3E000000
#define HH503_PHY_FLAT_13_80_COEF_LEN  5
#define HH503_PHY_FLAT_13_80_COEF_OFFSET   20
#define HH503_PHY_FLAT_13_80_COEF_MASK 0x1F00000
#define HH503_PHY_FLAT_14_80_COEF_LEN  5
#define HH503_PHY_FLAT_14_80_COEF_OFFSET   15
#define HH503_PHY_FLAT_14_80_COEF_MASK 0xF8000
#define HH503_PHY_FLAT_15_80_COEF_LEN  5
#define HH503_PHY_FLAT_15_80_COEF_OFFSET   10
#define HH503_PHY_FLAT_15_80_COEF_MASK 0x7C00
#define HH503_PHY_FLAT_16_80_COEF_LEN  5
#define HH503_PHY_FLAT_16_80_COEF_OFFSET   5
#define HH503_PHY_FLAT_16_80_COEF_MASK 0x3E0
#define HH503_PHY_FLAT_17_80_COEF_LEN  5
#define HH503_PHY_FLAT_17_80_COEF_OFFSET   0
#define HH503_PHY_FLAT_17_80_COEF_MASK 0x1F
#define HH503_PHY_FLAT_18_80_COEF_LEN  5
#define HH503_PHY_FLAT_18_80_COEF_OFFSET   25
#define HH503_PHY_FLAT_18_80_COEF_MASK 0x3E000000
#define HH503_PHY_FLAT_19_80_COEF_LEN  5
#define HH503_PHY_FLAT_19_80_COEF_OFFSET   20
#define HH503_PHY_FLAT_19_80_COEF_MASK 0x1F00000
#define HH503_PHY_FLAT_20_80_COEF_LEN  5
#define HH503_PHY_FLAT_20_80_COEF_OFFSET   15
#define HH503_PHY_FLAT_20_80_COEF_MASK 0xF8000
#define HH503_PHY_FLAT_21_80_COEF_LEN  5
#define HH503_PHY_FLAT_21_80_COEF_OFFSET   10
#define HH503_PHY_FLAT_21_80_COEF_MASK 0x7C00
#define HH503_PHY_FLAT_22_80_COEF_LEN  5
#define HH503_PHY_FLAT_22_80_COEF_OFFSET   5
#define HH503_PHY_FLAT_22_80_COEF_MASK 0x3E0
#define HH503_PHY_FLAT_23_80_COEF_LEN  5
#define HH503_PHY_FLAT_23_80_COEF_OFFSET   0
#define HH503_PHY_FLAT_23_80_COEF_MASK 0x1F
#define HH503_PHY_FLAT_0_160_COEF_LEN  5
#define HH503_PHY_FLAT_0_160_COEF_OFFSET   25
#define HH503_PHY_FLAT_0_160_COEF_MASK 0x3E000000
#define HH503_PHY_FLAT_1_160_COEF_LEN  5
#define HH503_PHY_FLAT_1_160_COEF_OFFSET   20
#define HH503_PHY_FLAT_1_160_COEF_MASK 0x1F00000
#define HH503_PHY_FLAT_2_160_COEF_LEN  5
#define HH503_PHY_FLAT_2_160_COEF_OFFSET   15
#define HH503_PHY_FLAT_2_160_COEF_MASK 0xF8000
#define HH503_PHY_FLAT_3_160_COEF_LEN  5
#define HH503_PHY_FLAT_3_160_COEF_OFFSET   10
#define HH503_PHY_FLAT_3_160_COEF_MASK 0x7C00
#define HH503_PHY_FLAT_4_160_COEF_LEN  5
#define HH503_PHY_FLAT_4_160_COEF_OFFSET   5
#define HH503_PHY_FLAT_4_160_COEF_MASK 0x3E0
#define HH503_PHY_FLAT_5_160_COEF_LEN  5
#define HH503_PHY_FLAT_5_160_COEF_OFFSET   0
#define HH503_PHY_FLAT_5_160_COEF_MASK 0x1F
#define HH503_PHY_FLAT_6_160_COEF_LEN  5
#define HH503_PHY_FLAT_6_160_COEF_OFFSET   25
#define HH503_PHY_FLAT_6_160_COEF_MASK 0x3E000000
#define HH503_PHY_FLAT_7_160_COEF_LEN  5
#define HH503_PHY_FLAT_7_160_COEF_OFFSET   20
#define HH503_PHY_FLAT_7_160_COEF_MASK 0x1F00000
#define HH503_PHY_FLAT_8_160_COEF_LEN  5
#define HH503_PHY_FLAT_8_160_COEF_OFFSET   15
#define HH503_PHY_FLAT_8_160_COEF_MASK 0xF8000
#define HH503_PHY_FLAT_9_160_COEF_LEN  5
#define HH503_PHY_FLAT_9_160_COEF_OFFSET   10
#define HH503_PHY_FLAT_9_160_COEF_MASK 0x7C00
#define HH503_PHY_FLAT_10_160_COEF_LEN 5
#define HH503_PHY_FLAT_10_160_COEF_OFFSET  5
#define HH503_PHY_FLAT_10_160_COEF_MASK 0x3E0
#define HH503_PHY_FLAT_11_160_COEF_LEN 5
#define HH503_PHY_FLAT_11_160_COEF_OFFSET  0
#define HH503_PHY_FLAT_11_160_COEF_MASK 0x1F
#define HH503_PHY_FLAT_12_160_COEF_LEN 5
#define HH503_PHY_FLAT_12_160_COEF_OFFSET  25
#define HH503_PHY_FLAT_12_160_COEF_MASK 0x3E000000
#define HH503_PHY_FLAT_13_160_COEF_LEN 5
#define HH503_PHY_FLAT_13_160_COEF_OFFSET  20
#define HH503_PHY_FLAT_13_160_COEF_MASK 0x1F00000
#define HH503_PHY_FLAT_14_160_COEF_LEN 5
#define HH503_PHY_FLAT_14_160_COEF_OFFSET  15
#define HH503_PHY_FLAT_14_160_COEF_MASK 0xF8000
#define HH503_PHY_FLAT_15_160_COEF_LEN 5
#define HH503_PHY_FLAT_15_160_COEF_OFFSET  10
#define HH503_PHY_FLAT_15_160_COEF_MASK 0x7C00
#define HH503_PHY_FLAT_16_160_COEF_LEN 5
#define HH503_PHY_FLAT_16_160_COEF_OFFSET  5
#define HH503_PHY_FLAT_16_160_COEF_MASK 0x3E0
#define HH503_PHY_FLAT_17_160_COEF_LEN 5
#define HH503_PHY_FLAT_17_160_COEF_OFFSET  0
#define HH503_PHY_FLAT_17_160_COEF_MASK 0x1F
#define HH503_PHY_FLAT_18_160_COEF_LEN 5
#define HH503_PHY_FLAT_18_160_COEF_OFFSET  25
#define HH503_PHY_FLAT_18_160_COEF_MASK 0x3E000000
#define HH503_PHY_FLAT_19_160_COEF_LEN 5
#define HH503_PHY_FLAT_19_160_COEF_OFFSET  20
#define HH503_PHY_FLAT_19_160_COEF_MASK 0x1F00000
#define HH503_PHY_FLAT_20_160_COEF_LEN 5
#define HH503_PHY_FLAT_20_160_COEF_OFFSET  15
#define HH503_PHY_FLAT_20_160_COEF_MASK 0xF8000
#define HH503_PHY_FLAT_21_160_COEF_LEN 5
#define HH503_PHY_FLAT_21_160_COEF_OFFSET  10
#define HH503_PHY_FLAT_21_160_COEF_MASK 0x7C00
#define HH503_PHY_FLAT_22_160_COEF_LEN 5
#define HH503_PHY_FLAT_22_160_COEF_OFFSET  5
#define HH503_PHY_FLAT_22_160_COEF_MASK 0x3E0
#define HH503_PHY_FLAT_23_160_COEF_LEN 5
#define HH503_PHY_FLAT_23_160_COEF_OFFSET  0
#define HH503_PHY_FLAT_23_160_COEF_MASK 0x1F
#define HH503_PHY_CFG_TRX_CLK_FREQ_SEL_LEN 1
#define HH503_PHY_CFG_TRX_CLK_FREQ_SEL_OFFSET  2
#define HH503_PHY_CFG_TRX_CLK_FREQ_SEL_MASK 0x4
#define HH503_PHY_CFG_TRX_CLK_FREQ_LEN 2
#define HH503_PHY_CFG_TRX_CLK_FREQ_OFFSET  0
#define HH503_PHY_CFG_TRX_CLK_FREQ_MASK 0x3
#define HH503_PHY_CFG_TXRDY_TIMEOUT_ENB_LEN    1
#define HH503_PHY_CFG_TXRDY_TIMEOUT_ENB_OFFSET 16
#define HH503_PHY_CFG_TXRDY_TIMEOUT_ENB_MASK 0x10000
#define HH503_PHY_CFG_TX_TIME_OUT_THR_LEN  16
#define HH503_PHY_CFG_TX_TIME_OUT_THR_OFFSET   0
#define HH503_PHY_CFG_TX_TIME_OUT_THR_MASK 0xFFFF
#define HH503_PHY_CFG_EARLY_UPD_SCO_BPS_LEN    1
#define HH503_PHY_CFG_EARLY_UPD_SCO_BPS_OFFSET 24
#define HH503_PHY_CFG_EARLY_UPD_SCO_BPS_MASK 0x1000000
#define HH503_PHY_CFG_DU_ANT_MAX_GAIN_TH_LEN   8
#define HH503_PHY_CFG_DU_ANT_MAX_GAIN_TH_OFFSET    16
#define HH503_PHY_CFG_DU_ANT_MAX_GAIN_TH_MASK 0xFF0000
#define HH503_PHY_CFG_FT_FREQ_OFFSET_BPS_LEN   1
#define HH503_PHY_CFG_FT_FREQ_OFFSET_BPS_OFFSET    12
#define HH503_PHY_CFG_FT_FREQ_OFFSET_BPS_MASK 0x1000
#define HH503_PHY_CFG_SYNC_MAX_POWER_MOD_LEN   1
#define HH503_PHY_CFG_SYNC_MAX_POWER_MOD_OFFSET    11
#define HH503_PHY_CFG_SYNC_MAX_POWER_MOD_MASK 0x800
#define HH503_PHY_CFG_SYNC_CLK_MODE_LEN    1
#define HH503_PHY_CFG_SYNC_CLK_MODE_OFFSET 10
#define HH503_PHY_CFG_SYNC_CLK_MODE_MASK 0x400
#define HH503_PHY_CFG_FT_SCO_BPS_LEN   1
#define HH503_PHY_CFG_FT_SCO_BPS_OFFSET    9
#define HH503_PHY_CFG_FT_SCO_BPS_MASK 0x200
#define HH503_PHY_CFG_FORCE_ONE_ANT_LEN    1
#define HH503_PHY_CFG_FORCE_ONE_ANT_OFFSET 8
#define HH503_PHY_CFG_FORCE_ONE_ANT_MASK 0x100
#define HH503_PHY_CFG_TH_DIS_ONE_ANT_LEN   8
#define HH503_PHY_CFG_TH_DIS_ONE_ANT_OFFSET    0
#define HH503_PHY_CFG_TH_DIS_ONE_ANT_MASK 0xFF
#define HH503_PHY_CFG_SYNC_ERR_FORCE_PKT_LEN_BPS_LEN   1
#define HH503_PHY_CFG_SYNC_ERR_FORCE_PKT_LEN_BPS_OFFSET    27
#define HH503_PHY_CFG_SYNC_ERR_FORCE_PKT_LEN_BPS_MASK 0x8000000
#define HH503_PHY_CFG_1ST_POWER_SHIFT_EN_LEN   1
#define HH503_PHY_CFG_1ST_POWER_SHIFT_EN_OFFSET    26
#define HH503_PHY_CFG_1ST_POWER_SHIFT_EN_MASK 0x4000000
#define HH503_PHY_CFG_SEC_FINE_TIMING_EN_LEN   1
#define HH503_PHY_CFG_SEC_FINE_TIMING_EN_OFFSET    25
#define HH503_PHY_CFG_SEC_FINE_TIMING_EN_MASK 0x2000000
#define HH503_PHY_CFG_SEC_FINE_TIMING_FAC_LEN  4
#define HH503_PHY_CFG_SEC_FINE_TIMING_FAC_OFFSET   21
#define HH503_PHY_CFG_SEC_FINE_TIMING_FAC_MASK 0x1E00000
#define HH503_PHY_CFG_FORCE_AC_LEN_LEN 1
#define HH503_PHY_CFG_FORCE_AC_LEN_OFFSET  20
#define HH503_PHY_CFG_FORCE_AC_LEN_MASK 0x100000
#define HH503_PHY_CFG_PKT_DET_POWER_TH_LEN 10
#define HH503_PHY_CFG_PKT_DET_POWER_TH_OFFSET  10
#define HH503_PHY_CFG_PKT_DET_POWER_TH_MASK 0xFFC00
#define HH503_PHY_CFG_POWER_DET_TH_LEN 8
#define HH503_PHY_CFG_POWER_DET_TH_OFFSET  2
#define HH503_PHY_CFG_POWER_DET_TH_MASK 0x3FC
#define HH503_PHY_CFG_POWER_EST_WIN_LEN    2
#define HH503_PHY_CFG_POWER_EST_WIN_OFFSET 0
#define HH503_PHY_CFG_POWER_EST_WIN_MASK 0x3
#define HH503_PHY_CFG_COARSE_TIMEOUT_LEN   9
#define HH503_PHY_CFG_COARSE_TIMEOUT_OFFSET    21
#define HH503_PHY_CFG_COARSE_TIMEOUT_MASK 0x3FE00000
#define HH503_PHY_CFG_TIMING_SYNC_DLY_LEN  7
#define HH503_PHY_CFG_TIMING_SYNC_DLY_OFFSET   14
#define HH503_PHY_CFG_TIMING_SYNC_DLY_MASK 0x1FC000
#define HH503_PHY_CFG_SYNC_TIMEOUT_LEN 9
#define HH503_PHY_CFG_SYNC_TIMEOUT_OFFSET  5
#define HH503_PHY_CFG_SYNC_TIMEOUT_MASK 0x3FE0
#define HH503_PHY_CFG_DFE_FILTER_DLY_LEN   5
#define HH503_PHY_CFG_DFE_FILTER_DLY_OFFSET    0
#define HH503_PHY_CFG_DFE_FILTER_DLY_MASK 0x1F
#define HH503_PHY_CFG_PKT_DET_N2_16WIN_LEN 5
#define HH503_PHY_CFG_PKT_DET_N2_16WIN_OFFSET  13
#define HH503_PHY_CFG_PKT_DET_N2_16WIN_MASK 0x3E000
#define HH503_PHY_CFG_PKT_DET_N1_16WIN_LEN 5
#define HH503_PHY_CFG_PKT_DET_N1_16WIN_OFFSET  8
#define HH503_PHY_CFG_PKT_DET_N1_16WIN_MASK 0x1F00
#define HH503_PHY_CFG_PKT_DET_MU2_16WIN_LEN    4
#define HH503_PHY_CFG_PKT_DET_MU2_16WIN_OFFSET 4
#define HH503_PHY_CFG_PKT_DET_MU2_16WIN_MASK 0xF0
#define HH503_PHY_CFG_PKT_DET_MU1_16WIN_LEN    4
#define HH503_PHY_CFG_PKT_DET_MU1_16WIN_OFFSET 0
#define HH503_PHY_CFG_PKT_DET_MU1_16WIN_MASK 0xF
#define HH503_PHY_CFG_TIMING_DET_MU_16WIN_LEN  4
#define HH503_PHY_CFG_TIMING_DET_MU_16WIN_OFFSET   13
#define HH503_PHY_CFG_TIMING_DET_MU_16WIN_MASK 0x1E000
#define HH503_PHY_CFG_TIMING_DET_N2_16WIN_LEN  7
#define HH503_PHY_CFG_TIMING_DET_N2_16WIN_OFFSET   6
#define HH503_PHY_CFG_TIMING_DET_N2_16WIN_MASK 0x1FC0
#define HH503_PHY_CFG_TIMING_DET_N1_16WIN_LEN  6
#define HH503_PHY_CFG_TIMING_DET_N1_16WIN_OFFSET   0
#define HH503_PHY_CFG_TIMING_DET_N1_16WIN_MASK 0x3F
#define HH503_PHY_CFG_PKT_DET_N2_32WIN_LEN 5
#define HH503_PHY_CFG_PKT_DET_N2_32WIN_OFFSET  13
#define HH503_PHY_CFG_PKT_DET_N2_32WIN_MASK 0x3E000
#define HH503_PHY_CFG_PKT_DET_N1_32WIN_LEN 5
#define HH503_PHY_CFG_PKT_DET_N1_32WIN_OFFSET  8
#define HH503_PHY_CFG_PKT_DET_N1_32WIN_MASK 0x1F00
#define HH503_PHY_CFG_PKT_DET_MU2_32WIN_LEN    4
#define HH503_PHY_CFG_PKT_DET_MU2_32WIN_OFFSET 4
#define HH503_PHY_CFG_PKT_DET_MU2_32WIN_MASK 0xF0
#define HH503_PHY_CFG_PKT_DET_MU1_32WIN_LEN    4
#define HH503_PHY_CFG_PKT_DET_MU1_32WIN_OFFSET 0
#define HH503_PHY_CFG_PKT_DET_MU1_32WIN_MASK 0xF
#define HH503_PHY_CFG_TIMING_DET_MU_32WIN_LEN  4
#define HH503_PHY_CFG_TIMING_DET_MU_32WIN_OFFSET   13
#define HH503_PHY_CFG_TIMING_DET_MU_32WIN_MASK 0x1E000
#define HH503_PHY_CFG_TIMING_DET_N2_32WIN_LEN  7
#define HH503_PHY_CFG_TIMING_DET_N2_32WIN_OFFSET   6
#define HH503_PHY_CFG_TIMING_DET_N2_32WIN_MASK 0x1FC0
#define HH503_PHY_CFG_TIMING_DET_N1_32WIN_LEN  6
#define HH503_PHY_CFG_TIMING_DET_N1_32WIN_OFFSET   0
#define HH503_PHY_CFG_TIMING_DET_N1_32WIN_MASK 0x3F
#define HH503_PHY_CFG_PKT_DET_N2_64WIN_LEN 5
#define HH503_PHY_CFG_PKT_DET_N2_64WIN_OFFSET  13
#define HH503_PHY_CFG_PKT_DET_N2_64WIN_MASK 0x3E000
#define HH503_PHY_CFG_PKT_DET_N1_64WIN_LEN 5
#define HH503_PHY_CFG_PKT_DET_N1_64WIN_OFFSET  8
#define HH503_PHY_CFG_PKT_DET_N1_64WIN_MASK 0x1F00
#define HH503_PHY_CFG_PKT_DET_MU2_64WIN_LEN    4
#define HH503_PHY_CFG_PKT_DET_MU2_64WIN_OFFSET 4
#define HH503_PHY_CFG_PKT_DET_MU2_64WIN_MASK 0xF0
#define HH503_PHY_CFG_PKT_DET_MU1_64WIN_LEN    4
#define HH503_PHY_CFG_PKT_DET_MU1_64WIN_OFFSET 0
#define HH503_PHY_CFG_PKT_DET_MU1_64WIN_MASK 0xF
#define HH503_PHY_CFG_SYNC_TIMEOUT_4RADAR_LEN  9
#define HH503_PHY_CFG_SYNC_TIMEOUT_4RADAR_OFFSET   17
#define HH503_PHY_CFG_SYNC_TIMEOUT_4RADAR_MASK 0x3FE0000
#define HH503_PHY_CFG_TIMING_DET_MU_64WIN_LEN  4
#define HH503_PHY_CFG_TIMING_DET_MU_64WIN_OFFSET   13
#define HH503_PHY_CFG_TIMING_DET_MU_64WIN_MASK 0x1E000
#define HH503_PHY_CFG_TIMING_DET_N2_64WIN_LEN  7
#define HH503_PHY_CFG_TIMING_DET_N2_64WIN_OFFSET   6
#define HH503_PHY_CFG_TIMING_DET_N2_64WIN_MASK 0x1FC0
#define HH503_PHY_CFG_TIMING_DET_N1_64WIN_LEN  6
#define HH503_PHY_CFG_TIMING_DET_N1_64WIN_OFFSET   0
#define HH503_PHY_CFG_TIMING_DET_N1_64WIN_MASK 0x3F
#define HH503_PHY_CFG_SEP_PKT_DET_TIMEOUT_LEN  8
#define HH503_PHY_CFG_SEP_PKT_DET_TIMEOUT_OFFSET   7
#define HH503_PHY_CFG_SEP_PKT_DET_TIMEOUT_MASK 0x7F80
#define HH503_PHY_CFG_DOTB_IN_DECODING_RST_BPS_LEN 1
#define HH503_PHY_CFG_DOTB_IN_DECODING_RST_BPS_OFFSET  6
#define HH503_PHY_CFG_DOTB_IN_DECODING_RST_BPS_MASK 0x40
#define HH503_PHY_CFG_DEC_DYM_FREQ_BPS_LEN 1
#define HH503_PHY_CFG_DEC_DYM_FREQ_BPS_OFFSET  5
#define HH503_PHY_CFG_DEC_DYM_FREQ_BPS_MASK 0x20
#define HH503_PHY_CFG_SIGB_ERR_EN_LEN  1
#define HH503_PHY_CFG_SIGB_ERR_EN_OFFSET   4
#define HH503_PHY_CFG_SIGB_ERR_EN_MASK 0x10
#define HH503_PHY_CFG_VHT_HDR_CTRL_LEN 2
#define HH503_PHY_CFG_VHT_HDR_CTRL_OFFSET  0
#define HH503_PHY_CFG_VHT_HDR_CTRL_MASK 0x3
#define HH503_PHY_CFG_SIG_DEC_DELAY_LEN    9
#define HH503_PHY_CFG_SIG_DEC_DELAY_OFFSET 23
#define HH503_PHY_CFG_SIG_DEC_DELAY_MASK 0xFF800000
#define HH503_PHY_CFG_MOD_DET_DELAY_LEN    8
#define HH503_PHY_CFG_MOD_DET_DELAY_OFFSET 15
#define HH503_PHY_CFG_MOD_DET_DELAY_MASK 0x7F8000
#define HH503_PHY_CFG_CE_DELAY_LEN 6
#define HH503_PHY_CFG_CE_DELAY_OFFSET  9
#define HH503_PHY_CFG_CE_DELAY_MASK 0x7E00
#define HH503_PHY_CFG_MIMO_DET_DELAY_LEN   9
#define HH503_PHY_CFG_MIMO_DET_DELAY_OFFSET    0
#define HH503_PHY_CFG_MIMO_DET_DELAY_MASK 0x1FF
#define HH503_PHY_SINGLE_0TONE_2CAR_LEN    10
#define HH503_PHY_SINGLE_0TONE_2CAR_OFFSET 22
#define HH503_PHY_SINGLE_0TONE_2CAR_MASK 0xFFC00000
#define HH503_PHY_SINGLE_0TONE_1CAR_LEN    10
#define HH503_PHY_SINGLE_0TONE_1CAR_OFFSET 12
#define HH503_PHY_SINGLE_0TONE_1CAR_MASK 0x3FF000
#define HH503_PHY_SINGLE_0TONE_0CAR_LEN    10
#define HH503_PHY_SINGLE_0TONE_0CAR_OFFSET 2
#define HH503_PHY_SINGLE_0TONE_0CAR_MASK 0xFFC
#define HH503_PHY_CFG_MULT_RDWR_BYPASS_LEN 1
#define HH503_PHY_CFG_MULT_RDWR_BYPASS_OFFSET  1
#define HH503_PHY_CFG_MULT_RDWR_BYPASS_MASK 0x2
#define HH503_PHY_FFT_WEIGHT_EN_LEN    1
#define HH503_PHY_FFT_WEIGHT_EN_OFFSET 0
#define HH503_PHY_FFT_WEIGHT_EN_MASK 0x1
#define HH503_PHY_SINGLE_0TONE_5CAR_LEN    10
#define HH503_PHY_SINGLE_0TONE_5CAR_OFFSET 20
#define HH503_PHY_SINGLE_0TONE_5CAR_MASK 0x3FF00000
#define HH503_PHY_SINGLE_0TONE_4CAR_LEN    10
#define HH503_PHY_SINGLE_0TONE_4CAR_OFFSET 10
#define HH503_PHY_SINGLE_0TONE_4CAR_MASK 0xFFC00
#define HH503_PHY_SINGLE_0TONE_3CAR_LEN    10
#define HH503_PHY_SINGLE_0TONE_3CAR_OFFSET 0
#define HH503_PHY_SINGLE_0TONE_3CAR_MASK 0x3FF
#define HH503_PHY_SINGLE_1TONE_0CAR_LEN    10
#define HH503_PHY_SINGLE_1TONE_0CAR_OFFSET 20
#define HH503_PHY_SINGLE_1TONE_0CAR_MASK 0x3FF00000
#define HH503_PHY_SINGLE_0TONE_7CAR_LEN    10
#define HH503_PHY_SINGLE_0TONE_7CAR_OFFSET 10
#define HH503_PHY_SINGLE_0TONE_7CAR_MASK 0xFFC00
#define HH503_PHY_SINGLE_0TONE_6CAR_LEN    10
#define HH503_PHY_SINGLE_0TONE_6CAR_OFFSET 0
#define HH503_PHY_SINGLE_0TONE_6CAR_MASK 0x3FF
#define HH503_PHY_SINGLE_1TONE_3CAR_LEN    10
#define HH503_PHY_SINGLE_1TONE_3CAR_OFFSET 20
#define HH503_PHY_SINGLE_1TONE_3CAR_MASK 0x3FF00000
#define HH503_PHY_SINGLE_1TONE_2CAR_LEN    10
#define HH503_PHY_SINGLE_1TONE_2CAR_OFFSET 10
#define HH503_PHY_SINGLE_1TONE_2CAR_MASK 0xFFC00
#define HH503_PHY_SINGLE_1TONE_1CAR_LEN    10
#define HH503_PHY_SINGLE_1TONE_1CAR_OFFSET 0
#define HH503_PHY_SINGLE_1TONE_1CAR_MASK 0x3FF
#define HH503_PHY_SINGLE_1TONE_6CAR_LEN    10
#define HH503_PHY_SINGLE_1TONE_6CAR_OFFSET 20
#define HH503_PHY_SINGLE_1TONE_6CAR_MASK 0x3FF00000
#define HH503_PHY_SINGLE_1TONE_5CAR_LEN    10
#define HH503_PHY_SINGLE_1TONE_5CAR_OFFSET 10
#define HH503_PHY_SINGLE_1TONE_5CAR_MASK 0xFFC00
#define HH503_PHY_SINGLE_1TONE_4CAR_LEN    10
#define HH503_PHY_SINGLE_1TONE_4CAR_OFFSET 0
#define HH503_PHY_SINGLE_1TONE_4CAR_MASK 0x3FF
#define HH503_PHY_SINGLE_2TONE_1CAR_LEN    10
#define HH503_PHY_SINGLE_2TONE_1CAR_OFFSET 20
#define HH503_PHY_SINGLE_2TONE_1CAR_MASK 0x3FF00000
#define HH503_PHY_SINGLE_2TONE_0CAR_LEN    10
#define HH503_PHY_SINGLE_2TONE_0CAR_OFFSET 10
#define HH503_PHY_SINGLE_2TONE_0CAR_MASK 0xFFC00
#define HH503_PHY_SINGLE_1TONE_7CAR_LEN    10
#define HH503_PHY_SINGLE_1TONE_7CAR_OFFSET 0
#define HH503_PHY_SINGLE_1TONE_7CAR_MASK 0x3FF
#define HH503_PHY_SINGLE_2TONE_4CAR_LEN    10
#define HH503_PHY_SINGLE_2TONE_4CAR_OFFSET 20
#define HH503_PHY_SINGLE_2TONE_4CAR_MASK 0x3FF00000
#define HH503_PHY_SINGLE_2TONE_3CAR_LEN    10
#define HH503_PHY_SINGLE_2TONE_3CAR_OFFSET 10
#define HH503_PHY_SINGLE_2TONE_3CAR_MASK 0xFFC00
#define HH503_PHY_SINGLE_2TONE_2CAR_LEN    10
#define HH503_PHY_SINGLE_2TONE_2CAR_OFFSET 0
#define HH503_PHY_SINGLE_2TONE_2CAR_MASK 0x3FF
#define HH503_PHY_SINGLE_2TONE_7CAR_LEN    10
#define HH503_PHY_SINGLE_2TONE_7CAR_OFFSET 20
#define HH503_PHY_SINGLE_2TONE_7CAR_MASK 0x3FF00000
#define HH503_PHY_SINGLE_2TONE_6CAR_LEN    10
#define HH503_PHY_SINGLE_2TONE_6CAR_OFFSET 10
#define HH503_PHY_SINGLE_2TONE_6CAR_MASK 0xFFC00
#define HH503_PHY_SINGLE_2TONE_5CAR_LEN    10
#define HH503_PHY_SINGLE_2TONE_5CAR_OFFSET 0
#define HH503_PHY_SINGLE_2TONE_5CAR_MASK 0x3FF
#define HH503_PHY_SINGLE_0TONE_7WEIGHT_LEN 3
#define HH503_PHY_SINGLE_0TONE_7WEIGHT_OFFSET  21
#define HH503_PHY_SINGLE_0TONE_7WEIGHT_MASK 0xE00000
#define HH503_PHY_SINGLE_0TONE_6WEIGHT_LEN 3
#define HH503_PHY_SINGLE_0TONE_6WEIGHT_OFFSET  18
#define HH503_PHY_SINGLE_0TONE_6WEIGHT_MASK 0x1C0000
#define HH503_PHY_SINGLE_0TONE_5WEIGHT_LEN 3
#define HH503_PHY_SINGLE_0TONE_5WEIGHT_OFFSET  15
#define HH503_PHY_SINGLE_0TONE_5WEIGHT_MASK 0x38000
#define HH503_PHY_SINGLE_0TONE_4WEIGHT_LEN 3
#define HH503_PHY_SINGLE_0TONE_4WEIGHT_OFFSET  12
#define HH503_PHY_SINGLE_0TONE_4WEIGHT_MASK 0x7000
#define HH503_PHY_SINGLE_0TONE_3WEIGHT_LEN 3
#define HH503_PHY_SINGLE_0TONE_3WEIGHT_OFFSET  9
#define HH503_PHY_SINGLE_0TONE_3WEIGHT_MASK 0xE00
#define HH503_PHY_SINGLE_0TONE_2WEIGHT_LEN 3
#define HH503_PHY_SINGLE_0TONE_2WEIGHT_OFFSET  6
#define HH503_PHY_SINGLE_0TONE_2WEIGHT_MASK 0x1C0
#define HH503_PHY_SINGLE_0TONE_1WEIGHT_LEN 3
#define HH503_PHY_SINGLE_0TONE_1WEIGHT_OFFSET  3
#define HH503_PHY_SINGLE_0TONE_1WEIGHT_MASK 0x38
#define HH503_PHY_SINGLE_0TONE_0WEIGHT_LEN 3
#define HH503_PHY_SINGLE_0TONE_0WEIGHT_OFFSET  0
#define HH503_PHY_SINGLE_0TONE_0WEIGHT_MASK 0x7
#define HH503_PHY_SINGLE_1TONE_7WEIGHT_LEN 3
#define HH503_PHY_SINGLE_1TONE_7WEIGHT_OFFSET  21
#define HH503_PHY_SINGLE_1TONE_7WEIGHT_MASK 0xE00000
#define HH503_PHY_SINGLE_1TONE_6WEIGHT_LEN 3
#define HH503_PHY_SINGLE_1TONE_6WEIGHT_OFFSET  18
#define HH503_PHY_SINGLE_1TONE_6WEIGHT_MASK 0x1C0000
#define HH503_PHY_SINGLE_1TONE_5WEIGHT_LEN 3
#define HH503_PHY_SINGLE_1TONE_5WEIGHT_OFFSET  15
#define HH503_PHY_SINGLE_1TONE_5WEIGHT_MASK 0x38000
#define HH503_PHY_SINGLE_1TONE_4WEIGHT_LEN 3
#define HH503_PHY_SINGLE_1TONE_4WEIGHT_OFFSET  12
#define HH503_PHY_SINGLE_1TONE_4WEIGHT_MASK 0x7000
#define HH503_PHY_SINGLE_1TONE_3WEIGHT_LEN 3
#define HH503_PHY_SINGLE_1TONE_3WEIGHT_OFFSET  9
#define HH503_PHY_SINGLE_1TONE_3WEIGHT_MASK 0xE00
#define HH503_PHY_SINGLE_1TONE_2WEIGHT_LEN 3
#define HH503_PHY_SINGLE_1TONE_2WEIGHT_OFFSET  6
#define HH503_PHY_SINGLE_1TONE_2WEIGHT_MASK 0x1C0
#define HH503_PHY_SINGLE_1TONE_1WEIGHT_LEN 3
#define HH503_PHY_SINGLE_1TONE_1WEIGHT_OFFSET  3
#define HH503_PHY_SINGLE_1TONE_1WEIGHT_MASK 0x38
#define HH503_PHY_SINGLE_1TONE_0WEIGHT_LEN 3
#define HH503_PHY_SINGLE_1TONE_0WEIGHT_OFFSET  0
#define HH503_PHY_SINGLE_1TONE_0WEIGHT_MASK 0x7
#define HH503_PHY_SINGLE_2TONE_7WEIGHT_LEN 3
#define HH503_PHY_SINGLE_2TONE_7WEIGHT_OFFSET  21
#define HH503_PHY_SINGLE_2TONE_7WEIGHT_MASK 0xE00000
#define HH503_PHY_SINGLE_2TONE_6WEIGHT_LEN 3
#define HH503_PHY_SINGLE_2TONE_6WEIGHT_OFFSET  18
#define HH503_PHY_SINGLE_2TONE_6WEIGHT_MASK 0x1C0000
#define HH503_PHY_SINGLE_2TONE_5WEIGHT_LEN 3
#define HH503_PHY_SINGLE_2TONE_5WEIGHT_OFFSET  15
#define HH503_PHY_SINGLE_2TONE_5WEIGHT_MASK 0x38000
#define HH503_PHY_SINGLE_2TONE_4WEIGHT_LEN 3
#define HH503_PHY_SINGLE_2TONE_4WEIGHT_OFFSET  12
#define HH503_PHY_SINGLE_2TONE_4WEIGHT_MASK 0x7000
#define HH503_PHY_SINGLE_2TONE_3WEIGHT_LEN 3
#define HH503_PHY_SINGLE_2TONE_3WEIGHT_OFFSET  9
#define HH503_PHY_SINGLE_2TONE_3WEIGHT_MASK 0xE00
#define HH503_PHY_SINGLE_2TONE_2WEIGHT_LEN 3
#define HH503_PHY_SINGLE_2TONE_2WEIGHT_OFFSET  6
#define HH503_PHY_SINGLE_2TONE_2WEIGHT_MASK 0x1C0
#define HH503_PHY_SINGLE_2TONE_1WEIGHT_LEN 3
#define HH503_PHY_SINGLE_2TONE_1WEIGHT_OFFSET  3
#define HH503_PHY_SINGLE_2TONE_1WEIGHT_MASK 0x38
#define HH503_PHY_SINGLE_2TONE_0WEIGHT_LEN 3
#define HH503_PHY_SINGLE_2TONE_0WEIGHT_OFFSET  0
#define HH503_PHY_SINGLE_2TONE_0WEIGHT_MASK 0x7
#define HH503_PHY_DC_OFFSET_WEIGHT_EN_LEN  1
#define HH503_PHY_DC_OFFSET_WEIGHT_EN_OFFSET   3
#define HH503_PHY_DC_OFFSET_WEIGHT_EN_MASK 0x8
#define HH503_PHY_DC_OFFSET_WEIGHT_FACTOR_LEN  3
#define HH503_PHY_DC_OFFSET_WEIGHT_FACTOR_OFFSET   0
#define HH503_PHY_DC_OFFSET_WEIGHT_FACTOR_MASK 0x7
#define HH503_PHY_DC_OFFSET_FREQ_TH_LEN    4
#define HH503_PHY_DC_OFFSET_FREQ_TH_OFFSET 0
#define HH503_PHY_DC_OFFSET_FREQ_TH_MASK 0xF
#define HH503_PHY_VT_K1_PARA_HE_LEN    8
#define HH503_PHY_VT_K1_PARA_HE_OFFSET 7
#define HH503_PHY_VT_K1_PARA_HE_MASK 0x7F80
#define HH503_PHY_VT_K1_PARA_LEN   7
#define HH503_PHY_VT_K1_PARA_OFFSET    0
#define HH503_PHY_VT_K1_PARA_MASK 0x7F
#define HH503_PHY_VT_K2_PARA_HE_LEN    8
#define HH503_PHY_VT_K2_PARA_HE_OFFSET 7
#define HH503_PHY_VT_K2_PARA_HE_MASK 0x7F80
#define HH503_PHY_VT_K2_PARA_LEN   7
#define HH503_PHY_VT_K2_PARA_OFFSET    0
#define HH503_PHY_VT_K2_PARA_MASK 0x7F
#define HH503_PHY_VT_K3_PARA_HE_LEN    8
#define HH503_PHY_VT_K3_PARA_HE_OFFSET 7
#define HH503_PHY_VT_K3_PARA_HE_MASK 0x7F80
#define HH503_PHY_VT_K3_PARA_LEN   7
#define HH503_PHY_VT_K3_PARA_OFFSET    0
#define HH503_PHY_VT_K3_PARA_MASK 0x7F
#define HH503_PHY_VT_K4_PARA_HE_LEN    8
#define HH503_PHY_VT_K4_PARA_HE_OFFSET 7
#define HH503_PHY_VT_K4_PARA_HE_MASK 0x7F80
#define HH503_PHY_VT_K4_PARA_LEN   7
#define HH503_PHY_VT_K4_PARA_OFFSET    0
#define HH503_PHY_VT_K4_PARA_MASK 0x7F
#define HH503_PHY_VT_K5_PARA_HE_LEN    8
#define HH503_PHY_VT_K5_PARA_HE_OFFSET 7
#define HH503_PHY_VT_K5_PARA_HE_MASK 0x7F80
#define HH503_PHY_VT_K5_PARA_LEN   7
#define HH503_PHY_VT_K5_PARA_OFFSET    0
#define HH503_PHY_VT_K5_PARA_MASK 0x7F
#define HH503_PHY_VT_K6_PARA_HE_LEN    8
#define HH503_PHY_VT_K6_PARA_HE_OFFSET 7
#define HH503_PHY_VT_K6_PARA_HE_MASK 0x7F80
#define HH503_PHY_VT_K6_PARA_LEN   7
#define HH503_PHY_VT_K6_PARA_OFFSET    0
#define HH503_PHY_VT_K6_PARA_MASK 0x7F
#define HH503_PHY_VT_K7_PARA_HE_LEN    8
#define HH503_PHY_VT_K7_PARA_HE_OFFSET 7
#define HH503_PHY_VT_K7_PARA_HE_MASK 0x7F80
#define HH503_PHY_VT_K7_PARA_LEN   7
#define HH503_PHY_VT_K7_PARA_OFFSET    0
#define HH503_PHY_VT_K7_PARA_MASK 0x7F
#define HH503_PHY_VT_K8_PARA_HE_LEN    8
#define HH503_PHY_VT_K8_PARA_HE_OFFSET 7
#define HH503_PHY_VT_K8_PARA_HE_MASK 0x7F80
#define HH503_PHY_VT_K8_PARA_LEN   7
#define HH503_PHY_VT_K8_PARA_OFFSET    0
#define HH503_PHY_VT_K8_PARA_MASK 0x7F
#define HH503_PHY_VT_K9_PARA_HE_LEN    8
#define HH503_PHY_VT_K9_PARA_HE_OFFSET 7
#define HH503_PHY_VT_K9_PARA_HE_MASK 0x7F80
#define HH503_PHY_VT_K9_PARA_LEN   7
#define HH503_PHY_VT_K9_PARA_OFFSET    0
#define HH503_PHY_VT_K9_PARA_MASK 0x7F
#define HH503_PHY_VT_K10_PARA_HE_LEN   8
#define HH503_PHY_VT_K10_PARA_HE_OFFSET    7
#define HH503_PHY_VT_K10_PARA_HE_MASK 0x7F80
#define HH503_PHY_VT_K10_PARA_LEN  7
#define HH503_PHY_VT_K10_PARA_OFFSET   0
#define HH503_PHY_VT_K10_PARA_MASK 0x7F
#define HH503_PHY_VT_K11_PARA_HE_LEN   8
#define HH503_PHY_VT_K11_PARA_HE_OFFSET    7
#define HH503_PHY_VT_K11_PARA_HE_MASK 0x7F80
#define HH503_PHY_VT_K11_PARA_LEN  7
#define HH503_PHY_VT_K11_PARA_OFFSET   0
#define HH503_PHY_VT_K11_PARA_MASK 0x7F
#define HH503_PHY_VT_K12_PARA_HE_LEN   8
#define HH503_PHY_VT_K12_PARA_HE_OFFSET    8
#define HH503_PHY_VT_K12_PARA_HE_MASK 0xFF00
#define HH503_PHY_VT_K12_PARA_LEN  8
#define HH503_PHY_VT_K12_PARA_OFFSET   0
#define HH503_PHY_VT_K12_PARA_MASK 0xFF
#define HH503_PHY_VT_K13_PARA_LEN  8
#define HH503_PHY_VT_K13_PARA_OFFSET   0
#define HH503_PHY_VT_K13_PARA_MASK 0xFF
#define HH503_PHY_LDPC_K1_PARA_HE_LEN  8
#define HH503_PHY_LDPC_K1_PARA_HE_OFFSET   7
#define HH503_PHY_LDPC_K1_PARA_HE_MASK 0x7F80
#define HH503_PHY_LDPC_K1_PARA_LEN 7
#define HH503_PHY_LDPC_K1_PARA_OFFSET  0
#define HH503_PHY_LDPC_K1_PARA_MASK 0x7F
#define HH503_PHY_LDPC_K2_PARA_HE_LEN  8
#define HH503_PHY_LDPC_K2_PARA_HE_OFFSET   7
#define HH503_PHY_LDPC_K2_PARA_HE_MASK 0x7F80
#define HH503_PHY_LDPC_K2_PARA_LEN 7
#define HH503_PHY_LDPC_K2_PARA_OFFSET  0
#define HH503_PHY_LDPC_K2_PARA_MASK 0x7F
#define HH503_PHY_LDPC_K3_PARA_HE_LEN  8
#define HH503_PHY_LDPC_K3_PARA_HE_OFFSET   7
#define HH503_PHY_LDPC_K3_PARA_HE_MASK 0x7F80
#define HH503_PHY_LDPC_K3_PARA_LEN 7
#define HH503_PHY_LDPC_K3_PARA_OFFSET  0
#define HH503_PHY_LDPC_K3_PARA_MASK 0x7F
#define HH503_PHY_LDPC_K4_PARA_HE_LEN  8
#define HH503_PHY_LDPC_K4_PARA_HE_OFFSET   7
#define HH503_PHY_LDPC_K4_PARA_HE_MASK 0x7F80
#define HH503_PHY_LDPC_K4_PARA_LEN 7
#define HH503_PHY_LDPC_K4_PARA_OFFSET  0
#define HH503_PHY_LDPC_K4_PARA_MASK 0x7F
#define HH503_PHY_LDPC_K5_PARA_HE_LEN  8
#define HH503_PHY_LDPC_K5_PARA_HE_OFFSET   7
#define HH503_PHY_LDPC_K5_PARA_HE_MASK 0x7F80
#define HH503_PHY_LDPC_K5_PARA_LEN 7
#define HH503_PHY_LDPC_K5_PARA_OFFSET  0
#define HH503_PHY_LDPC_K5_PARA_MASK 0x7F
#define HH503_PHY_LDPC_K6_PARA_HE_LEN  8
#define HH503_PHY_LDPC_K6_PARA_HE_OFFSET   7
#define HH503_PHY_LDPC_K6_PARA_HE_MASK 0x7F80
#define HH503_PHY_LDPC_K6_PARA_LEN 7
#define HH503_PHY_LDPC_K6_PARA_OFFSET  0
#define HH503_PHY_LDPC_K6_PARA_MASK 0x7F
#define HH503_PHY_LDPC_K7_PARA_HE_LEN  8
#define HH503_PHY_LDPC_K7_PARA_HE_OFFSET   7
#define HH503_PHY_LDPC_K7_PARA_HE_MASK 0x7F80
#define HH503_PHY_LDPC_K7_PARA_LEN 7
#define HH503_PHY_LDPC_K7_PARA_OFFSET  0
#define HH503_PHY_LDPC_K7_PARA_MASK 0x7F
#define HH503_PHY_LDPC_K8_PARA_HE_LEN  8
#define HH503_PHY_LDPC_K8_PARA_HE_OFFSET   7
#define HH503_PHY_LDPC_K8_PARA_HE_MASK 0x7F80
#define HH503_PHY_LDPC_K8_PARA_LEN 7
#define HH503_PHY_LDPC_K8_PARA_OFFSET  0
#define HH503_PHY_LDPC_K8_PARA_MASK 0x7F
#define HH503_PHY_LDPC_K9_PARA_HE_LEN  8
#define HH503_PHY_LDPC_K9_PARA_HE_OFFSET   7
#define HH503_PHY_LDPC_K9_PARA_HE_MASK 0x7F80
#define HH503_PHY_LDPC_K9_PARA_LEN 7
#define HH503_PHY_LDPC_K9_PARA_OFFSET  0
#define HH503_PHY_LDPC_K9_PARA_MASK 0x7F
#define HH503_PHY_LDPC_K10_PARA_HE_LEN 8
#define HH503_PHY_LDPC_K10_PARA_HE_OFFSET  7
#define HH503_PHY_LDPC_K10_PARA_HE_MASK 0x7F80
#define HH503_PHY_LDPC_K10_PARA_LEN    7
#define HH503_PHY_LDPC_K10_PARA_OFFSET 0
#define HH503_PHY_LDPC_K10_PARA_MASK 0x7F
#define HH503_PHY_LDPC_K11_PARA_HE_LEN 8
#define HH503_PHY_LDPC_K11_PARA_HE_OFFSET  8
#define HH503_PHY_LDPC_K11_PARA_HE_MASK 0xFF00
#define HH503_PHY_LDPC_K11_PARA_LEN    8
#define HH503_PHY_LDPC_K11_PARA_OFFSET 0
#define HH503_PHY_LDPC_K11_PARA_MASK 0xFF
#define HH503_PHY_LDPC_K12_PARA_HE_LEN 8
#define HH503_PHY_LDPC_K12_PARA_HE_OFFSET  8
#define HH503_PHY_LDPC_K12_PARA_HE_MASK 0xFF00
#define HH503_PHY_LDPC_K12_PARA_LEN    8
#define HH503_PHY_LDPC_K12_PARA_OFFSET 0
#define HH503_PHY_LDPC_K12_PARA_MASK 0xFF
#define HH503_PHY_VT_ZF_SCALLR1_PARA_LEN   7
#define HH503_PHY_VT_ZF_SCALLR1_PARA_OFFSET    7
#define HH503_PHY_VT_ZF_SCALLR1_PARA_MASK 0x3F80
#define HH503_PHY_VT_SCALLR1_PARA_LEN  7
#define HH503_PHY_VT_SCALLR1_PARA_OFFSET   0
#define HH503_PHY_VT_SCALLR1_PARA_MASK 0x7F
#define HH503_PHY_VT_ZF_SCALLR2_PARA_LEN   7
#define HH503_PHY_VT_ZF_SCALLR2_PARA_OFFSET    7
#define HH503_PHY_VT_ZF_SCALLR2_PARA_MASK 0x3F80
#define HH503_PHY_VT_SCALLR2_PARA_LEN  7
#define HH503_PHY_VT_SCALLR2_PARA_OFFSET   0
#define HH503_PHY_VT_SCALLR2_PARA_MASK 0x7F
#define HH503_PHY_VT_ZF_SCALLR3_PARA_LEN   7
#define HH503_PHY_VT_ZF_SCALLR3_PARA_OFFSET    7
#define HH503_PHY_VT_ZF_SCALLR3_PARA_MASK 0x3F80
#define HH503_PHY_VT_SCALLR3_PARA_LEN  7
#define HH503_PHY_VT_SCALLR3_PARA_OFFSET   0
#define HH503_PHY_VT_SCALLR3_PARA_MASK 0x7F
#define HH503_PHY_VT_ZF_SCALLR4_PARA_LEN   7
#define HH503_PHY_VT_ZF_SCALLR4_PARA_OFFSET    7
#define HH503_PHY_VT_ZF_SCALLR4_PARA_MASK 0x3F80
#define HH503_PHY_VT_SCALLR4_PARA_LEN  7
#define HH503_PHY_VT_SCALLR4_PARA_OFFSET   0
#define HH503_PHY_VT_SCALLR4_PARA_MASK 0x7F
#define HH503_PHY_VT_ZF_SCALLR5_PARA_LEN   7
#define HH503_PHY_VT_ZF_SCALLR5_PARA_OFFSET    7
#define HH503_PHY_VT_ZF_SCALLR5_PARA_MASK 0x3F80
#define HH503_PHY_VT_SCALLR5_PARA_LEN  7
#define HH503_PHY_VT_SCALLR5_PARA_OFFSET   0
#define HH503_PHY_VT_SCALLR5_PARA_MASK 0x7F
#define HH503_PHY_VT_ZF_SCALLR6_PARA_LEN   7
#define HH503_PHY_VT_ZF_SCALLR6_PARA_OFFSET    7
#define HH503_PHY_VT_ZF_SCALLR6_PARA_MASK 0x3F80
#define HH503_PHY_VT_SCALLR6_PARA_LEN  7
#define HH503_PHY_VT_SCALLR6_PARA_OFFSET   0
#define HH503_PHY_VT_SCALLR6_PARA_MASK 0x7F
#define HH503_PHY_VT_ZF_SCALLR7_PARA_LEN   7
#define HH503_PHY_VT_ZF_SCALLR7_PARA_OFFSET    7
#define HH503_PHY_VT_ZF_SCALLR7_PARA_MASK 0x3F80
#define HH503_PHY_VT_SCALLR7_PARA_LEN  7
#define HH503_PHY_VT_SCALLR7_PARA_OFFSET   0
#define HH503_PHY_VT_SCALLR7_PARA_MASK 0x7F
#define HH503_PHY_VT_ZF_SCALLR8_PARA_LEN   7
#define HH503_PHY_VT_ZF_SCALLR8_PARA_OFFSET    7
#define HH503_PHY_VT_ZF_SCALLR8_PARA_MASK 0x3F80
#define HH503_PHY_VT_SCALLR8_PARA_LEN  7
#define HH503_PHY_VT_SCALLR8_PARA_OFFSET   0
#define HH503_PHY_VT_SCALLR8_PARA_MASK 0x7F
#define HH503_PHY_VT_ZF_SCALLR9_PARA_LEN   7
#define HH503_PHY_VT_ZF_SCALLR9_PARA_OFFSET    7
#define HH503_PHY_VT_ZF_SCALLR9_PARA_MASK 0x3F80
#define HH503_PHY_VT_SCALLR9_PARA_LEN  7
#define HH503_PHY_VT_SCALLR9_PARA_OFFSET   0
#define HH503_PHY_VT_SCALLR9_PARA_MASK 0x7F
#define HH503_PHY_VT_ZF_SCALLR10_PARA_LEN  7
#define HH503_PHY_VT_ZF_SCALLR10_PARA_OFFSET   7
#define HH503_PHY_VT_ZF_SCALLR10_PARA_MASK 0x3F80
#define HH503_PHY_VT_SCALLR10_PARA_LEN 7
#define HH503_PHY_VT_SCALLR10_PARA_OFFSET  0
#define HH503_PHY_VT_SCALLR10_PARA_MASK 0x7F
#define HH503_PHY_VT_ZF_SCALLR11_PARA_LEN  7
#define HH503_PHY_VT_ZF_SCALLR11_PARA_OFFSET   0
#define HH503_PHY_VT_ZF_SCALLR11_PARA_MASK 0x7F
#define HH503_PHY_VT_ZF_SCALLR12_PARA_LEN  7
#define HH503_PHY_VT_ZF_SCALLR12_PARA_OFFSET   0
#define HH503_PHY_VT_ZF_SCALLR12_PARA_MASK 0x7F
#define HH503_PHY_LDPC_ZF_SCALLR1_PARA_LEN 7
#define HH503_PHY_LDPC_ZF_SCALLR1_PARA_OFFSET  7
#define HH503_PHY_LDPC_ZF_SCALLR1_PARA_MASK 0x3F80
#define HH503_PHY_LDPC_SCALLR1_PARA_LEN    7
#define HH503_PHY_LDPC_SCALLR1_PARA_OFFSET 0
#define HH503_PHY_LDPC_SCALLR1_PARA_MASK 0x7F
#define HH503_PHY_LDPC_ZF_SCALLR2_PARA_LEN 7
#define HH503_PHY_LDPC_ZF_SCALLR2_PARA_OFFSET  7
#define HH503_PHY_LDPC_ZF_SCALLR2_PARA_MASK 0x3F80
#define HH503_PHY_LDPC_SCALLR2_PARA_LEN    7
#define HH503_PHY_LDPC_SCALLR2_PARA_OFFSET 0
#define HH503_PHY_LDPC_SCALLR2_PARA_MASK 0x7F
#define HH503_PHY_LDPC_ZF_SCALLR3_PARA_LEN 7
#define HH503_PHY_LDPC_ZF_SCALLR3_PARA_OFFSET  7
#define HH503_PHY_LDPC_ZF_SCALLR3_PARA_MASK 0x3F80
#define HH503_PHY_LDPC_SCALLR3_PARA_LEN    7
#define HH503_PHY_LDPC_SCALLR3_PARA_OFFSET 0
#define HH503_PHY_LDPC_SCALLR3_PARA_MASK 0x7F
#define HH503_PHY_LDPC_ZF_SCALLR4_PARA_LEN 7
#define HH503_PHY_LDPC_ZF_SCALLR4_PARA_OFFSET  7
#define HH503_PHY_LDPC_ZF_SCALLR4_PARA_MASK 0x3F80
#define HH503_PHY_LDPC_SCALLR4_PARA_LEN    7
#define HH503_PHY_LDPC_SCALLR4_PARA_OFFSET 0
#define HH503_PHY_LDPC_SCALLR4_PARA_MASK 0x7F
#define HH503_PHY_LDPC_ZF_SCALLR5_PARA_LEN 7
#define HH503_PHY_LDPC_ZF_SCALLR5_PARA_OFFSET  7
#define HH503_PHY_LDPC_ZF_SCALLR5_PARA_MASK 0x3F80
#define HH503_PHY_LDPC_SCALLR5_PARA_LEN    7
#define HH503_PHY_LDPC_SCALLR5_PARA_OFFSET 0
#define HH503_PHY_LDPC_SCALLR5_PARA_MASK 0x7F
#define HH503_PHY_LDPC_ZF_SCALLR6_PARA_LEN 7
#define HH503_PHY_LDPC_ZF_SCALLR6_PARA_OFFSET  7
#define HH503_PHY_LDPC_ZF_SCALLR6_PARA_MASK 0x3F80
#define HH503_PHY_LDPC_SCALLR6_PARA_LEN    7
#define HH503_PHY_LDPC_SCALLR6_PARA_OFFSET 0
#define HH503_PHY_LDPC_SCALLR6_PARA_MASK 0x7F
#define HH503_PHY_LDPC_ZF_SCALLR7_PARA_LEN 7
#define HH503_PHY_LDPC_ZF_SCALLR7_PARA_OFFSET  7
#define HH503_PHY_LDPC_ZF_SCALLR7_PARA_MASK 0x3F80
#define HH503_PHY_LDPC_SCALLR7_PARA_LEN    7
#define HH503_PHY_LDPC_SCALLR7_PARA_OFFSET 0
#define HH503_PHY_LDPC_SCALLR7_PARA_MASK 0x7F
#define HH503_PHY_LDPC_ZF_SCALLR8_PARA_LEN 7
#define HH503_PHY_LDPC_ZF_SCALLR8_PARA_OFFSET  7
#define HH503_PHY_LDPC_ZF_SCALLR8_PARA_MASK 0x3F80
#define HH503_PHY_LDPC_SCALLR8_PARA_LEN    7
#define HH503_PHY_LDPC_SCALLR8_PARA_OFFSET 0
#define HH503_PHY_LDPC_SCALLR8_PARA_MASK 0x7F
#define HH503_PHY_LDPC_ZF_SCALLR9_PARA_LEN 7
#define HH503_PHY_LDPC_ZF_SCALLR9_PARA_OFFSET  7
#define HH503_PHY_LDPC_ZF_SCALLR9_PARA_MASK 0x3F80
#define HH503_PHY_LDPC_SCALLR9_PARA_LEN    7
#define HH503_PHY_LDPC_SCALLR9_PARA_OFFSET 0
#define HH503_PHY_LDPC_SCALLR9_PARA_MASK 0x7F
#define HH503_PHY_LDPC_ZF_SCALLR10_PARA_LEN    7
#define HH503_PHY_LDPC_ZF_SCALLR10_PARA_OFFSET 7
#define HH503_PHY_LDPC_ZF_SCALLR10_PARA_MASK 0x3F80
#define HH503_PHY_LDPC_SCALLR10_PARA_LEN   7
#define HH503_PHY_LDPC_SCALLR10_PARA_OFFSET    0
#define HH503_PHY_LDPC_SCALLR10_PARA_MASK 0x7F
#define HH503_PHY_LDPC_ZF_SCALLR11_PARA_LEN    7
#define HH503_PHY_LDPC_ZF_SCALLR11_PARA_OFFSET 0
#define HH503_PHY_LDPC_ZF_SCALLR11_PARA_MASK 0x7F
#define HH503_PHY_LDPC_ZF_SCALLR12_PARA_LEN    7
#define HH503_PHY_LDPC_ZF_SCALLR12_PARA_OFFSET 0
#define HH503_PHY_LDPC_ZF_SCALLR12_PARA_MASK 0x7F
#define HH503_PHY_CFG_DUP_TH_LEN   4
#define HH503_PHY_CFG_DUP_TH_OFFSET    27
#define HH503_PHY_CFG_DUP_TH_MASK 0x78000000
#define HH503_PHY_CFG_2RX_NOISE_TH_LEN 8
#define HH503_PHY_CFG_2RX_NOISE_TH_OFFSET  19
#define HH503_PHY_CFG_2RX_NOISE_TH_MASK 0x7F80000
#define HH503_PHY_CFG_2RX_AVERAM_TH_LEN    5
#define HH503_PHY_CFG_2RX_AVERAM_TH_OFFSET 14
#define HH503_PHY_CFG_2RX_AVERAM_TH_MASK 0x7C000
#define HH503_PHY_CFG_MLD_CCE_TH2_LEN  6
#define HH503_PHY_CFG_MLD_CCE_TH2_OFFSET   8
#define HH503_PHY_CFG_MLD_CCE_TH2_MASK 0x3F00
#define HH503_PHY_CFG_MLD_CCE_TH1_LEN  6
#define HH503_PHY_CFG_MLD_CCE_TH1_OFFSET   2
#define HH503_PHY_CFG_MLD_CCE_TH1_MASK 0xFC
#define HH503_PHY_CFG_MLD_ALTERN_NUM_LEN   2
#define HH503_PHY_CFG_MLD_ALTERN_NUM_OFFSET    0
#define HH503_PHY_CFG_MLD_ALTERN_NUM_MASK 0x3
#define HH503_PHY_CFG_DUP160_M_TH_LEN  2
#define HH503_PHY_CFG_DUP160_M_TH_OFFSET   30
#define HH503_PHY_CFG_DUP160_M_TH_MASK 0xC0000000
#define HH503_PHY_CFG_EVM_2ND_IDX_LEN  15
#define HH503_PHY_CFG_EVM_2ND_IDX_OFFSET   15
#define HH503_PHY_CFG_EVM_2ND_IDX_MASK 0x3FFF8000
#define HH503_PHY_CFG_EVM_1ST_IDX_LEN  15
#define HH503_PHY_CFG_EVM_1ST_IDX_OFFSET   0
#define HH503_PHY_CFG_EVM_1ST_IDX_MASK 0x7FFF
#define HH503_PHY_CFG_EVM_3RD_IDX_LEN  15
#define HH503_PHY_CFG_EVM_3RD_IDX_OFFSET   0
#define HH503_PHY_CFG_EVM_3RD_IDX_MASK 0x7FFF
#define HH503_PHY_CFG_MLD_ZF_CTRL_LEN  2
#define HH503_PHY_CFG_MLD_ZF_CTRL_OFFSET   30
#define HH503_PHY_CFG_MLD_ZF_CTRL_MASK 0xC0000000
#define HH503_PHY_CFG_MLD_V1_160M_TH_LEN   9
#define HH503_PHY_CFG_MLD_V1_160M_TH_OFFSET    21
#define HH503_PHY_CFG_MLD_V1_160M_TH_MASK 0x3FE00000
#define HH503_PHY_CFG_MLD_V1_80M_TH_LEN    8
#define HH503_PHY_CFG_MLD_V1_80M_TH_OFFSET 13
#define HH503_PHY_CFG_MLD_V1_80M_TH_MASK 0x1FE000
#define HH503_PHY_CFG_MLD_V1_40M_TH_LEN    7
#define HH503_PHY_CFG_MLD_V1_40M_TH_OFFSET 6
#define HH503_PHY_CFG_MLD_V1_40M_TH_MASK 0x1FC0
#define HH503_PHY_CFG_MLD_V1_20M_TH_LEN    6
#define HH503_PHY_CFG_MLD_V1_20M_TH_OFFSET 0
#define HH503_PHY_CFG_MLD_V1_20M_TH_MASK 0x3F
#define HH503_PHY_CFG_MLD_V2_160M_TH_LEN   9
#define HH503_PHY_CFG_MLD_V2_160M_TH_OFFSET    21
#define HH503_PHY_CFG_MLD_V2_160M_TH_MASK 0x3FE00000
#define HH503_PHY_CFG_MLD_V2_80M_TH_LEN    8
#define HH503_PHY_CFG_MLD_V2_80M_TH_OFFSET 13
#define HH503_PHY_CFG_MLD_V2_80M_TH_MASK 0x1FE000
#define HH503_PHY_CFG_MLD_V2_40M_TH_LEN    7
#define HH503_PHY_CFG_MLD_V2_40M_TH_OFFSET 6
#define HH503_PHY_CFG_MLD_V2_40M_TH_MASK 0x1FC0
#define HH503_PHY_CFG_MLD_V2_20M_TH_LEN    6
#define HH503_PHY_CFG_MLD_V2_20M_TH_OFFSET 0
#define HH503_PHY_CFG_MLD_V2_20M_TH_MASK 0x3F
#define HH503_PHY_CFG_LTF_AC_MU2_LEN   4
#define HH503_PHY_CFG_LTF_AC_MU2_OFFSET    25
#define HH503_PHY_CFG_LTF_AC_MU2_MASK 0x1E000000
#define HH503_PHY_CFG_LTF_AC_MU1_LEN   4
#define HH503_PHY_CFG_LTF_AC_MU1_OFFSET    21
#define HH503_PHY_CFG_LTF_AC_MU1_MASK 0x1E00000
#define HH503_PHY_CFG_FINE_FREQ_TH_LEN 10
#define HH503_PHY_CFG_FINE_FREQ_TH_OFFSET  11
#define HH503_PHY_CFG_FINE_FREQ_TH_MASK 0x1FF800
#define HH503_PHY_CFG_COARSE_FREQ_TH_LEN   10
#define HH503_PHY_CFG_COARSE_FREQ_TH_OFFSET    1
#define HH503_PHY_CFG_COARSE_FREQ_TH_MASK 0x7FE
#define HH503_PHY_CFG_SYNC_DC_EN_LEN   1
#define HH503_PHY_CFG_SYNC_DC_EN_OFFSET    0
#define HH503_PHY_CFG_SYNC_DC_EN_MASK 0x1
#define HH503_PHY_CFG_FRM_OK_ERR_STA_EN_LEN    1
#define HH503_PHY_CFG_FRM_OK_ERR_STA_EN_OFFSET 0
#define HH503_PHY_CFG_FRM_OK_ERR_STA_EN_MASK 0x1
#define HH503_PHY_DC_OFFSET_WEIGHT_2FACTOR_LEN 3
#define HH503_PHY_DC_OFFSET_WEIGHT_2FACTOR_OFFSET  0
#define HH503_PHY_DC_OFFSET_WEIGHT_2FACTOR_MASK 0x7
#define HH503_PHY_CFG_5_ITERT_NUM_LEN  5
#define HH503_PHY_CFG_5_ITERT_NUM_OFFSET   25
#define HH503_PHY_CFG_5_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_4_ITERT_NUM_LEN  5
#define HH503_PHY_CFG_4_ITERT_NUM_OFFSET   20
#define HH503_PHY_CFG_4_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_3_ITERT_NUM_LEN  5
#define HH503_PHY_CFG_3_ITERT_NUM_OFFSET   15
#define HH503_PHY_CFG_3_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_2_ITERT_NUM_LEN  5
#define HH503_PHY_CFG_2_ITERT_NUM_OFFSET   10
#define HH503_PHY_CFG_2_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_1_ITERT_NUM_LEN  5
#define HH503_PHY_CFG_1_ITERT_NUM_OFFSET   5
#define HH503_PHY_CFG_1_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_0_ITERT_NUM_LEN  5
#define HH503_PHY_CFG_0_ITERT_NUM_OFFSET   0
#define HH503_PHY_CFG_0_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_11_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_11_ITERT_NUM_OFFSET  25
#define HH503_PHY_CFG_11_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_10_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_10_ITERT_NUM_OFFSET  20
#define HH503_PHY_CFG_10_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_9_ITERT_NUM_LEN  5
#define HH503_PHY_CFG_9_ITERT_NUM_OFFSET   15
#define HH503_PHY_CFG_9_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_8_ITERT_NUM_LEN  5
#define HH503_PHY_CFG_8_ITERT_NUM_OFFSET   10
#define HH503_PHY_CFG_8_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_7_ITERT_NUM_LEN  5
#define HH503_PHY_CFG_7_ITERT_NUM_OFFSET   5
#define HH503_PHY_CFG_7_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_6_ITERT_NUM_LEN  5
#define HH503_PHY_CFG_6_ITERT_NUM_OFFSET   0
#define HH503_PHY_CFG_6_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_17_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_17_ITERT_NUM_OFFSET  25
#define HH503_PHY_CFG_17_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_16_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_16_ITERT_NUM_OFFSET  20
#define HH503_PHY_CFG_16_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_15_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_15_ITERT_NUM_OFFSET  15
#define HH503_PHY_CFG_15_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_14_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_14_ITERT_NUM_OFFSET  10
#define HH503_PHY_CFG_14_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_13_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_13_ITERT_NUM_OFFSET  5
#define HH503_PHY_CFG_13_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_12_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_12_ITERT_NUM_OFFSET  0
#define HH503_PHY_CFG_12_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_23_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_23_ITERT_NUM_OFFSET  25
#define HH503_PHY_CFG_23_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_22_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_22_ITERT_NUM_OFFSET  20
#define HH503_PHY_CFG_22_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_21_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_21_ITERT_NUM_OFFSET  15
#define HH503_PHY_CFG_21_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_20_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_20_ITERT_NUM_OFFSET  10
#define HH503_PHY_CFG_20_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_19_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_19_ITERT_NUM_OFFSET  5
#define HH503_PHY_CFG_19_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_18_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_18_ITERT_NUM_OFFSET  0
#define HH503_PHY_CFG_18_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_29_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_29_ITERT_NUM_OFFSET  25
#define HH503_PHY_CFG_29_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_28_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_28_ITERT_NUM_OFFSET  20
#define HH503_PHY_CFG_28_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_27_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_27_ITERT_NUM_OFFSET  15
#define HH503_PHY_CFG_27_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_26_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_26_ITERT_NUM_OFFSET  10
#define HH503_PHY_CFG_26_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_25_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_25_ITERT_NUM_OFFSET  5
#define HH503_PHY_CFG_25_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_24_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_24_ITERT_NUM_OFFSET  0
#define HH503_PHY_CFG_24_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_35_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_35_ITERT_NUM_OFFSET  25
#define HH503_PHY_CFG_35_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_34_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_34_ITERT_NUM_OFFSET  20
#define HH503_PHY_CFG_34_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_33_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_33_ITERT_NUM_OFFSET  15
#define HH503_PHY_CFG_33_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_32_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_32_ITERT_NUM_OFFSET  10
#define HH503_PHY_CFG_32_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_31_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_31_ITERT_NUM_OFFSET  5
#define HH503_PHY_CFG_31_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_30_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_30_ITERT_NUM_OFFSET  0
#define HH503_PHY_CFG_30_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_41_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_41_ITERT_NUM_OFFSET  25
#define HH503_PHY_CFG_41_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_40_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_40_ITERT_NUM_OFFSET  20
#define HH503_PHY_CFG_40_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_39_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_39_ITERT_NUM_OFFSET  15
#define HH503_PHY_CFG_39_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_38_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_38_ITERT_NUM_OFFSET  10
#define HH503_PHY_CFG_38_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_37_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_37_ITERT_NUM_OFFSET  5
#define HH503_PHY_CFG_37_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_36_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_36_ITERT_NUM_OFFSET  0
#define HH503_PHY_CFG_36_ITERT_NUM_MASK 0x1F
#define	HH503_PHY_CFG_47_ITERT_NUM_LEN	5
#define	HH503_PHY_CFG_47_ITERT_NUM_OFFSET	25
#define HH503_PHY_CFG_47_ITERT_NUM_MASK 0x3E000000
#define	HH503_PHY_CFG_46_ITERT_NUM_LEN	5
#define	HH503_PHY_CFG_46_ITERT_NUM_OFFSET	20
#define HH503_PHY_CFG_46_ITERT_NUM_MASK 0x1F00000
#define	HH503_PHY_CFG_45_ITERT_NUM_LEN	5
#define	HH503_PHY_CFG_45_ITERT_NUM_OFFSET	15
#define HH503_PHY_CFG_45_ITERT_NUM_MASK 0xF8000
#define	HH503_PHY_CFG_44_ITERT_NUM_LEN	5
#define	HH503_PHY_CFG_44_ITERT_NUM_OFFSET	10
#define HH503_PHY_CFG_44_ITERT_NUM_MASK 0x7C00
#define	HH503_PHY_CFG_43_ITERT_NUM_LEN	5
#define	HH503_PHY_CFG_43_ITERT_NUM_OFFSET	5
#define HH503_PHY_CFG_43_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_42_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_42_ITERT_NUM_OFFSET  0
#define HH503_PHY_CFG_42_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_ITERT_NUM_OFT_31_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_31_OFFSET  31
#define HH503_PHY_CFG_ITERT_NUM_OFT_31_MASK 0x80000000
#define HH503_PHY_CFG_ITERT_NUM_OFT_30_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_30_OFFSET  30
#define HH503_PHY_CFG_ITERT_NUM_OFT_30_MASK 0x40000000
#define HH503_PHY_CFG_ITERT_NUM_OFT_29_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_29_OFFSET  29
#define HH503_PHY_CFG_ITERT_NUM_OFT_29_MASK 0x20000000
#define HH503_PHY_CFG_ITERT_NUM_OFT_28_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_28_OFFSET  28
#define HH503_PHY_CFG_ITERT_NUM_OFT_28_MASK 0x10000000
#define HH503_PHY_CFG_ITERT_NUM_OFT_27_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_27_OFFSET  27
#define HH503_PHY_CFG_ITERT_NUM_OFT_27_MASK 0x8000000
#define HH503_PHY_CFG_ITERT_NUM_OFT_26_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_26_OFFSET  26
#define HH503_PHY_CFG_ITERT_NUM_OFT_26_MASK 0x4000000
#define HH503_PHY_CFG_ITERT_NUM_OFT_25_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_25_OFFSET  25
#define HH503_PHY_CFG_ITERT_NUM_OFT_25_MASK 0x2000000
#define HH503_PHY_CFG_ITERT_NUM_OFT_24_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_24_OFFSET  24
#define HH503_PHY_CFG_ITERT_NUM_OFT_24_MASK 0x1000000
#define HH503_PHY_CFG_ITERT_NUM_OFT_23_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_23_OFFSET  23
#define HH503_PHY_CFG_ITERT_NUM_OFT_23_MASK 0x800000
#define HH503_PHY_CFG_ITERT_NUM_OFT_22_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_22_OFFSET  22
#define HH503_PHY_CFG_ITERT_NUM_OFT_22_MASK 0x400000
#define HH503_PHY_CFG_ITERT_NUM_OFT_21_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_21_OFFSET  21
#define HH503_PHY_CFG_ITERT_NUM_OFT_21_MASK 0x200000
#define HH503_PHY_CFG_ITERT_NUM_OFT_20_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_20_OFFSET  20
#define HH503_PHY_CFG_ITERT_NUM_OFT_20_MASK 0x100000
#define HH503_PHY_CFG_ITERT_NUM_OFT_19_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_19_OFFSET  19
#define HH503_PHY_CFG_ITERT_NUM_OFT_19_MASK 0x80000
#define HH503_PHY_CFG_ITERT_NUM_OFT_18_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_18_OFFSET  18
#define HH503_PHY_CFG_ITERT_NUM_OFT_18_MASK 0x40000
#define HH503_PHY_CFG_ITERT_NUM_OFT_17_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_17_OFFSET  17
#define HH503_PHY_CFG_ITERT_NUM_OFT_17_MASK 0x20000
#define HH503_PHY_CFG_ITERT_NUM_OFT_16_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_16_OFFSET  16
#define HH503_PHY_CFG_ITERT_NUM_OFT_16_MASK 0x10000
#define HH503_PHY_CFG_ITERT_NUM_OFT_15_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_15_OFFSET  15
#define HH503_PHY_CFG_ITERT_NUM_OFT_15_MASK 0x8000
#define HH503_PHY_CFG_ITERT_NUM_OFT_14_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_14_OFFSET  14
#define HH503_PHY_CFG_ITERT_NUM_OFT_14_MASK 0x4000
#define HH503_PHY_CFG_ITERT_NUM_OFT_13_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_13_OFFSET  13
#define HH503_PHY_CFG_ITERT_NUM_OFT_13_MASK 0x2000
#define HH503_PHY_CFG_ITERT_NUM_OFT_12_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_12_OFFSET  12
#define HH503_PHY_CFG_ITERT_NUM_OFT_12_MASK 0x1000
#define HH503_PHY_CFG_ITERT_NUM_OFT_11_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_11_OFFSET  11
#define HH503_PHY_CFG_ITERT_NUM_OFT_11_MASK 0x800
#define HH503_PHY_CFG_ITERT_NUM_OFT_10_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_10_OFFSET  10
#define HH503_PHY_CFG_ITERT_NUM_OFT_10_MASK 0x400
#define HH503_PHY_CFG_ITERT_NUM_OFT_9_LEN  1
#define HH503_PHY_CFG_ITERT_NUM_OFT_9_OFFSET   9
#define HH503_PHY_CFG_ITERT_NUM_OFT_9_MASK 0x200
#define HH503_PHY_CFG_ITERT_NUM_OFT_8_LEN  1
#define HH503_PHY_CFG_ITERT_NUM_OFT_8_OFFSET   8
#define HH503_PHY_CFG_ITERT_NUM_OFT_8_MASK 0x100
#define HH503_PHY_CFG_ITERT_NUM_OFT_7_LEN  1
#define HH503_PHY_CFG_ITERT_NUM_OFT_7_OFFSET   7
#define HH503_PHY_CFG_ITERT_NUM_OFT_7_MASK 0x80
#define HH503_PHY_CFG_ITERT_NUM_OFT_6_LEN  1
#define HH503_PHY_CFG_ITERT_NUM_OFT_6_OFFSET   6
#define HH503_PHY_CFG_ITERT_NUM_OFT_6_MASK 0x40
#define HH503_PHY_CFG_ITERT_NUM_OFT_5_LEN  1
#define HH503_PHY_CFG_ITERT_NUM_OFT_5_OFFSET   5
#define HH503_PHY_CFG_ITERT_NUM_OFT_5_MASK 0x20
#define HH503_PHY_CFG_ITERT_NUM_OFT_4_LEN  1
#define HH503_PHY_CFG_ITERT_NUM_OFT_4_OFFSET   4
#define HH503_PHY_CFG_ITERT_NUM_OFT_4_MASK 0x10
#define HH503_PHY_CFG_ITERT_NUM_OFT_3_LEN  1
#define HH503_PHY_CFG_ITERT_NUM_OFT_3_OFFSET   3
#define HH503_PHY_CFG_ITERT_NUM_OFT_3_MASK 0x8
#define HH503_PHY_CFG_ITERT_NUM_OFT_2_LEN  1
#define HH503_PHY_CFG_ITERT_NUM_OFT_2_OFFSET   2
#define HH503_PHY_CFG_ITERT_NUM_OFT_2_MASK 0x4
#define HH503_PHY_CFG_ITERT_NUM_OFT_1_LEN  1
#define HH503_PHY_CFG_ITERT_NUM_OFT_1_OFFSET   1
#define HH503_PHY_CFG_ITERT_NUM_OFT_1_MASK 0x2
#define HH503_PHY_CFG_ITERT_NUM_OFT_0_LEN  1
#define HH503_PHY_CFG_ITERT_NUM_OFT_0_OFFSET   0
#define HH503_PHY_CFG_ITERT_NUM_OFT_0_MASK 0x1
#define	HH503_PHY_CFG_ITERT_NUM_OFT_47_LEN	1
#define	HH503_PHY_CFG_ITERT_NUM_OFT_47_OFFSET	15
#define HH503_PHY_CFG_ITERT_NUM_OFT_47_MASK 0x8000
#define	HH503_PHY_CFG_ITERT_NUM_OFT_46_LEN	1
#define	HH503_PHY_CFG_ITERT_NUM_OFT_46_OFFSET	14
#define HH503_PHY_CFG_ITERT_NUM_OFT_46_MASK 0x4000
#define	HH503_PHY_CFG_ITERT_NUM_OFT_45_LEN	1
#define	HH503_PHY_CFG_ITERT_NUM_OFT_45_OFFSET	13
#define HH503_PHY_CFG_ITERT_NUM_OFT_45_MASK 0x2000
#define	HH503_PHY_CFG_ITERT_NUM_OFT_44_LEN	1
#define	HH503_PHY_CFG_ITERT_NUM_OFT_44_OFFSET	12
#define HH503_PHY_CFG_ITERT_NUM_OFT_44_MASK 0x1000
#define	HH503_PHY_CFG_ITERT_NUM_OFT_43_LEN	1
#define	HH503_PHY_CFG_ITERT_NUM_OFT_43_OFFSET	11
#define HH503_PHY_CFG_ITERT_NUM_OFT_43_MASK 0x800
#define HH503_PHY_CFG_ITERT_NUM_OFT_42_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_42_OFFSET  10
#define HH503_PHY_CFG_ITERT_NUM_OFT_42_MASK 0x400
#define HH503_PHY_CFG_ITERT_NUM_OFT_41_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_41_OFFSET  9
#define HH503_PHY_CFG_ITERT_NUM_OFT_41_MASK 0x200
#define HH503_PHY_CFG_ITERT_NUM_OFT_40_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_40_OFFSET  8
#define HH503_PHY_CFG_ITERT_NUM_OFT_40_MASK 0x100
#define HH503_PHY_CFG_ITERT_NUM_OFT_39_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_39_OFFSET  7
#define HH503_PHY_CFG_ITERT_NUM_OFT_39_MASK 0x80
#define HH503_PHY_CFG_ITERT_NUM_OFT_38_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_38_OFFSET  6
#define HH503_PHY_CFG_ITERT_NUM_OFT_38_MASK 0x40
#define HH503_PHY_CFG_ITERT_NUM_OFT_37_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_37_OFFSET  5
#define HH503_PHY_CFG_ITERT_NUM_OFT_37_MASK 0x20
#define HH503_PHY_CFG_ITERT_NUM_OFT_36_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_36_OFFSET  4
#define HH503_PHY_CFG_ITERT_NUM_OFT_36_MASK 0x10
#define HH503_PHY_CFG_ITERT_NUM_OFT_35_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_35_OFFSET  3
#define HH503_PHY_CFG_ITERT_NUM_OFT_35_MASK 0x8
#define HH503_PHY_CFG_ITERT_NUM_OFT_34_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_34_OFFSET  2
#define HH503_PHY_CFG_ITERT_NUM_OFT_34_MASK 0x4
#define HH503_PHY_CFG_ITERT_NUM_OFT_33_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_33_OFFSET  1
#define HH503_PHY_CFG_ITERT_NUM_OFT_33_MASK 0x2
#define HH503_PHY_CFG_ITERT_NUM_OFT_32_LEN 1
#define HH503_PHY_CFG_ITERT_NUM_OFT_32_OFFSET  0
#define HH503_PHY_CFG_ITERT_NUM_OFT_32_MASK 0x1
#define HH503_PHY_CFG_5_LAST_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_5_LAST_ITERT_NUM_OFFSET  25
#define HH503_PHY_CFG_5_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_4_LAST_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_4_LAST_ITERT_NUM_OFFSET  20
#define HH503_PHY_CFG_4_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_3_LAST_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_3_LAST_ITERT_NUM_OFFSET  15
#define HH503_PHY_CFG_3_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_2_LAST_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_2_LAST_ITERT_NUM_OFFSET  10
#define HH503_PHY_CFG_2_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_1_LAST_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_1_LAST_ITERT_NUM_OFFSET  5
#define HH503_PHY_CFG_1_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_0_LAST_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_0_LAST_ITERT_NUM_OFFSET  0
#define HH503_PHY_CFG_0_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_11_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_11_LAST_ITERT_NUM_OFFSET 25
#define HH503_PHY_CFG_11_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_10_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_10_LAST_ITERT_NUM_OFFSET 20
#define HH503_PHY_CFG_10_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_9_LAST_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_9_LAST_ITERT_NUM_OFFSET  15
#define HH503_PHY_CFG_9_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_8_LAST_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_8_LAST_ITERT_NUM_OFFSET  10
#define HH503_PHY_CFG_8_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_7_LAST_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_7_LAST_ITERT_NUM_OFFSET  5
#define HH503_PHY_CFG_7_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_6_LAST_ITERT_NUM_LEN 5
#define HH503_PHY_CFG_6_LAST_ITERT_NUM_OFFSET  0
#define HH503_PHY_CFG_6_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_17_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_17_LAST_ITERT_NUM_OFFSET 25
#define HH503_PHY_CFG_17_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_16_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_16_LAST_ITERT_NUM_OFFSET 20
#define HH503_PHY_CFG_16_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_15_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_15_LAST_ITERT_NUM_OFFSET 15
#define HH503_PHY_CFG_15_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_14_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_14_LAST_ITERT_NUM_OFFSET 10
#define HH503_PHY_CFG_14_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_13_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_13_LAST_ITERT_NUM_OFFSET 5
#define HH503_PHY_CFG_13_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_12_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_12_LAST_ITERT_NUM_OFFSET 0
#define HH503_PHY_CFG_12_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_23_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_23_LAST_ITERT_NUM_OFFSET 25
#define HH503_PHY_CFG_23_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_22_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_22_LAST_ITERT_NUM_OFFSET 20
#define HH503_PHY_CFG_22_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_21_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_21_LAST_ITERT_NUM_OFFSET 15
#define HH503_PHY_CFG_21_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_20_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_20_LAST_ITERT_NUM_OFFSET 10
#define HH503_PHY_CFG_20_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_19_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_19_LAST_ITERT_NUM_OFFSET 5
#define HH503_PHY_CFG_19_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_18_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_18_LAST_ITERT_NUM_OFFSET 0
#define HH503_PHY_CFG_18_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_29_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_29_LAST_ITERT_NUM_OFFSET 25
#define HH503_PHY_CFG_29_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_28_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_28_LAST_ITERT_NUM_OFFSET 20
#define HH503_PHY_CFG_28_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_27_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_27_LAST_ITERT_NUM_OFFSET 15
#define HH503_PHY_CFG_27_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_26_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_26_LAST_ITERT_NUM_OFFSET 10
#define HH503_PHY_CFG_26_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_25_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_25_LAST_ITERT_NUM_OFFSET 5
#define HH503_PHY_CFG_25_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_24_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_24_LAST_ITERT_NUM_OFFSET 0
#define HH503_PHY_CFG_24_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_35_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_35_LAST_ITERT_NUM_OFFSET 25
#define HH503_PHY_CFG_35_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_34_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_34_LAST_ITERT_NUM_OFFSET 20
#define HH503_PHY_CFG_34_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_33_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_33_LAST_ITERT_NUM_OFFSET 15
#define HH503_PHY_CFG_33_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_32_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_32_LAST_ITERT_NUM_OFFSET 10
#define HH503_PHY_CFG_32_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_31_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_31_LAST_ITERT_NUM_OFFSET 5
#define HH503_PHY_CFG_31_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_30_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_30_LAST_ITERT_NUM_OFFSET 0
#define HH503_PHY_CFG_30_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_41_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_41_LAST_ITERT_NUM_OFFSET 25
#define HH503_PHY_CFG_41_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_40_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_40_LAST_ITERT_NUM_OFFSET 20
#define HH503_PHY_CFG_40_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_39_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_39_LAST_ITERT_NUM_OFFSET 15
#define HH503_PHY_CFG_39_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_38_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_38_LAST_ITERT_NUM_OFFSET 10
#define HH503_PHY_CFG_38_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_37_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_37_LAST_ITERT_NUM_OFFSET 5
#define HH503_PHY_CFG_37_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_36_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_36_LAST_ITERT_NUM_OFFSET 0
#define HH503_PHY_CFG_36_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_47_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_47_LAST_ITERT_NUM_OFFSET 25
#define HH503_PHY_CFG_47_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_46_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_46_LAST_ITERT_NUM_OFFSET 20
#define HH503_PHY_CFG_46_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_45_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_45_LAST_ITERT_NUM_OFFSET 15
#define HH503_PHY_CFG_45_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_44_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_44_LAST_ITERT_NUM_OFFSET 10
#define HH503_PHY_CFG_44_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_43_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_43_LAST_ITERT_NUM_OFFSET 5
#define HH503_PHY_CFG_43_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_42_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_42_LAST_ITERT_NUM_OFFSET 0
#define HH503_PHY_CFG_42_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_53_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_53_LAST_ITERT_NUM_OFFSET 25
#define HH503_PHY_CFG_53_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_52_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_52_LAST_ITERT_NUM_OFFSET 20
#define HH503_PHY_CFG_52_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_51_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_51_LAST_ITERT_NUM_OFFSET 15
#define HH503_PHY_CFG_51_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_50_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_50_LAST_ITERT_NUM_OFFSET 10
#define HH503_PHY_CFG_50_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_49_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_49_LAST_ITERT_NUM_OFFSET 5
#define HH503_PHY_CFG_49_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_48_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_48_LAST_ITERT_NUM_OFFSET 0
#define HH503_PHY_CFG_48_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_59_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_59_LAST_ITERT_NUM_OFFSET 25
#define HH503_PHY_CFG_59_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_58_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_58_LAST_ITERT_NUM_OFFSET 20
#define HH503_PHY_CFG_58_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_57_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_57_LAST_ITERT_NUM_OFFSET 15
#define HH503_PHY_CFG_57_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_56_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_56_LAST_ITERT_NUM_OFFSET 10
#define HH503_PHY_CFG_56_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_55_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_55_LAST_ITERT_NUM_OFFSET 5
#define HH503_PHY_CFG_55_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_54_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_54_LAST_ITERT_NUM_OFFSET 0
#define HH503_PHY_CFG_54_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_65_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_65_LAST_ITERT_NUM_OFFSET 25
#define HH503_PHY_CFG_65_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_64_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_64_LAST_ITERT_NUM_OFFSET 20
#define HH503_PHY_CFG_64_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_63_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_63_LAST_ITERT_NUM_OFFSET 15
#define HH503_PHY_CFG_63_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_62_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_62_LAST_ITERT_NUM_OFFSET 10
#define HH503_PHY_CFG_62_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_61_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_61_LAST_ITERT_NUM_OFFSET 5
#define HH503_PHY_CFG_61_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_60_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_60_LAST_ITERT_NUM_OFFSET 0
#define HH503_PHY_CFG_60_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_B0_TX_20M_LEN    8
#define HH503_PHY_B0_TX_20M_OFFSET 24
#define HH503_PHY_B0_TX_20M_MASK 0xFF000000
#define HH503_PHY_B1_TX_20M_LEN    8
#define HH503_PHY_B1_TX_20M_OFFSET 16
#define HH503_PHY_B1_TX_20M_MASK 0xFF0000
#define HH503_PHY_B2_TX_20M_LEN    8
#define HH503_PHY_B2_TX_20M_OFFSET 8
#define HH503_PHY_B2_TX_20M_MASK 0xFF00
#define HH503_PHY_A1_TX_NEG_20M_LEN    8
#define HH503_PHY_A1_TX_NEG_20M_OFFSET 0
#define HH503_PHY_A1_TX_NEG_20M_MASK 0xFF
#define HH503_PHY_A2_TX_NEG_20M_LEN    8
#define HH503_PHY_A2_TX_NEG_20M_OFFSET 24
#define HH503_PHY_A2_TX_NEG_20M_MASK 0xFF000000
#define HH503_PHY_B0_TX_40M_LEN    8
#define HH503_PHY_B0_TX_40M_OFFSET 16
#define HH503_PHY_B0_TX_40M_MASK 0xFF0000
#define HH503_PHY_B1_TX_40M_LEN    8
#define HH503_PHY_B1_TX_40M_OFFSET 8
#define HH503_PHY_B1_TX_40M_MASK 0xFF00
#define HH503_PHY_B2_TX_40M_LEN    8
#define HH503_PHY_B2_TX_40M_OFFSET 0
#define HH503_PHY_B2_TX_40M_MASK 0xFF
#define HH503_PHY_A1_TX_NEG_40M_LEN    8
#define HH503_PHY_A1_TX_NEG_40M_OFFSET 24
#define HH503_PHY_A1_TX_NEG_40M_MASK 0xFF000000
#define HH503_PHY_A2_TX_NEG_40M_LEN    8
#define HH503_PHY_A2_TX_NEG_40M_OFFSET 16
#define HH503_PHY_A2_TX_NEG_40M_MASK 0xFF0000
#define HH503_PHY_B0_TX_80M_LEN    8
#define HH503_PHY_B0_TX_80M_OFFSET 8
#define HH503_PHY_B0_TX_80M_MASK 0xFF00
#define HH503_PHY_B1_TX_80M_LEN    8
#define HH503_PHY_B1_TX_80M_OFFSET 0
#define HH503_PHY_B1_TX_80M_MASK 0xFF
#define HH503_PHY_B2_TX_80M_LEN    8
#define HH503_PHY_B2_TX_80M_OFFSET 16
#define HH503_PHY_B2_TX_80M_MASK 0xFF0000
#define HH503_PHY_A1_TX_NEG_80M_LEN    8
#define HH503_PHY_A1_TX_NEG_80M_OFFSET 8
#define HH503_PHY_A1_TX_NEG_80M_MASK 0xFF00
#define HH503_PHY_A2_TX_NEG_80M_LEN    8
#define HH503_PHY_A2_TX_NEG_80M_OFFSET 0
#define HH503_PHY_A2_TX_NEG_80M_MASK 0xFF
#define HH503_PHY_RX_IIR_SYNC_ENABLE_LEN   1
#define HH503_PHY_RX_IIR_SYNC_ENABLE_OFFSET    12
#define HH503_PHY_RX_IIR_SYNC_ENABLE_MASK 0x1000
#define HH503_PHY_MCS_CHECK_20M_LEN    4
#define HH503_PHY_MCS_CHECK_20M_OFFSET 8
#define HH503_PHY_MCS_CHECK_20M_MASK 0xF00
#define HH503_PHY_MCS_CHECK_40M_LEN    4
#define HH503_PHY_MCS_CHECK_40M_OFFSET 4
#define HH503_PHY_MCS_CHECK_40M_MASK 0xF0
#define HH503_PHY_MCS_CHECK_80M_LEN    4
#define HH503_PHY_MCS_CHECK_80M_OFFSET 0
#define HH503_PHY_MCS_CHECK_80M_MASK 0xF
#define HH503_PHY_CFG7_SCALE_CLIP_LEN  4
#define HH503_PHY_CFG7_SCALE_CLIP_OFFSET   28
#define HH503_PHY_CFG7_SCALE_CLIP_MASK 0xF0000000
#define HH503_PHY_CFG6_SCALE_CLIP_LEN  4
#define HH503_PHY_CFG6_SCALE_CLIP_OFFSET   24
#define HH503_PHY_CFG6_SCALE_CLIP_MASK 0xF000000
#define HH503_PHY_CFG5_SCALE_CLIP_LEN  4
#define HH503_PHY_CFG5_SCALE_CLIP_OFFSET   20
#define HH503_PHY_CFG5_SCALE_CLIP_MASK 0xF00000
#define HH503_PHY_CFG4_SCALE_CLIP_LEN  4
#define HH503_PHY_CFG4_SCALE_CLIP_OFFSET   16
#define HH503_PHY_CFG4_SCALE_CLIP_MASK 0xF0000
#define HH503_PHY_CFG3_SCALE_CLIP_LEN  4
#define HH503_PHY_CFG3_SCALE_CLIP_OFFSET   12
#define HH503_PHY_CFG3_SCALE_CLIP_MASK 0xF000
#define HH503_PHY_CFG2_SCALE_CLIP_LEN  4
#define HH503_PHY_CFG2_SCALE_CLIP_OFFSET   8
#define HH503_PHY_CFG2_SCALE_CLIP_MASK 0xF00
#define HH503_PHY_CFG1_SCALE_CLIP_LEN  4
#define HH503_PHY_CFG1_SCALE_CLIP_OFFSET   4
#define HH503_PHY_CFG1_SCALE_CLIP_MASK 0xF0
#define HH503_PHY_CFG0_SCALE_CLIP_LEN  4
#define HH503_PHY_CFG0_SCALE_CLIP_OFFSET   0
#define HH503_PHY_CFG0_SCALE_CLIP_MASK 0xF
#define HH503_PHY_CFG15_SCALE_CLIP_LEN 4
#define HH503_PHY_CFG15_SCALE_CLIP_OFFSET  28
#define HH503_PHY_CFG15_SCALE_CLIP_MASK 0xF0000000
#define HH503_PHY_CFG14_SCALE_CLIP_LEN 4
#define HH503_PHY_CFG14_SCALE_CLIP_OFFSET  24
#define HH503_PHY_CFG14_SCALE_CLIP_MASK 0xF000000
#define HH503_PHY_CFG13_SCALE_CLIP_LEN 4
#define HH503_PHY_CFG13_SCALE_CLIP_OFFSET  20
#define HH503_PHY_CFG13_SCALE_CLIP_MASK 0xF00000
#define HH503_PHY_CFG12_SCALE_CLIP_LEN 4
#define HH503_PHY_CFG12_SCALE_CLIP_OFFSET  16
#define HH503_PHY_CFG12_SCALE_CLIP_MASK 0xF0000
#define HH503_PHY_CFG11_SCALE_CLIP_LEN 4
#define HH503_PHY_CFG11_SCALE_CLIP_OFFSET  12
#define HH503_PHY_CFG11_SCALE_CLIP_MASK 0xF000
#define HH503_PHY_CFG10_SCALE_CLIP_LEN 4
#define HH503_PHY_CFG10_SCALE_CLIP_OFFSET  8
#define HH503_PHY_CFG10_SCALE_CLIP_MASK 0xF00
#define HH503_PHY_CFG9_SCALE_CLIP_LEN  4
#define HH503_PHY_CFG9_SCALE_CLIP_OFFSET   4
#define HH503_PHY_CFG9_SCALE_CLIP_MASK 0xF0
#define HH503_PHY_CFG8_SCALE_CLIP_LEN  4
#define HH503_PHY_CFG8_SCALE_CLIP_OFFSET   0
#define HH503_PHY_CFG8_SCALE_CLIP_MASK 0xF
#define HH503_PHY_CFG23_SCALE_CLIP_LEN 4
#define HH503_PHY_CFG23_SCALE_CLIP_OFFSET  28
#define HH503_PHY_CFG23_SCALE_CLIP_MASK 0xF0000000
#define HH503_PHY_CFG22_SCALE_CLIP_LEN 4
#define HH503_PHY_CFG22_SCALE_CLIP_OFFSET  24
#define HH503_PHY_CFG22_SCALE_CLIP_MASK 0xF000000
#define HH503_PHY_CFG21_SCALE_CLIP_LEN 4
#define HH503_PHY_CFG21_SCALE_CLIP_OFFSET  20
#define HH503_PHY_CFG21_SCALE_CLIP_MASK 0xF00000
#define HH503_PHY_CFG20_SCALE_CLIP_LEN 4
#define HH503_PHY_CFG20_SCALE_CLIP_OFFSET  16
#define HH503_PHY_CFG20_SCALE_CLIP_MASK 0xF0000
#define HH503_PHY_CFG19_SCALE_CLIP_LEN 4
#define HH503_PHY_CFG19_SCALE_CLIP_OFFSET  12
#define HH503_PHY_CFG19_SCALE_CLIP_MASK 0xF000
#define HH503_PHY_CFG18_SCALE_CLIP_LEN 4
#define HH503_PHY_CFG18_SCALE_CLIP_OFFSET  8
#define HH503_PHY_CFG18_SCALE_CLIP_MASK 0xF00
#define HH503_PHY_CFG17_SCALE_CLIP_LEN 4
#define HH503_PHY_CFG17_SCALE_CLIP_OFFSET  4
#define HH503_PHY_CFG17_SCALE_CLIP_MASK 0xF0
#define HH503_PHY_CFG16_SCALE_CLIP_LEN 4
#define HH503_PHY_CFG16_SCALE_CLIP_OFFSET  0
#define HH503_PHY_CFG16_SCALE_CLIP_MASK 0xF
#define HH503_PHY_CFG24_SCALE_CLIP_LEN 4
#define HH503_PHY_CFG24_SCALE_CLIP_OFFSET  0
#define HH503_PHY_CFG24_SCALE_CLIP_MASK 0xF
#define HH503_PHY_CFG_SYNC_DC_FORCE_EN_LEN 1
#define HH503_PHY_CFG_SYNC_DC_FORCE_EN_OFFSET  31
#define HH503_PHY_CFG_SYNC_DC_FORCE_EN_MASK 0x80000000
#define HH503_PHY_CFG_NOTCH_PRI_TH_LEN 8
#define HH503_PHY_CFG_NOTCH_PRI_TH_OFFSET  23
#define HH503_PHY_CFG_NOTCH_PRI_TH_MASK 0x7F800000
#define HH503_PHY_CFG_NOTCH_11B_SEL_LEN    1
#define HH503_PHY_CFG_NOTCH_11B_SEL_OFFSET 22
#define HH503_PHY_CFG_NOTCH_11B_SEL_MASK 0x400000
#define HH503_PHY_CFG_NOTCH_PATH_SEL_LEN   1
#define HH503_PHY_CFG_NOTCH_PATH_SEL_OFFSET    21
#define HH503_PHY_CFG_NOTCH_PATH_SEL_MASK 0x200000
#define HH503_PHY_CFG_NOTCH_FILTER_EN_LEN  1
#define HH503_PHY_CFG_NOTCH_FILTER_EN_OFFSET   20
#define HH503_PHY_CFG_NOTCH_FILTER_EN_MASK 0x100000
#define HH503_PHY_B0_B2_NOTCH_LEN  10
#define HH503_PHY_B0_B2_NOTCH_OFFSET   10
#define HH503_PHY_B0_B2_NOTCH_MASK 0xFFC00
#define HH503_PHY_B1_NOTCH_LEN 10
#define HH503_PHY_B1_NOTCH_OFFSET  0
#define HH503_PHY_B1_NOTCH_MASK 0x3FF
#define HH503_PHY_A1_NOTCH_NEG_LEN 10
#define HH503_PHY_A1_NOTCH_NEG_OFFSET  10
#define HH503_PHY_A1_NOTCH_NEG_MASK 0xFFC00
#define HH503_PHY_A2_NOTCH_NEG_LEN 10
#define HH503_PHY_A2_NOTCH_NEG_OFFSET  0
#define HH503_PHY_A2_NOTCH_NEG_MASK 0x3FF
#define HH503_PHY_RPT_MU_DET_ERR_GROUP_SEARCH_LEN  8
#define HH503_PHY_RPT_MU_DET_ERR_GROUP_SEARCH_OFFSET   24
#define HH503_PHY_RPT_MU_DET_ERR_GROUP_SEARCH_MASK 0xFF000000
#define HH503_PHY_RPT_MU_DET_ERR_GROUP_STS_OVER_CAPA_LEN   8
#define HH503_PHY_RPT_MU_DET_ERR_GROUP_STS_OVER_CAPA_OFFSET    16
#define HH503_PHY_RPT_MU_DET_ERR_GROUP_STS_OVER_CAPA_MASK 0xFF0000
#define HH503_PHY_CFG_SIGB_DEC_TO_DATA_DELAY_LEN   12
#define HH503_PHY_CFG_SIGB_DEC_TO_DATA_DELAY_OFFSET    4
#define HH503_PHY_CFG_SIGB_DEC_TO_DATA_DELAY_MASK 0xFFF0
#define HH503_PHY_CFG_STA1_STA2_GROUP_PRIO_LEN 1
#define HH503_PHY_CFG_STA1_STA2_GROUP_PRIO_OFFSET  1
#define HH503_PHY_CFG_STA1_STA2_GROUP_PRIO_MASK 0x2
#define HH503_PHY_CFG_DL_MU_MIMO_RX_BYPASS_LEN 1
#define HH503_PHY_CFG_DL_MU_MIMO_RX_BYPASS_OFFSET  0
#define HH503_PHY_CFG_DL_MU_MIMO_RX_BYPASS_MASK 0x1
#define HH503_PHY_CFG_STA1_MEMBERSHIP_STATUS_63_32_LEN 32
#define HH503_PHY_CFG_STA1_MEMBERSHIP_STATUS_63_32_OFFSET  0
#define HH503_PHY_CFG_STA1_MEMBERSHIP_STATUS_63_32_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_STA1_MEMBERSHIP_STATUS_31_00_LEN 32
#define HH503_PHY_CFG_STA1_MEMBERSHIP_STATUS_31_00_OFFSET  0
#define HH503_PHY_CFG_STA1_MEMBERSHIP_STATUS_31_00_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_STA1_USER_P_IN_GROUP_ID_63_48_LEN    32
#define HH503_PHY_CFG_STA1_USER_P_IN_GROUP_ID_63_48_OFFSET 0
#define HH503_PHY_CFG_STA1_USER_P_IN_GROUP_ID_63_48_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_STA1_USER_P_IN_GROUP_ID_47_32_LEN    32
#define HH503_PHY_CFG_STA1_USER_P_IN_GROUP_ID_47_32_OFFSET 0
#define HH503_PHY_CFG_STA1_USER_P_IN_GROUP_ID_47_32_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_STA1_USER_P_IN_GROUP_ID_31_16_LEN    32
#define HH503_PHY_CFG_STA1_USER_P_IN_GROUP_ID_31_16_OFFSET 0
#define HH503_PHY_CFG_STA1_USER_P_IN_GROUP_ID_31_16_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_STA1_USER_P_IN_GROUP_ID_15_00_LEN    32
#define HH503_PHY_CFG_STA1_USER_P_IN_GROUP_ID_15_00_OFFSET 0
#define HH503_PHY_CFG_STA1_USER_P_IN_GROUP_ID_15_00_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_STA2_MEMBERSHIP_STATUS_63_32_LEN 32
#define HH503_PHY_CFG_STA2_MEMBERSHIP_STATUS_63_32_OFFSET  0
#define HH503_PHY_CFG_STA2_MEMBERSHIP_STATUS_63_32_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_STA2_MEMBERSHIP_STATUS_31_00_LEN 32
#define HH503_PHY_CFG_STA2_MEMBERSHIP_STATUS_31_00_OFFSET  0
#define HH503_PHY_CFG_STA2_MEMBERSHIP_STATUS_31_00_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_STA2_USER_P_IN_GROUP_ID_63_48_LEN    32
#define HH503_PHY_CFG_STA2_USER_P_IN_GROUP_ID_63_48_OFFSET 0
#define HH503_PHY_CFG_STA2_USER_P_IN_GROUP_ID_63_48_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_STA2_USER_P_IN_GROUP_ID_47_32_LEN    32
#define HH503_PHY_CFG_STA2_USER_P_IN_GROUP_ID_47_32_OFFSET 0
#define HH503_PHY_CFG_STA2_USER_P_IN_GROUP_ID_47_32_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_STA2_USER_P_IN_GROUP_ID_31_16_LEN    32
#define HH503_PHY_CFG_STA2_USER_P_IN_GROUP_ID_31_16_OFFSET 0
#define HH503_PHY_CFG_STA2_USER_P_IN_GROUP_ID_31_16_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_STA2_USER_P_IN_GROUP_ID_15_00_LEN    32
#define HH503_PHY_CFG_STA2_USER_P_IN_GROUP_ID_15_00_OFFSET 0
#define HH503_PHY_CFG_STA2_USER_P_IN_GROUP_ID_15_00_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_INTR_MASK_LEN    32
#define HH503_PHY_CFG_INTR_MASK_OFFSET 0
#define HH503_PHY_CFG_INTR_MASK_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_5TH_MOD_DET_DLY_LEN  8
#define HH503_PHY_CFG_5TH_MOD_DET_DLY_OFFSET   9
#define HH503_PHY_CFG_5TH_MOD_DET_DLY_MASK 0x1FE00
#define HH503_PHY_CFG_5TH_SIG_DEC_DLY_LEN  9
#define HH503_PHY_CFG_5TH_SIG_DEC_DLY_OFFSET   0
#define HH503_PHY_CFG_5TH_SIG_DEC_DLY_MASK 0x1FF
#define HH503_PHY_RPT_REFINE_PHASE_LEN 12
#define HH503_PHY_RPT_REFINE_PHASE_OFFSET  20
#define HH503_PHY_RPT_REFINE_PHASE_MASK 0xFFF00000
#define HH503_PHY_RPT_FINE_PHASE_EST_LEN   10
#define HH503_PHY_RPT_FINE_PHASE_EST_OFFSET    10
#define HH503_PHY_RPT_FINE_PHASE_EST_MASK 0xFFC00
#define HH503_PHY_RPT_COARSE_PHASE_EST_LEN 10
#define HH503_PHY_RPT_COARSE_PHASE_EST_OFFSET  0
#define HH503_PHY_RPT_COARSE_PHASE_EST_MASK 0x3FF
#define HH503_PHY_RPT_EVM_1ST_LEN  30
#define HH503_PHY_RPT_EVM_1ST_OFFSET   0
#define HH503_PHY_RPT_EVM_1ST_MASK 0x3FFFFFFF
#define HH503_PHY_RPT_EVM_2ND_LEN  30
#define HH503_PHY_RPT_EVM_2ND_OFFSET   0
#define HH503_PHY_RPT_EVM_2ND_MASK 0x3FFFFFFF
#define HH503_PHY_RPT_EVM_3RD_LEN  30
#define HH503_PHY_RPT_EVM_3RD_OFFSET   0
#define HH503_PHY_RPT_EVM_3RD_MASK 0x3FFFFFFF
#define HH503_PHY_RPT_TXDATA_EXCEED_ERR_LEN    1
#define HH503_PHY_RPT_TXDATA_EXCEED_ERR_OFFSET 3
#define HH503_PHY_RPT_TXDATA_EXCEED_ERR_MASK 0x8
#define HH503_PHY_RPT_TXFIFO_FULL_ERR_LEN  1
#define HH503_PHY_RPT_TXFIFO_FULL_ERR_OFFSET   2
#define HH503_PHY_RPT_TXFIFO_FULL_ERR_MASK 0x4
#define HH503_PHY_RPT_RXFIFO_FULL_ERR_LEN  1
#define HH503_PHY_RPT_RXFIFO_FULL_ERR_OFFSET   1
#define HH503_PHY_RPT_RXFIFO_FULL_ERR_MASK 0x2
#define HH503_PHY_FCS_ERROR_LEN    1
#define HH503_PHY_FCS_ERROR_OFFSET 0
#define HH503_PHY_FCS_ERROR_MASK 0x1
#define HH503_PHY_MAC2PHY_TX_DRYUP_LEN 1
#define HH503_PHY_MAC2PHY_TX_DRYUP_OFFSET  30
#define HH503_PHY_MAC2PHY_TX_DRYUP_MASK 0x40000000
#define HH503_PHY_RPT_SCO_FIFO_FULL_LEN    1
#define HH503_PHY_RPT_SCO_FIFO_FULL_OFFSET 29
#define HH503_PHY_RPT_SCO_FIFO_FULL_MASK 0x20000000
#define HH503_PHY_RPT_DE_INTLV_BLOCK_LEN   1
#define HH503_PHY_RPT_DE_INTLV_BLOCK_OFFSET    28
#define HH503_PHY_RPT_DE_INTLV_BLOCK_MASK 0x10000000
#define HH503_PHY_DOTB_ERR_DET_LEN 1
#define HH503_PHY_DOTB_ERR_DET_OFFSET  27
#define HH503_PHY_DOTB_ERR_DET_MASK 0x8000000
#define HH503_PHY_RPT_RX_PLCP_OVT_LEN  1
#define HH503_PHY_RPT_RX_PLCP_OVT_OFFSET   26
#define HH503_PHY_RPT_RX_PLCP_OVT_MASK 0x4000000
#define HH503_PHY_RPT_EARLY_CARRIER_LOSE_LEN   1
#define HH503_PHY_RPT_EARLY_CARRIER_LOSE_OFFSET    25
#define HH503_PHY_RPT_EARLY_CARRIER_LOSE_MASK 0x2000000
#define HH503_PHY_RPT_OFDM_INT_BY_11B_LEN  1
#define HH503_PHY_RPT_OFDM_INT_BY_11B_OFFSET   24
#define HH503_PHY_RPT_OFDM_INT_BY_11B_MASK 0x1000000
#define HH503_PHY_RPT_ONE_HLP_SOUNDING_LEN 1
#define HH503_PHY_RPT_ONE_HLP_SOUNDING_OFFSET  23
#define HH503_PHY_RPT_ONE_HLP_SOUNDING_MASK 0x800000
#define HH503_PHY_RPT_LG_MCS_LEN   1
#define HH503_PHY_RPT_LG_MCS_OFFSET    22
#define HH503_PHY_RPT_LG_MCS_MASK 0x400000
#define HH503_PHY_RPT_MU_DET_LEN   1
#define HH503_PHY_RPT_MU_DET_OFFSET    21
#define HH503_PHY_RPT_MU_DET_MASK 0x200000
#define HH503_PHY_RPT_LG_NSTS_NESS_LEN 1
#define HH503_PHY_RPT_LG_NSTS_NESS_OFFSET  20
#define HH503_PHY_RPT_LG_NSTS_NESS_MASK 0x100000
#define HH503_PHY_RPT_LG_NSS_LEN   1
#define HH503_PHY_RPT_LG_NSS_OFFSET    19
#define HH503_PHY_RPT_LG_NSS_MASK 0x80000
#define HH503_PHY_RPT_LG_BW_LEN    1
#define HH503_PHY_RPT_LG_BW_OFFSET 18
#define HH503_PHY_RPT_LG_BW_MASK 0x40000
#define HH503_PHY_RPT_NDP_ERR_LEN  1
#define HH503_PHY_RPT_NDP_ERR_OFFSET   17
#define HH503_PHY_RPT_NDP_ERR_MASK 0x20000
#define HH503_PHY_RPT_VHTSIGB_CRC_ERR_LEN  1
#define HH503_PHY_RPT_VHTSIGB_CRC_ERR_OFFSET   16
#define HH503_PHY_RPT_VHTSIGB_CRC_ERR_MASK 0x10000
#define HH503_PHY_RPT_VHTSIGA_CRC_ERR_LEN  1
#define HH503_PHY_RPT_VHTSIGA_CRC_ERR_OFFSET   15
#define HH503_PHY_RPT_VHTSIGA_CRC_ERR_MASK 0x8000
#define HH503_PHY_RPT_VHT_ILL_MCS_ERR_LEN  1
#define HH503_PHY_RPT_VHT_ILL_MCS_ERR_OFFSET   14
#define HH503_PHY_RPT_VHT_ILL_MCS_ERR_MASK 0x4000
#define HH503_PHY_RPT_VHT_ILL_SGI_ERR_LEN  1
#define HH503_PHY_RPT_VHT_ILL_SGI_ERR_OFFSET   13
#define HH503_PHY_RPT_VHT_ILL_SGI_ERR_MASK 0x2000
#define HH503_PHY_RPT_VHT_ILL_RESV_ERR_LEN 1
#define HH503_PHY_RPT_VHT_ILL_RESV_ERR_OFFSET  12
#define HH503_PHY_RPT_VHT_ILL_RESV_ERR_MASK 0x1000
#define HH503_PHY_RPT_VHT_ILL_MU_ERR_LEN   1
#define HH503_PHY_RPT_VHT_ILL_MU_ERR_OFFSET    11
#define HH503_PHY_RPT_VHT_ILL_MU_ERR_MASK 0x800
#define HH503_PHY_RPT_HT_ILL_STBC_ERR_LEN  1
#define HH503_PHY_RPT_HT_ILL_STBC_ERR_OFFSET   10
#define HH503_PHY_RPT_HT_ILL_STBC_ERR_MASK 0x400
#define HH503_PHY_RPT_HT_ILL_RESV_ERR_LEN  1
#define HH503_PHY_RPT_HT_ILL_RESV_ERR_OFFSET   9
#define HH503_PHY_RPT_HT_ILL_RESV_ERR_MASK 0x200
#define HH503_PHY_RPT_HT_ILL_MCS_ERR_LEN   1
#define HH503_PHY_RPT_HT_ILL_MCS_ERR_OFFSET    8
#define HH503_PHY_RPT_HT_ILL_MCS_ERR_MASK 0x100
#define HH503_PHY_RPT_HT_GF_ERR_LEN    1
#define HH503_PHY_RPT_HT_GF_ERR_OFFSET 7
#define HH503_PHY_RPT_HT_GF_ERR_MASK 0x80
#define HH503_PHY_RPT_MCS32_ERR_LEN    1
#define HH503_PHY_RPT_MCS32_ERR_OFFSET 6
#define HH503_PHY_RPT_MCS32_ERR_MASK 0x40
#define HH503_PHY_RPT_SOUNDING_NESS_ERR_LEN    1
#define HH503_PHY_RPT_SOUNDING_NESS_ERR_OFFSET 5
#define HH503_PHY_RPT_SOUNDING_NESS_ERR_MASK 0x20
#define HH503_PHY_RPT_SOUNDING_LEN_ERR_LEN 1
#define HH503_PHY_RPT_SOUNDING_LEN_ERR_OFFSET  4
#define HH503_PHY_RPT_SOUNDING_LEN_ERR_MASK 0x10
#define HH503_PHY_RPT_HTSIG_CRC_ERR_LEN    1
#define HH503_PHY_RPT_HTSIG_CRC_ERR_OFFSET 3
#define HH503_PHY_RPT_HTSIG_CRC_ERR_MASK 0x8
#define HH503_PHY_RPT_LSIG_RATE_ERR_LEN    1
#define HH503_PHY_RPT_LSIG_RATE_ERR_OFFSET 2
#define HH503_PHY_RPT_LSIG_RATE_ERR_MASK 0x4
#define HH503_PHY_RPT_LSIG_RESV_ERR_LEN    1
#define HH503_PHY_RPT_LSIG_RESV_ERR_OFFSET 1
#define HH503_PHY_RPT_LSIG_RESV_ERR_MASK 0x2
#define HH503_PHY_RPT_LSIG_PARITY_ERR_LEN  1
#define HH503_PHY_RPT_LSIG_PARITY_ERR_OFFSET   0
#define HH503_PHY_RPT_LSIG_PARITY_ERR_MASK 0x1
#define HH503_PHY_RPT_HESIGA_CRC_ERR_LEN   1
#define HH503_PHY_RPT_HESIGA_CRC_ERR_OFFSET    26
#define HH503_PHY_RPT_HESIGA_CRC_ERR_MASK 0x4000000
#define HH503_PHY_RPT_HESIGA_ILL_RESV_ERR_LEN  1
#define HH503_PHY_RPT_HESIGA_ILL_RESV_ERR_OFFSET   25
#define HH503_PHY_RPT_HESIGA_ILL_RESV_ERR_MASK 0x2000000
#define HH503_PHY_RPT_HESIGA_HEMU_ILL_SIGBMCS_LEN  1
#define HH503_PHY_RPT_HESIGA_HEMU_ILL_SIGBMCS_OFFSET   24
#define HH503_PHY_RPT_HESIGA_HEMU_ILL_SIGBMCS_MASK 0x1000000
#define HH503_PHY_RPT_HESIGA_HEMU_ILL_HELTF_SYM_LEN    1
#define HH503_PHY_RPT_HESIGA_HEMU_ILL_HELTF_SYM_OFFSET 23
#define HH503_PHY_RPT_HESIGA_HEMU_ILL_HELTF_SYM_MASK 0x800000
#define HH503_PHY_RPT_HESIGB_COM_FLD_CRC_ERR_LEN   1
#define HH503_PHY_RPT_HESIGB_COM_FLD_CRC_ERR_OFFSET    22
#define HH503_PHY_RPT_HESIGB_COM_FLD_CRC_ERR_MASK 0x400000
#define HH503_PHY_RPT_HESIGB_USR_FLD_CRC_ERR_LEN   1
#define HH503_PHY_RPT_HESIGB_USR_FLD_CRC_ERR_OFFSET    21
#define HH503_PHY_RPT_HESIGB_USR_FLD_CRC_ERR_MASK 0x200000
#define HH503_PHY_RPT_RLSIG_PARITY_ERR_LEN 1
#define HH503_PHY_RPT_RLSIG_PARITY_ERR_OFFSET  20
#define HH503_PHY_RPT_RLSIG_PARITY_ERR_MASK 0x100000
#define HH503_PHY_RPT_RLSIG_RATE_ERR_LEN   1
#define HH503_PHY_RPT_RLSIG_RATE_ERR_OFFSET    19
#define HH503_PHY_RPT_RLSIG_RATE_ERR_MASK 0x80000
#define HH503_PHY_RPT_RLSIG_RESV_ERR_LEN   1
#define HH503_PHY_RPT_RLSIG_RESV_ERR_OFFSET    18
#define HH503_PHY_RPT_RLSIG_RESV_ERR_MASK 0x40000
#define HH503_PHY_RPT_BEAMCHANGE_0_DET_LEN 1
#define HH503_PHY_RPT_BEAMCHANGE_0_DET_OFFSET  17
#define HH503_PHY_RPT_BEAMCHANGE_0_DET_MASK 0x20000
#define HH503_PHY_RPT_HELTF_1X_DET_LEN 1
#define HH503_PHY_RPT_HELTF_1X_DET_OFFSET  16
#define HH503_PHY_RPT_HELTF_1X_DET_MASK 0x10000
#define HH503_PHY_RPT_HE_DCM_DET_LEN   1
#define HH503_PHY_RPT_HE_DCM_DET_OFFSET    15
#define HH503_PHY_RPT_HE_DCM_DET_MASK 0x8000
#define HH503_PHY_RPT_HE_ER_SU_ILL_DET_LEN 1
#define HH503_PHY_RPT_HE_ER_SU_ILL_DET_OFFSET  14
#define HH503_PHY_RPT_HE_ER_SU_ILL_DET_MASK 0x4000
#define HH503_PHY_RPT_NOMATCH_USER_FLD_FLAG_LEN    1
#define HH503_PHY_RPT_NOMATCH_USER_FLD_FLAG_OFFSET 13
#define HH503_PHY_RPT_NOMATCH_USER_FLD_FLAG_MASK 0x2000
#define HH503_PHY_RPT_AX_MULTI_USER_FLD_MATCH_LEN  1
#define HH503_PHY_RPT_AX_MULTI_USER_FLD_MATCH_OFFSET   12
#define HH503_PHY_RPT_AX_MULTI_USER_FLD_MATCH_MASK 0x1000
#define HH503_PHY_RPT_RSV_RU_ALLOC_DET_LEN 1
#define HH503_PHY_RPT_RSV_RU_ALLOC_DET_OFFSET  11
#define HH503_PHY_RPT_RSV_RU_ALLOC_DET_MASK 0x800
#define HH503_PHY_RPT_EARLY_UNLOCK_LEN 1
#define HH503_PHY_RPT_EARLY_UNLOCK_OFFSET  10
#define HH503_PHY_RPT_EARLY_UNLOCK_MASK 0x400
#define HH503_PHY_RPT_SEC_SYNC_DET_LEN 1
#define HH503_PHY_RPT_SEC_SYNC_DET_OFFSET  9
#define HH503_PHY_RPT_SEC_SYNC_DET_MASK 0x200
#define HH503_PHY_RPT_FREEZE_OVT_LEN   1
#define HH503_PHY_RPT_FREEZE_OVT_OFFSET    8
#define HH503_PHY_RPT_FREEZE_OVT_MASK 0x100
#define HH503_PHY_RPT_CCA_OVT_LEN  1
#define HH503_PHY_RPT_CCA_OVT_OFFSET   7
#define HH503_PHY_RPT_CCA_OVT_MASK 0x80
#define HH503_PHY_RPT_TRLR_OVT_LEN 1
#define HH503_PHY_RPT_TRLR_OVT_OFFSET  6
#define HH503_PHY_RPT_TRLR_OVT_MASK 0x40
#define HH503_PHY_RADAR_DET_LEN    1
#define HH503_PHY_RADAR_DET_OFFSET 5
#define HH503_PHY_RADAR_DET_MASK 0x20
#define HH503_PHY_DOTB_PACKET_DET_LEN  1
#define HH503_PHY_DOTB_PACKET_DET_OFFSET   4
#define HH503_PHY_DOTB_PACKET_DET_MASK 0x10
#define HH503_PHY_DOTB_ACQ_DET_LEN 1
#define HH503_PHY_DOTB_ACQ_DET_OFFSET  3
#define HH503_PHY_DOTB_ACQ_DET_MASK 0x8
#define HH503_PHY_FINE_TIMING_DET_LEN  1
#define HH503_PHY_FINE_TIMING_DET_OFFSET   2
#define HH503_PHY_FINE_TIMING_DET_MASK 0x4
#define HH503_PHY_COARSE_TIMING_DET_LEN    1
#define HH503_PHY_COARSE_TIMING_DET_OFFSET 1
#define HH503_PHY_COARSE_TIMING_DET_MASK 0x2
#define HH503_PHY_PACKET_DET_LEN   1
#define HH503_PHY_PACKET_DET_OFFSET    0
#define HH503_PHY_PACKET_DET_MASK 0x1
#define HH503_PHY_RPT_SYNC_LG_DC_LEN   1
#define HH503_PHY_RPT_SYNC_LG_DC_OFFSET    6
#define HH503_PHY_RPT_SYNC_LG_DC_MASK 0x40
#define HH503_PHY_COARSE_TIMING_OVT_LEN    1
#define HH503_PHY_COARSE_TIMING_OVT_OFFSET 5
#define HH503_PHY_COARSE_TIMING_OVT_MASK 0x20
#define HH503_PHY_TIMING_SYNC_OVT_LEN  1
#define HH503_PHY_TIMING_SYNC_OVT_OFFSET   4
#define HH503_PHY_TIMING_SYNC_OVT_MASK 0x10
#define HH503_PHY_LTF_PEAK_AC_ERR_LEN  1
#define HH503_PHY_LTF_PEAK_AC_ERR_OFFSET   3
#define HH503_PHY_LTF_PEAK_AC_ERR_MASK 0x8
#define HH503_PHY_FINE_FREQ_ERR_LEN    1
#define HH503_PHY_FINE_FREQ_ERR_OFFSET 2
#define HH503_PHY_FINE_FREQ_ERR_MASK 0x4
#define HH503_PHY_COARSE_FREQ_ERR_LEN  1
#define HH503_PHY_COARSE_FREQ_ERR_OFFSET   1
#define HH503_PHY_COARSE_FREQ_ERR_MASK 0x2
#define HH503_PHY_POWER_DET_ERR_LEN    1
#define HH503_PHY_POWER_DET_ERR_OFFSET 0
#define HH503_PHY_POWER_DET_ERR_MASK 0x1
#define HH503_PHY_STA3_RPT_CLR_LEN 1
#define HH503_PHY_STA3_RPT_CLR_OFFSET  11
#define HH503_PHY_STA3_RPT_CLR_MASK 0x800
#define HH503_PHY_STA2_RPT_CLR_LEN 1
#define HH503_PHY_STA2_RPT_CLR_OFFSET  10
#define HH503_PHY_STA2_RPT_CLR_MASK 0x400
#define HH503_PHY_STA1_RPT_CLR_LEN 1
#define HH503_PHY_STA1_RPT_CLR_OFFSET  9
#define HH503_PHY_STA1_RPT_CLR_MASK 0x200
#define HH503_PHY_STA0_RPT_CLR_LEN 1
#define HH503_PHY_STA0_RPT_CLR_OFFSET  8
#define HH503_PHY_STA0_RPT_CLR_MASK 0x100
#define HH503_PHY_LEGA_ERR_FRM_CLR_LEN 1
#define HH503_PHY_LEGA_ERR_FRM_CLR_OFFSET  7
#define HH503_PHY_LEGA_ERR_FRM_CLR_MASK 0x80
#define HH503_PHY_VHT_ERR_FRM_CLR_LEN  1
#define HH503_PHY_VHT_ERR_FRM_CLR_OFFSET   6
#define HH503_PHY_VHT_ERR_FRM_CLR_MASK 0x40
#define HH503_PHY_HT_ERR_FRM_CLR_LEN   1
#define HH503_PHY_HT_ERR_FRM_CLR_OFFSET    5
#define HH503_PHY_HT_ERR_FRM_CLR_MASK 0x20
#define HH503_PHY_DOTB_ERR_FRM_CLR_LEN 1
#define HH503_PHY_DOTB_ERR_FRM_CLR_OFFSET  4
#define HH503_PHY_DOTB_ERR_FRM_CLR_MASK 0x10
#define HH503_PHY_LEGA_OK_FRM_CLR_LEN  1
#define HH503_PHY_LEGA_OK_FRM_CLR_OFFSET   3
#define HH503_PHY_LEGA_OK_FRM_CLR_MASK 0x8
#define HH503_PHY_VHT_OK_FRM_CLR_LEN   1
#define HH503_PHY_VHT_OK_FRM_CLR_OFFSET    2
#define HH503_PHY_VHT_OK_FRM_CLR_MASK 0x4
#define HH503_PHY_HT_OK_FRM_CLR_LEN    1
#define HH503_PHY_HT_OK_FRM_CLR_OFFSET 1
#define HH503_PHY_HT_OK_FRM_CLR_MASK 0x2
#define HH503_PHY_DOTB_OK_FRM_CLR_LEN  1
#define HH503_PHY_DOTB_OK_FRM_CLR_OFFSET   0
#define HH503_PHY_DOTB_OK_FRM_CLR_MASK 0x1
#define HH503_PHY_CFG_INTR_CLR_LEN 32
#define HH503_PHY_CFG_INTR_CLR_OFFSET  0
#define HH503_PHY_CFG_INTR_CLR_MASK 0xFFFFFFFF
#define HH503_PHY_RPT_COND_NUM_MAX_LEN 5
#define HH503_PHY_RPT_COND_NUM_MAX_OFFSET  5
#define HH503_PHY_RPT_COND_NUM_MAX_MASK 0x3E0
#define HH503_PHY_RPT_COND_NUM_AVER_LEN    5
#define HH503_PHY_RPT_COND_NUM_AVER_OFFSET 0
#define HH503_PHY_RPT_COND_NUM_AVER_MASK 0x1F
#define HH503_PHY_RPT_INTR_PSD_DET_LEN 1
#define HH503_PHY_RPT_INTR_PSD_DET_OFFSET  5
#define HH503_PHY_RPT_INTR_PSD_DET_MASK 0x20
#define HH503_PHY_RPT_INTR_TXRDY_TIME_OUT_LEN  1
#define HH503_PHY_RPT_INTR_TXRDY_TIME_OUT_OFFSET   4
#define HH503_PHY_RPT_INTR_TXRDY_TIME_OUT_MASK 0x10
#define HH503_PHY_RPT_INTR_RF_RXDIV_CALI_DET_LEN   1
#define HH503_PHY_RPT_INTR_RF_RXDIV_CALI_DET_OFFSET    3
#define HH503_PHY_RPT_INTR_RF_RXDIV_CALI_DET_MASK 0x8
#define HH503_PHY_RPT_INTR_RF_TXDIV_CALI_DET_LEN   1
#define HH503_PHY_RPT_INTR_RF_TXDIV_CALI_DET_OFFSET    2
#define HH503_PHY_RPT_INTR_RF_TXDIV_CALI_DET_MASK 0x4
#define HH503_PHY_RPT_INTR_MICRO_WAVE_DET_LEN  1
#define HH503_PHY_RPT_INTR_MICRO_WAVE_DET_OFFSET   1
#define HH503_PHY_RPT_INTR_MICRO_WAVE_DET_MASK 0x2
#define HH503_PHY_RPT_INTR_RADAR_DET_LEN   1
#define HH503_PHY_RPT_INTR_RADAR_DET_OFFSET    0
#define HH503_PHY_RPT_INTR_RADAR_DET_MASK 0x1
#define HH503_PHY_RPT_TXFIFO_EMPTY_ST_LEN  1
#define HH503_PHY_RPT_TXFIFO_EMPTY_ST_OFFSET   3
#define HH503_PHY_RPT_TXFIFO_EMPTY_ST_MASK 0x8
#define HH503_PHY_RPT_TXFIFO_FULL_ST_LEN   1
#define HH503_PHY_RPT_TXFIFO_FULL_ST_OFFSET    2
#define HH503_PHY_RPT_TXFIFO_FULL_ST_MASK 0x4
#define HH503_PHY_RPT_RXFIFO_EMPTY_ST_LEN  1
#define HH503_PHY_RPT_RXFIFO_EMPTY_ST_OFFSET   1
#define HH503_PHY_RPT_RXFIFO_EMPTY_ST_MASK 0x2
#define HH503_PHY_RPT_RXFIFO_FULL_ST_LEN   1
#define HH503_PHY_RPT_RXFIFO_FULL_ST_OFFSET    0
#define HH503_PHY_RPT_RXFIFO_FULL_ST_MASK 0x1
#define HH503_PHY_PHY_STA0_RPT_LEN 32
#define HH503_PHY_PHY_STA0_RPT_OFFSET  0
#define HH503_PHY_PHY_STA0_RPT_MASK 0xFFFFFFFF
#define HH503_PHY_PHY_STA1_RPT_LEN 32
#define HH503_PHY_PHY_STA1_RPT_OFFSET  0
#define HH503_PHY_PHY_STA1_RPT_MASK 0xFFFFFFFF
#define HH503_PHY_PHY_STA2_RPT_LEN 32
#define HH503_PHY_PHY_STA2_RPT_OFFSET  0
#define HH503_PHY_PHY_STA2_RPT_MASK 0xFFFFFFFF
#define HH503_PHY_PHY_STA3_RPT_LEN 32
#define HH503_PHY_PHY_STA3_RPT_OFFSET  0
#define HH503_PHY_PHY_STA3_RPT_MASK 0xFFFFFFFF
#define HH503_PHY_RPT_SEC_SYNC_FLAG_LEN    1
#define HH503_PHY_RPT_SEC_SYNC_FLAG_OFFSET 30
#define HH503_PHY_RPT_SEC_SYNC_FLAG_MASK 0x40000000
#define HH503_PHY_RPT_CMEM_PIPA_POINT_LEN  1
#define HH503_PHY_RPT_CMEM_PIPA_POINT_OFFSET   29
#define HH503_PHY_RPT_CMEM_PIPA_POINT_MASK 0x20000000
#define HH503_PHY_RPT_QMEM_PIPA_POINT_LEN  1
#define HH503_PHY_RPT_QMEM_PIPA_POINT_OFFSET   28
#define HH503_PHY_RPT_QMEM_PIPA_POINT_MASK 0x10000000
#define HH503_PHY_RPT_LDPC_IFIFO_FULL_LEN  1
#define HH503_PHY_RPT_LDPC_IFIFO_FULL_OFFSET   27
#define HH503_PHY_RPT_LDPC_IFIFO_FULL_MASK 0x8000000
#define HH503_PHY_RPT_LDPC_IFIFO_EMPTY_LEN 1
#define HH503_PHY_RPT_LDPC_IFIFO_EMPTY_OFFSET  26
#define HH503_PHY_RPT_LDPC_IFIFO_EMPTY_MASK 0x4000000
#define HH503_PHY_RPT_SCO_FIFO_EMPTY_LEN   1
#define HH503_PHY_RPT_SCO_FIFO_EMPTY_OFFSET    25
#define HH503_PHY_RPT_SCO_FIFO_EMPTY_MASK 0x2000000
#define HH503_PHY_AGC_CURR_ST_LEN  3
#define HH503_PHY_AGC_CURR_ST_OFFSET   22
#define HH503_PHY_AGC_CURR_ST_MASK 0x1C00000
#define HH503_PHY_STREAM_PING_FULL_LEN 1
#define HH503_PHY_STREAM_PING_FULL_OFFSET  21
#define HH503_PHY_STREAM_PING_FULL_MASK 0x200000
#define HH503_PHY_STREAM_PANG_FULL_LEN 1
#define HH503_PHY_STREAM_PANG_FULL_OFFSET  20
#define HH503_PHY_STREAM_PANG_FULL_MASK 0x100000
#define HH503_PHY_INTLV_PING_FULL_LEN  1
#define HH503_PHY_INTLV_PING_FULL_OFFSET   19
#define HH503_PHY_INTLV_PING_FULL_MASK 0x80000
#define HH503_PHY_INTLV_PANG_FULL_LEN  1
#define HH503_PHY_INTLV_PANG_FULL_OFFSET   18
#define HH503_PHY_INTLV_PANG_FULL_MASK 0x40000
#define HH503_PHY_LDPC_BUF0_RDY_LEN    1
#define HH503_PHY_LDPC_BUF0_RDY_OFFSET 17
#define HH503_PHY_LDPC_BUF0_RDY_MASK 0x20000
#define HH503_PHY_LDPC_BUF1_RDY_LEN    1
#define HH503_PHY_LDPC_BUF1_RDY_OFFSET 16
#define HH503_PHY_LDPC_BUF1_RDY_MASK 0x10000
#define HH503_PHY_FFT_PING_FULL_LEN    1
#define HH503_PHY_FFT_PING_FULL_OFFSET 15
#define HH503_PHY_FFT_PING_FULL_MASK 0x8000
#define HH503_PHY_FFT_PANG_FULL_LEN    1
#define HH503_PHY_FFT_PANG_FULL_OFFSET 14
#define HH503_PHY_FFT_PANG_FULL_MASK 0x4000
#define HH503_PHY_IBUF_CUR_ST_LEN  2
#define HH503_PHY_IBUF_CUR_ST_OFFSET   12
#define HH503_PHY_IBUF_CUR_ST_MASK 0x3000
#define HH503_PHY_OBUF_CUR_ST_LEN  2
#define HH503_PHY_OBUF_CUR_ST_OFFSET   10
#define HH503_PHY_OBUF_CUR_ST_MASK 0xC00
#define HH503_PHY_CUR_CCA_STATE_LEN    2
#define HH503_PHY_CUR_CCA_STATE_OFFSET 8
#define HH503_PHY_CUR_CCA_STATE_MASK 0x300
#define HH503_PHY_SYNC_FREEZE_AGC_LEN  1
#define HH503_PHY_SYNC_FREEZE_AGC_OFFSET   7
#define HH503_PHY_SYNC_FREEZE_AGC_MASK 0x80
#define HH503_PHY_AGC_LOCK_LEN 1
#define HH503_PHY_AGC_LOCK_OFFSET  6
#define HH503_PHY_AGC_LOCK_MASK 0x40
#define HH503_PHY_PACKET_DET_ST_LEN    6
#define HH503_PHY_PACKET_DET_ST_OFFSET 0
#define HH503_PHY_PACKET_DET_ST_MASK 0x3F
#define HH503_PHY_RPT_OUT11BTXFSMCURRSTATE_LEN 3
#define HH503_PHY_RPT_OUT11BTXFSMCURRSTATE_OFFSET  26
#define HH503_PHY_RPT_OUT11BTXFSMCURRSTATE_MASK 0x1C000000
#define HH503_PHY_RPT_TX_EN_RF2PHY_ST_LEN  1
#define HH503_PHY_RPT_TX_EN_RF2PHY_ST_OFFSET   25
#define HH503_PHY_RPT_TX_EN_RF2PHY_ST_MASK 0x2000000
#define HH503_PHY_RPT_TX_SEND_OVER_ST_LEN  1
#define HH503_PHY_RPT_TX_SEND_OVER_ST_OFFSET   24
#define HH503_PHY_RPT_TX_SEND_OVER_ST_MASK 0x1000000
#define HH503_PHY_RPT_TX_11B_RDYB_ST_LEN   1
#define HH503_PHY_RPT_TX_11B_RDYB_ST_OFFSET    23
#define HH503_PHY_RPT_TX_11B_RDYB_ST_MASK 0x800000
#define HH503_PHY_RPT_TX_VECTOR_ERR_LEN    1
#define HH503_PHY_RPT_TX_VECTOR_ERR_OFFSET 22
#define HH503_PHY_RPT_TX_VECTOR_ERR_MASK 0x400000
#define HH503_PHY_RPT_FECC_VECTOR_ERR_LEN  1
#define HH503_PHY_RPT_FECC_VECTOR_ERR_OFFSET   21
#define HH503_PHY_RPT_FECC_VECTOR_ERR_MASK 0x200000
#define HH503_PHY_RPT_BW_VECTOR_ERR_LEN    1
#define HH503_PHY_RPT_BW_VECTOR_ERR_OFFSET 20
#define HH503_PHY_RPT_BW_VECTOR_ERR_MASK 0x100000
#define HH503_PHY_RPT_DOTB_5G_ERR_LEN  1
#define HH503_PHY_RPT_DOTB_5G_ERR_OFFSET   19
#define HH503_PHY_RPT_DOTB_5G_ERR_MASK 0x80000
#define HH503_PHY_RPT_BW_GT_PM_ERR_LEN 1
#define HH503_PHY_RPT_BW_GT_PM_ERR_OFFSET  18
#define HH503_PHY_RPT_BW_GT_PM_ERR_MASK 0x40000
#define HH503_PHY_RPT_TX_CH_SEL_ERR_LEN    1
#define HH503_PHY_RPT_TX_CH_SEL_ERR_OFFSET 17
#define HH503_PHY_RPT_TX_CH_SEL_ERR_MASK 0x20000
#define HH503_PHY_RPT_NON_HT_BW_ERR_LEN    1
#define HH503_PHY_RPT_NON_HT_BW_ERR_OFFSET 16
#define HH503_PHY_RPT_NON_HT_BW_ERR_MASK 0x10000
#define HH503_PHY_RPT_HT_BW_ERR_LEN    1
#define HH503_PHY_RPT_HT_BW_ERR_OFFSET 15
#define HH503_PHY_RPT_HT_BW_ERR_MASK 0x8000
#define HH503_PHY_FFT_SYM_CNT_LEN  15
#define HH503_PHY_FFT_SYM_CNT_OFFSET   0
#define HH503_PHY_FFT_SYM_CNT_MASK 0x7FFF
#define HH503_PHY_DFE_SEND_DATA_FLAG_LEN   1
#define HH503_PHY_DFE_SEND_DATA_FLAG_OFFSET    31
#define HH503_PHY_DFE_SEND_DATA_FLAG_MASK 0x80000000
#define HH503_PHY_RX_CTRL_HTSIG_RDY_LEN    1
#define HH503_PHY_RX_CTRL_HTSIG_RDY_OFFSET 30
#define HH503_PHY_RX_CTRL_HTSIG_RDY_MASK 0x40000000
#define HH503_PHY_RX_CTRL_LSIG_RDY_LEN 1
#define HH503_PHY_RX_CTRL_LSIG_RDY_OFFSET  29
#define HH503_PHY_RX_CTRL_LSIG_RDY_MASK 0x20000000
#define HH503_PHY_OFDM_UNSUPPORT_MODE_LEN  1
#define HH503_PHY_OFDM_UNSUPPORT_MODE_OFFSET   28
#define HH503_PHY_OFDM_UNSUPPORT_MODE_MASK 0x10000000
#define HH503_PHY_OFDM_HEADER_ERROR_LEN    1
#define HH503_PHY_OFDM_HEADER_ERROR_OFFSET 27
#define HH503_PHY_OFDM_HEADER_ERROR_MASK 0x8000000
#define HH503_PHY_DE_INTLV_BLOCK_FLAG_LEN  1
#define HH503_PHY_DE_INTLV_BLOCK_FLAG_OFFSET   26
#define HH503_PHY_DE_INTLV_BLOCK_FLAG_MASK 0x4000000
#define HH503_PHY_RXFIFO_FULL_FLAG_LEN 1
#define HH503_PHY_RXFIFO_FULL_FLAG_OFFSET  25
#define HH503_PHY_RXFIFO_FULL_FLAG_MASK 0x2000000
#define HH503_PHY_PLCP_OVT_FLAG_LEN    1
#define HH503_PHY_PLCP_OVT_FLAG_OFFSET 24
#define HH503_PHY_PLCP_OVT_FLAG_MASK 0x1000000
#define HH503_PHY_EARLY_CARRIER_LOSE_LEN   1
#define HH503_PHY_EARLY_CARRIER_LOSE_OFFSET    23
#define HH503_PHY_EARLY_CARRIER_LOSE_MASK 0x800000
#define HH503_PHY_OFDM_INT_BY_11B_LEN  1
#define HH503_PHY_OFDM_INT_BY_11B_OFFSET   22
#define HH503_PHY_OFDM_INT_BY_11B_MASK 0x400000
#define HH503_PHY_OFDM_IN_DECODING_LEN 1
#define HH503_PHY_OFDM_IN_DECODING_OFFSET  21
#define HH503_PHY_OFDM_IN_DECODING_MASK 0x200000
#define HH503_PHY_DOTB_IN_DECODING_LEN 1
#define HH503_PHY_DOTB_IN_DECODING_OFFSET  20
#define HH503_PHY_DOTB_IN_DECODING_MASK 0x100000
#define HH503_PHY_FRAME_LEN_CNT_LEN    20
#define HH503_PHY_FRAME_LEN_CNT_OFFSET 0
#define HH503_PHY_FRAME_LEN_CNT_MASK 0xFFFFF
#define HH503_PHY_TX_DFE_1DOM_TXSCO_1CH_RST_REQ_N_LEN  1
#define HH503_PHY_TX_DFE_1DOM_TXSCO_1CH_RST_REQ_N_OFFSET   30
#define HH503_PHY_TX_DFE_1DOM_TXSCO_1CH_RST_REQ_N_MASK 0x40000000
#define HH503_PHY_TX_DFE_1DOM_TXSCO_0CH_RST_REQ_N_LEN  1
#define HH503_PHY_TX_DFE_1DOM_TXSCO_0CH_RST_REQ_N_OFFSET   29
#define HH503_PHY_TX_DFE_1DOM_TXSCO_0CH_RST_REQ_N_MASK 0x20000000
#define HH503_PHY_RX_RST_REQ_N_LEN 1
#define HH503_PHY_RX_RST_REQ_N_OFFSET  28
#define HH503_PHY_RX_RST_REQ_N_MASK 0x10000000
#define HH503_PHY_P2M_RX_RST_REQ_N_LEN 1
#define HH503_PHY_P2M_RX_RST_REQ_N_OFFSET  27
#define HH503_PHY_P2M_RX_RST_REQ_N_MASK 0x8000000
#define HH503_PHY_CCA_NOPRI_80_DET_0CH_REQ_N_LEN   1
#define HH503_PHY_CCA_NOPRI_80_DET_0CH_REQ_N_OFFSET    26
#define HH503_PHY_CCA_NOPRI_80_DET_0CH_REQ_N_MASK 0x4000000
#define HH503_PHY_CCA_NOPRI_40_DET_0CH_REQ_N_LEN   1
#define HH503_PHY_CCA_NOPRI_40_DET_0CH_REQ_N_OFFSET    25
#define HH503_PHY_CCA_NOPRI_40_DET_0CH_REQ_N_MASK 0x2000000
#define HH503_PHY_CCA_NOPRI_20_DET_0CH_REQ_N_LEN   1
#define HH503_PHY_CCA_NOPRI_20_DET_0CH_REQ_N_OFFSET    24
#define HH503_PHY_CCA_NOPRI_20_DET_0CH_REQ_N_MASK 0x1000000
#define HH503_PHY_CCA_AX_0CH_REQ_N_LEN 1
#define HH503_PHY_CCA_AX_0CH_REQ_N_OFFSET  23
#define HH503_PHY_CCA_AX_0CH_REQ_N_MASK 0x800000
#define HH503_PHY_CCA_WID_0CH_REQ_N_LEN    1
#define HH503_PHY_CCA_WID_0CH_REQ_N_OFFSET 22
#define HH503_PHY_CCA_WID_0CH_REQ_N_MASK 0x400000
#define HH503_PHY_VITERBI_RST_REQ_N_LEN    1
#define HH503_PHY_VITERBI_RST_REQ_N_OFFSET 21
#define HH503_PHY_VITERBI_RST_REQ_N_MASK 0x200000
#define HH503_PHY_LDPC_RST_REQ_N_LEN   1
#define HH503_PHY_LDPC_RST_REQ_N_OFFSET    20
#define HH503_PHY_LDPC_RST_REQ_N_MASK 0x100000
#define HH503_PHY_DECODER_RST_REQ_N_LEN    1
#define HH503_PHY_DECODER_RST_REQ_N_OFFSET 19
#define HH503_PHY_DECODER_RST_REQ_N_MASK 0x80000
#define HH503_PHY_MACIF_RX_RST_REQ_N_LEN   1
#define HH503_PHY_MACIF_RX_RST_REQ_N_OFFSET    18
#define HH503_PHY_MACIF_RX_RST_REQ_N_MASK 0x40000
#define HH503_PHY_RX_CTRL_RST_REQ_N_LEN    1
#define HH503_PHY_RX_CTRL_RST_REQ_N_OFFSET 17
#define HH503_PHY_RX_CTRL_RST_REQ_N_MASK 0x20000
#define HH503_PHY_MLD_RST_REQ_N_LEN    1
#define HH503_PHY_MLD_RST_REQ_N_OFFSET 16
#define HH503_PHY_MLD_RST_REQ_N_MASK 0x10000
#define HH503_PHY_MIMO_DET_RST_REQ_N_LEN   1
#define HH503_PHY_MIMO_DET_RST_REQ_N_OFFSET    15
#define HH503_PHY_MIMO_DET_RST_REQ_N_MASK 0x8000
#define HH503_PHY_DOTB_44_MRC_RST_REQ_N_LEN    1
#define HH503_PHY_DOTB_44_MRC_RST_REQ_N_OFFSET 14
#define HH503_PHY_DOTB_44_MRC_RST_REQ_N_MASK 0x4000
#define HH503_PHY_DOTB_44_RST_REQ_N_LEN    1
#define HH503_PHY_DOTB_44_RST_REQ_N_OFFSET 13
#define HH503_PHY_DOTB_44_RST_REQ_N_MASK 0x2000
#define HH503_PHY_DPD_RX_1CH_RST_REQ_N_LEN 1
#define HH503_PHY_DPD_RX_1CH_RST_REQ_N_OFFSET  12
#define HH503_PHY_DPD_RX_1CH_RST_REQ_N_MASK 0x1000
#define HH503_PHY_DPD_RX_0CH_RST_REQ_N_LEN 1
#define HH503_PHY_DPD_RX_0CH_RST_REQ_N_OFFSET  11
#define HH503_PHY_DPD_RX_0CH_RST_REQ_N_MASK 0x800
#define HH503_PHY_CALI_TX_1CH_RST_REQ_N_LEN    1
#define HH503_PHY_CALI_TX_1CH_RST_REQ_N_OFFSET 10
#define HH503_PHY_CALI_TX_1CH_RST_REQ_N_MASK 0x400
#define HH503_PHY_CALI_TX_0CH_RST_REQ_N_LEN    1
#define HH503_PHY_CALI_TX_0CH_RST_REQ_N_OFFSET 9
#define HH503_PHY_CALI_TX_0CH_RST_REQ_N_MASK 0x200
#define HH503_PHY_CFR_TX_1CH_RST_REQ_N_LEN 1
#define HH503_PHY_CFR_TX_1CH_RST_REQ_N_OFFSET  8
#define HH503_PHY_CFR_TX_1CH_RST_REQ_N_MASK 0x100
#define HH503_PHY_CFR_TX_0CH_RST_REQ_N_LEN 1
#define HH503_PHY_CFR_TX_0CH_RST_REQ_N_OFFSET  7
#define HH503_PHY_CFR_TX_0CH_RST_REQ_N_MASK 0x80
#define HH503_PHY_TX_DFE_2DOM_1CH_RST_REQ_N_LEN    1
#define HH503_PHY_TX_DFE_2DOM_1CH_RST_REQ_N_OFFSET 6
#define HH503_PHY_TX_DFE_2DOM_1CH_RST_REQ_N_MASK 0x40
#define HH503_PHY_TX_DFE_2DOM_0CH_RST_REQ_N_LEN    1
#define HH503_PHY_TX_DFE_2DOM_0CH_RST_REQ_N_OFFSET 5
#define HH503_PHY_TX_DFE_2DOM_0CH_RST_REQ_N_MASK 0x20
#define HH503_PHY_DPD_TX_1CH_RST_REQ_N_LEN 1
#define HH503_PHY_DPD_TX_1CH_RST_REQ_N_OFFSET  4
#define HH503_PHY_DPD_TX_1CH_RST_REQ_N_MASK 0x10
#define HH503_PHY_DPD_TX_0CH_RST_REQ_N_LEN 1
#define HH503_PHY_DPD_TX_0CH_RST_REQ_N_OFFSET  3
#define HH503_PHY_DPD_TX_0CH_RST_REQ_N_MASK 0x8
#define HH503_PHY_TXRX_DFE_1DOM_1CH_RST_REQ_N_LEN  1
#define HH503_PHY_TXRX_DFE_1DOM_1CH_RST_REQ_N_OFFSET   2
#define HH503_PHY_TXRX_DFE_1DOM_1CH_RST_REQ_N_MASK 0x4
#define HH503_PHY_TXRX_DFE_1DOM_0CH_RST_REQ_N_LEN  1
#define HH503_PHY_TXRX_DFE_1DOM_0CH_RST_REQ_N_OFFSET   1
#define HH503_PHY_TXRX_DFE_1DOM_0CH_RST_REQ_N_MASK 0x2
#define HH503_PHY_TX_DFE_1DOM_1CH_RST_REQ_N_LEN    1
#define HH503_PHY_TX_DFE_1DOM_1CH_RST_REQ_N_OFFSET 0
#define HH503_PHY_TX_DFE_1DOM_1CH_RST_REQ_N_MASK 0x1
#define HH503_PHY_TX_DFE_1DOM_0CH_RST_REQ_N_LEN    1
#define HH503_PHY_TX_DFE_1DOM_0CH_RST_REQ_N_OFFSET 31
#define HH503_PHY_TX_DFE_1DOM_0CH_RST_REQ_N_MASK 0x80000000
#define HH503_PHY_CCA_1CH_RST_REQ_N_LEN    1
#define HH503_PHY_CCA_1CH_RST_REQ_N_OFFSET 30
#define HH503_PHY_CCA_1CH_RST_REQ_N_MASK 0x40000000
#define HH503_PHY_CCA_0CH_RST_REQ_N_LEN    1
#define HH503_PHY_CCA_0CH_RST_REQ_N_OFFSET 29
#define HH503_PHY_CCA_0CH_RST_REQ_N_MASK 0x20000000
#define HH503_PHY_FTM_RST_REQ_N_LEN    1
#define HH503_PHY_FTM_RST_REQ_N_OFFSET 28
#define HH503_PHY_FTM_RST_REQ_N_MASK 0x10000000
#define HH503_PHY_AGC_RST_REQ_N_LEN    1
#define HH503_PHY_AGC_RST_REQ_N_OFFSET 27
#define HH503_PHY_AGC_RST_REQ_N_MASK 0x8000000
#define HH503_PHY_RX_CALI_RST_REQ_N_LEN    1
#define HH503_PHY_RX_CALI_RST_REQ_N_OFFSET 25
#define HH503_PHY_RX_CALI_RST_REQ_N_MASK 0x2000000
#define HH503_PHY_RX_DFE_LPF_DEC5_1CH_RST_REQ_N_LEN    1
#define HH503_PHY_RX_DFE_LPF_DEC5_1CH_RST_REQ_N_OFFSET 24
#define HH503_PHY_RX_DFE_LPF_DEC5_1CH_RST_REQ_N_MASK 0x1000000
#define HH503_PHY_RX_DFE_LPF_DEC5_0CH_RST_REQ_N_LEN    1
#define HH503_PHY_RX_DFE_LPF_DEC5_0CH_RST_REQ_N_OFFSET 23
#define HH503_PHY_RX_DFE_LPF_DEC5_0CH_RST_REQ_N_MASK 0x800000
#define HH503_PHY_RX_DFE_AFLOCK_1CH_RST_REQ_N_LEN  1
#define HH503_PHY_RX_DFE_AFLOCK_1CH_RST_REQ_N_OFFSET   22
#define HH503_PHY_RX_DFE_AFLOCK_1CH_RST_REQ_N_MASK 0x400000
#define HH503_PHY_RX_DFE_AFLOCK_0CH_RST_REQ_N_LEN  1
#define HH503_PHY_RX_DFE_AFLOCK_0CH_RST_REQ_N_OFFSET   21
#define HH503_PHY_RX_DFE_AFLOCK_0CH_RST_REQ_N_MASK 0x200000
#define HH503_PHY_RX_DFE_BFLOCK_1CH_RST_REQ_N_LEN  1
#define HH503_PHY_RX_DFE_BFLOCK_1CH_RST_REQ_N_OFFSET   20
#define HH503_PHY_RX_DFE_BFLOCK_1CH_RST_REQ_N_MASK 0x100000
#define HH503_PHY_RX_DFE_BFLOCK_0CH_RST_REQ_N_LEN  1
#define HH503_PHY_RX_DFE_BFLOCK_0CH_RST_REQ_N_OFFSET   19
#define HH503_PHY_RX_DFE_BFLOCK_0CH_RST_REQ_N_MASK 0x80000
#define HH503_PHY_TXRX_FFT_2X_RST_REQ_N_LEN    1
#define HH503_PHY_TXRX_FFT_2X_RST_REQ_N_OFFSET 18
#define HH503_PHY_TXRX_FFT_2X_RST_REQ_N_MASK 0x40000
#define HH503_PHY_SYNC_DATA_PATH_RST_REQ_N_LEN 1
#define HH503_PHY_SYNC_DATA_PATH_RST_REQ_N_OFFSET  17
#define HH503_PHY_SYNC_DATA_PATH_RST_REQ_N_MASK 0x20000
#define HH503_PHY_TXRX_FFT_RST_REQ_N_LEN   1
#define HH503_PHY_TXRX_FFT_RST_REQ_N_OFFSET    16
#define HH503_PHY_TXRX_FFT_RST_REQ_N_MASK 0x10000
#define HH503_PHY_MACIF_TX_RST_REQ_N_LEN   1
#define HH503_PHY_MACIF_TX_RST_REQ_N_OFFSET    15
#define HH503_PHY_MACIF_TX_RST_REQ_N_MASK 0x8000
#define HH503_PHY_LDPC_TX_RST_REQ_N_LEN    1
#define HH503_PHY_LDPC_TX_RST_REQ_N_OFFSET 14
#define HH503_PHY_LDPC_TX_RST_REQ_N_MASK 0x4000
#define HH503_PHY_PHY_TX_RST_REQ_N_LEN 1
#define HH503_PHY_PHY_TX_RST_REQ_N_OFFSET  13
#define HH503_PHY_PHY_TX_RST_REQ_N_MASK 0x2000
#define HH503_PHY_CHN_IFFT_RST_REQ_N_LEN   1
#define HH503_PHY_CHN_IFFT_RST_REQ_N_OFFSET    12
#define HH503_PHY_CHN_IFFT_RST_REQ_N_MASK 0x1000
#define HH503_PHY_RADAR_2X_RST_REQ_N_LEN   1
#define HH503_PHY_RADAR_2X_RST_REQ_N_OFFSET    11
#define HH503_PHY_RADAR_2X_RST_REQ_N_MASK 0x800
#define HH503_PHY_BF_RST_REQ_N_LEN 1
#define HH503_PHY_BF_RST_REQ_N_OFFSET  10
#define HH503_PHY_BF_RST_REQ_N_MASK 0x400
#define HH503_PHY_CHN_COR_RST_REQ_N_LEN    1
#define HH503_PHY_CHN_COR_RST_REQ_N_OFFSET 9
#define HH503_PHY_CHN_COR_RST_REQ_N_MASK 0x200
#define HH503_PHY_CHN_DDC_RST_REQ_N_LEN    1
#define HH503_PHY_CHN_DDC_RST_REQ_N_OFFSET 8
#define HH503_PHY_CHN_DDC_RST_REQ_N_MASK 0x100
#define HH503_PHY_CHN_EST_RST_REQ_N_LEN    1
#define HH503_PHY_CHN_EST_RST_REQ_N_OFFSET 7
#define HH503_PHY_CHN_EST_RST_REQ_N_MASK 0x80
#define HH503_PHY_DFE_NOTCH_1CH_RST_REQ_N_LEN  1
#define HH503_PHY_DFE_NOTCH_1CH_RST_REQ_N_OFFSET   6
#define HH503_PHY_DFE_NOTCH_1CH_RST_REQ_N_MASK 0x40
#define HH503_PHY_DFE_NOTCH_0CH_RST_REQ_N_LEN  1
#define HH503_PHY_DFE_NOTCH_0CH_RST_REQ_N_OFFSET   5
#define HH503_PHY_DFE_NOTCH_0CH_RST_REQ_N_MASK 0x20
#define HH503_PHY_TX_160_RST_REQ_N_LEN 1
#define HH503_PHY_TX_160_RST_REQ_N_OFFSET  4
#define HH503_PHY_TX_160_RST_REQ_N_MASK 0x10
#define HH503_PHY_DOTB_80_MRC_RST_REQ_N_LEN    1
#define HH503_PHY_DOTB_80_MRC_RST_REQ_N_OFFSET 3
#define HH503_PHY_DOTB_80_MRC_RST_REQ_N_MASK 0x8
#define HH503_PHY_DOTB_80_RST_REQ_N_LEN    1
#define HH503_PHY_DOTB_80_RST_REQ_N_OFFSET 2
#define HH503_PHY_DOTB_80_RST_REQ_N_MASK 0x4
#define HH503_PHY_RADAR_80_RST_REQ_N_LEN   1
#define HH503_PHY_RADAR_80_RST_REQ_N_OFFSET    1
#define HH503_PHY_RADAR_80_RST_REQ_N_MASK 0x2
#define HH503_PHY_SYNC_80_RST_REQ_N_LEN    1
#define HH503_PHY_SYNC_80_RST_REQ_N_OFFSET 0
#define HH503_PHY_SYNC_80_RST_REQ_N_MASK 0x1
#define HH503_PHY_DOTB_OK_FRM_NUM_LEN  32
#define HH503_PHY_DOTB_OK_FRM_NUM_OFFSET   0
#define HH503_PHY_DOTB_OK_FRM_NUM_MASK 0xFFFFFFFF
#define HH503_PHY_HT_OK_FRM_NUM_LEN    32
#define HH503_PHY_HT_OK_FRM_NUM_OFFSET 0
#define HH503_PHY_HT_OK_FRM_NUM_MASK 0xFFFFFFFF
#define HH503_PHY_VHT_OK_FRM_NUM_LEN   32
#define HH503_PHY_VHT_OK_FRM_NUM_OFFSET    0
#define HH503_PHY_VHT_OK_FRM_NUM_MASK 0xFFFFFFFF
#define HH503_PHY_LEGA_OK_FRM_NUM_LEN  32
#define HH503_PHY_LEGA_OK_FRM_NUM_OFFSET   0
#define HH503_PHY_LEGA_OK_FRM_NUM_MASK 0xFFFFFFFF
#define HH503_PHY_DOTB_ERR_FRM_NUM_LEN 32
#define HH503_PHY_DOTB_ERR_FRM_NUM_OFFSET  0
#define HH503_PHY_DOTB_ERR_FRM_NUM_MASK 0xFFFFFFFF
#define HH503_PHY_HT_ERR_FRM_NUM_LEN   32
#define HH503_PHY_HT_ERR_FRM_NUM_OFFSET    0
#define HH503_PHY_HT_ERR_FRM_NUM_MASK 0xFFFFFFFF
#define HH503_PHY_VHT_ERR_FRM_NUM_LEN  32
#define HH503_PHY_VHT_ERR_FRM_NUM_OFFSET   0
#define HH503_PHY_VHT_ERR_FRM_NUM_MASK 0xFFFFFFFF
#define HH503_PHY_LEGA_ERR_FRM_NUM_LEN 32
#define HH503_PHY_LEGA_ERR_FRM_NUM_OFFSET  0
#define HH503_PHY_LEGA_ERR_FRM_NUM_MASK 0xFFFFFFFF
#define HH503_PHY_RPT_WL_PHY_PROJ_INFO_LEN 8
#define HH503_PHY_RPT_WL_PHY_PROJ_INFO_OFFSET  24
#define HH503_PHY_RPT_WL_PHY_PROJ_INFO_MASK 0xFF000000
#define HH503_PHY_RPT_WL_PHY_VER_NUM_LEN   7
#define HH503_PHY_RPT_WL_PHY_VER_NUM_OFFSET    17
#define HH503_PHY_RPT_WL_PHY_VER_NUM_MASK 0xFE0000
#define HH503_PHY_RPT_WL_PHY_VER_YEAR_LEN  5
#define HH503_PHY_RPT_WL_PHY_VER_YEAR_OFFSET   12
#define HH503_PHY_RPT_WL_PHY_VER_YEAR_MASK 0x1F000
#define HH503_PHY_RPT_WL_PHY_VER_MONTH_LEN 4
#define HH503_PHY_RPT_WL_PHY_VER_MONTH_OFFSET  8
#define HH503_PHY_RPT_WL_PHY_VER_MONTH_MASK 0xF00
#define HH503_PHY_RPT_WL_PHY_VER_DAY_LEN   8
#define HH503_PHY_RPT_WL_PHY_VER_DAY_OFFSET    0
#define HH503_PHY_RPT_WL_PHY_VER_DAY_MASK 0xFF
#define HH503_PHY_CFG_NUM_DC_OFFSET_PKT_LEN    3
#define HH503_PHY_CFG_NUM_DC_OFFSET_PKT_OFFSET 0
#define HH503_PHY_CFG_NUM_DC_OFFSET_PKT_MASK 0x7
#define HH503_PHY_CFG_NUM_DC_OFFSET_PIN_LEN    3
#define HH503_PHY_CFG_NUM_DC_OFFSET_PIN_OFFSET 0
#define HH503_PHY_CFG_NUM_DC_OFFSET_PIN_MASK 0x7
#define HH503_PHY_CFG_NUM_INCOMING_LEN 2
#define HH503_PHY_CFG_NUM_INCOMING_OFFSET  0
#define HH503_PHY_CFG_NUM_INCOMING_MASK 0x3
#define HH503_PHY_CFG_STRONG_SIGNAL_TH_LEN 8
#define HH503_PHY_CFG_STRONG_SIGNAL_TH_OFFSET  0
#define HH503_PHY_CFG_STRONG_SIGNAL_TH_MASK 0xFF
#define HH503_PHY_CFG_INCOMING_SIGNAL_TH_LEN   8
#define HH503_PHY_CFG_INCOMING_SIGNAL_TH_OFFSET    0
#define HH503_PHY_CFG_INCOMING_SIGNAL_TH_MASK 0xFF
#define HH503_PHY_CFG_NUM_INCOMING_TH_LEN  7
#define HH503_PHY_CFG_NUM_INCOMING_TH_OFFSET   0
#define HH503_PHY_CFG_NUM_INCOMING_TH_MASK 0x7F
#define HH503_PHY_CFG_SATU_BSYNC_TH_BT_LEN 10
#define HH503_PHY_CFG_SATU_BSYNC_TH_BT_OFFSET  22
#define HH503_PHY_CFG_SATU_BSYNC_TH_BT_MASK 0xFFC00000
#define HH503_PHY_CFG_D_SATU_BSYNC_TH_LEN  10
#define HH503_PHY_CFG_D_SATU_BSYNC_TH_OFFSET   12
#define HH503_PHY_CFG_D_SATU_BSYNC_TH_MASK 0x3FF000
#define HH503_PHY_CFG_SATU_BSYNC_TH_LEN    10
#define HH503_PHY_CFG_SATU_BSYNC_TH_OFFSET 0
#define HH503_PHY_CFG_SATU_BSYNC_TH_MASK 0x3FF
#define HH503_PHY_CFG_SATU_ASYNC_TH_BT_LEN 10
#define HH503_PHY_CFG_SATU_ASYNC_TH_BT_OFFSET  22
#define HH503_PHY_CFG_SATU_ASYNC_TH_BT_MASK 0xFFC00000
#define HH503_PHY_CFG_D_SATU_ASYNC_TH_LEN  10
#define HH503_PHY_CFG_D_SATU_ASYNC_TH_OFFSET   12
#define HH503_PHY_CFG_D_SATU_ASYNC_TH_MASK 0x3FF000
#define HH503_PHY_CFG_SATU_ASYNC_TH_LEN    10
#define HH503_PHY_CFG_SATU_ASYNC_TH_OFFSET 0
#define HH503_PHY_CFG_SATU_ASYNC_TH_MASK 0x3FF
#define HH503_PHY_CFG_D_NUM_SATU_BSYNC_LEN 2
#define HH503_PHY_CFG_D_NUM_SATU_BSYNC_OFFSET  4
#define HH503_PHY_CFG_D_NUM_SATU_BSYNC_MASK 0x30
#define HH503_PHY_CFG_NUM_SATU_BSYNC_BT_LEN    2
#define HH503_PHY_CFG_NUM_SATU_BSYNC_BT_OFFSET 2
#define HH503_PHY_CFG_NUM_SATU_BSYNC_BT_MASK 0xC
#define HH503_PHY_CFG_NUM_SATU_BSYNC_LEN   2
#define HH503_PHY_CFG_NUM_SATU_BSYNC_OFFSET    0
#define HH503_PHY_CFG_NUM_SATU_BSYNC_MASK 0x3
#define HH503_PHY_CFG_D_NUM_SATU_ASYNC_LEN 2
#define HH503_PHY_CFG_D_NUM_SATU_ASYNC_OFFSET  4
#define HH503_PHY_CFG_D_NUM_SATU_ASYNC_MASK 0x30
#define HH503_PHY_CFG_NUM_SATU_ASYNC_BT_LEN    2
#define HH503_PHY_CFG_NUM_SATU_ASYNC_BT_OFFSET 2
#define HH503_PHY_CFG_NUM_SATU_ASYNC_BT_MASK 0xC
#define HH503_PHY_CFG_NUM_SATU_ASYNC_LEN   2
#define HH503_PHY_CFG_NUM_SATU_ASYNC_OFFSET    0
#define HH503_PHY_CFG_NUM_SATU_ASYNC_MASK 0x3
#define HH503_PHY_CFG_NUM_CROSATU_BSYNC_TH_BT_LEN  7
#define HH503_PHY_CFG_NUM_CROSATU_BSYNC_TH_BT_OFFSET   16
#define HH503_PHY_CFG_NUM_CROSATU_BSYNC_TH_BT_MASK 0x7F0000
#define HH503_PHY_CFG_D_NUM_CROSATU_BSYNC_TH_LEN   7
#define HH503_PHY_CFG_D_NUM_CROSATU_BSYNC_TH_OFFSET    8
#define HH503_PHY_CFG_D_NUM_CROSATU_BSYNC_TH_MASK 0x7F00
#define HH503_PHY_CFG_NUM_CROSATU_BSYNC_TH_LEN 7
#define HH503_PHY_CFG_NUM_CROSATU_BSYNC_TH_OFFSET  0
#define HH503_PHY_CFG_NUM_CROSATU_BSYNC_TH_MASK 0x7F
#define HH503_PHY_CFG_NUM_CROSATU_ASYNC_TH_BT_LEN  7
#define HH503_PHY_CFG_NUM_CROSATU_ASYNC_TH_BT_OFFSET   16
#define HH503_PHY_CFG_NUM_CROSATU_ASYNC_TH_BT_MASK 0x7F0000
#define HH503_PHY_CFG_D_NUM_CROSATU_ASYNC_TH_LEN   7
#define HH503_PHY_CFG_D_NUM_CROSATU_ASYNC_TH_OFFSET    8
#define HH503_PHY_CFG_D_NUM_CROSATU_ASYNC_TH_MASK 0x7F00
#define HH503_PHY_CFG_NUM_CROSATU_ASYNC_TH_LEN 7
#define HH503_PHY_CFG_NUM_CROSATU_ASYNC_TH_OFFSET  0
#define HH503_PHY_CFG_NUM_CROSATU_ASYNC_TH_MASK 0x7F
#define HH503_PHY_CFG_SAT_AGC_STEP_SEC_LEN 9
#define HH503_PHY_CFG_SAT_AGC_STEP_SEC_OFFSET  16
#define HH503_PHY_CFG_SAT_AGC_STEP_SEC_MASK 0x1FF0000
#define HH503_PHY_CFG_SAT_AGC_STEP_LEN 9
#define HH503_PHY_CFG_SAT_AGC_STEP_OFFSET  0
#define HH503_PHY_CFG_SAT_AGC_STEP_MASK 0x1FF
#define HH503_PHY_CFG_NUM_POWERSUM_PKT_LEN 2
#define HH503_PHY_CFG_NUM_POWERSUM_PKT_OFFSET  0
#define HH503_PHY_CFG_NUM_POWERSUM_PKT_MASK 0x3
#define HH503_PHY_CFG_NUM_POWERSUM_BSYNC_LEN   2
#define HH503_PHY_CFG_NUM_POWERSUM_BSYNC_OFFSET    0
#define HH503_PHY_CFG_NUM_POWERSUM_BSYNC_MASK 0x3
#define HH503_PHY_CFG_NUM_POWERSUM_ASYNC_LEN   2
#define HH503_PHY_CFG_NUM_POWERSUM_ASYNC_OFFSET    0
#define HH503_PHY_CFG_NUM_POWERSUM_ASYNC_MASK 0x3
#define HH503_PHY_CFG_LOW_REL_ADC_PIN_LEN  9
#define HH503_PHY_CFG_LOW_REL_ADC_PIN_OFFSET   0
#define HH503_PHY_CFG_LOW_REL_ADC_PIN_MASK 0x1FF
#define HH503_PHY_CFG_MIN_LNA_CODE_LEN 4
#define HH503_PHY_CFG_MIN_LNA_CODE_OFFSET  4
#define HH503_PHY_CFG_MIN_LNA_CODE_MASK 0xF0
#define HH503_PHY_CFG_MAX_LNA_CODE_LEN 4
#define HH503_PHY_CFG_MAX_LNA_CODE_OFFSET  0
#define HH503_PHY_CFG_MAX_LNA_CODE_MASK 0xF
#define HH503_PHY_CFG_MAX_VGA_CODE_LEN 6
#define HH503_PHY_CFG_MAX_VGA_CODE_OFFSET  0
#define HH503_PHY_CFG_MAX_VGA_CODE_MASK 0x3F
#define HH503_PHY_CFG_MIN_VGA_CODE_LEN 6
#define HH503_PHY_CFG_MIN_VGA_CODE_OFFSET  0
#define HH503_PHY_CFG_MIN_VGA_CODE_MASK 0x3F
#define HH503_PHY_CFG_POWER2_REF_LEN   8
#define HH503_PHY_CFG_POWER2_REF_OFFSET    16
#define HH503_PHY_CFG_POWER2_REF_MASK 0xFF0000
#define HH503_PHY_CFG_POWER1_REF_LEN   8
#define HH503_PHY_CFG_POWER1_REF_OFFSET    8
#define HH503_PHY_CFG_POWER1_REF_MASK 0xFF00
#define HH503_PHY_CFG_POWER0_REF_LEN   8
#define HH503_PHY_CFG_POWER0_REF_OFFSET    0
#define HH503_PHY_CFG_POWER0_REF_MASK 0xFF
#define HH503_PHY_CFG_DIGITAL_GAIN_TARGET_LEN  9
#define HH503_PHY_CFG_DIGITAL_GAIN_TARGET_OFFSET   12
#define HH503_PHY_CFG_DIGITAL_GAIN_TARGET_MASK 0x1FF000
#define HH503_PHY_CFG_ADC_TARGET_LEN   9
#define HH503_PHY_CFG_ADC_TARGET_OFFSET    0
#define HH503_PHY_CFG_ADC_TARGET_MASK 0x1FF
#define HH503_PHY_CFG_COARSE_TEL_ERR_LEN   8
#define HH503_PHY_CFG_COARSE_TEL_ERR_OFFSET    0
#define HH503_PHY_CFG_COARSE_TEL_ERR_MASK 0xFF
#define HH503_PHY_CFG_MAX_COARSE_NUM_LEN   4
#define HH503_PHY_CFG_MAX_COARSE_NUM_OFFSET    0
#define HH503_PHY_CFG_MAX_COARSE_NUM_MASK 0xF
#define HH503_PHY_CFG_FINE_TO_COARSE_TEL_ERR_LEN   8
#define HH503_PHY_CFG_FINE_TO_COARSE_TEL_ERR_OFFSET    0
#define HH503_PHY_CFG_FINE_TO_COARSE_TEL_ERR_MASK 0xFF
#define HH503_PHY_CFG_FINE_TEL_ERR_LEN 8
#define HH503_PHY_CFG_FINE_TEL_ERR_OFFSET  0
#define HH503_PHY_CFG_FINE_TEL_ERR_MASK 0xFF
#define HH503_PHY_CFG_MAX_FINE_NUM_LEN 4
#define HH503_PHY_CFG_MAX_FINE_NUM_OFFSET  0
#define HH503_PHY_CFG_MAX_FINE_NUM_MASK 0xF
#define HH503_PHY_CFG_TRACK_ABOVE_ERR_BSYNC_LEN    8
#define HH503_PHY_CFG_TRACK_ABOVE_ERR_BSYNC_OFFSET 0
#define HH503_PHY_CFG_TRACK_ABOVE_ERR_BSYNC_MASK 0xFF
#define HH503_PHY_CFG_TRACK_ABOVE_ERR_ASYNC_LEN    8
#define HH503_PHY_CFG_TRACK_ABOVE_ERR_ASYNC_OFFSET 0
#define HH503_PHY_CFG_TRACK_ABOVE_ERR_ASYNC_MASK 0xFF
#define HH503_PHY_CFG_TRACK_BELOW_ERR_BSYNC_LEN    8
#define HH503_PHY_CFG_TRACK_BELOW_ERR_BSYNC_OFFSET 0
#define HH503_PHY_CFG_TRACK_BELOW_ERR_BSYNC_MASK 0xFF
#define HH503_PHY_CFG_TRACK_BELOW_ERR_ASYNC_LEN    8
#define HH503_PHY_CFG_TRACK_BELOW_ERR_ASYNC_OFFSET 0
#define HH503_PHY_CFG_TRACK_BELOW_ERR_ASYNC_MASK 0xFF
#define HH503_PHY_CFG_TARGET_ABOVE_ERR_BSYNC_LEN   8
#define HH503_PHY_CFG_TARGET_ABOVE_ERR_BSYNC_OFFSET    0
#define HH503_PHY_CFG_TARGET_ABOVE_ERR_BSYNC_MASK 0xFF
#define HH503_PHY_CFG_TARGET_ABOVE_ERR_ASYNC_LEN   8
#define HH503_PHY_CFG_TARGET_ABOVE_ERR_ASYNC_OFFSET    0
#define HH503_PHY_CFG_TARGET_ABOVE_ERR_ASYNC_MASK 0xFF
#define HH503_PHY_CFG_TARGET_BELOW_ERR_BSYNC_LEN   8
#define HH503_PHY_CFG_TARGET_BELOW_ERR_BSYNC_OFFSET    0
#define HH503_PHY_CFG_TARGET_BELOW_ERR_BSYNC_MASK 0xFF
#define HH503_PHY_CFG_TARGET_BELOW_ERR_ASYNC_LEN   8
#define HH503_PHY_CFG_TARGET_BELOW_ERR_ASYNC_OFFSET    0
#define HH503_PHY_CFG_TARGET_BELOW_ERR_ASYNC_MASK 0xFF
#define HH503_PHY_CFG_FINE_ST_FIRST_WIN_WAIT_NUM_LEN   16
#define HH503_PHY_CFG_FINE_ST_FIRST_WIN_WAIT_NUM_OFFSET    16
#define HH503_PHY_CFG_FINE_ST_FIRST_WIN_WAIT_NUM_MASK 0xFFFF0000
#define HH503_PHY_CFG_FINE_ST_FIRST_WIN_WAIT_BYPASS_LEN    1
#define HH503_PHY_CFG_FINE_ST_FIRST_WIN_WAIT_BYPASS_OFFSET 14
#define HH503_PHY_CFG_FINE_ST_FIRST_WIN_WAIT_BYPASS_MASK 0x4000
#define HH503_PHY_CFG_WAIT_ONLINE_DC_BYPASS_LEN    1
#define HH503_PHY_CFG_WAIT_ONLINE_DC_BYPASS_OFFSET 13
#define HH503_PHY_CFG_WAIT_ONLINE_DC_BYPASS_MASK 0x2000
#define HH503_PHY_CFG_WAIT_DFE_DC_RDY_BYPASS_LEN   1
#define HH503_PHY_CFG_WAIT_DFE_DC_RDY_BYPASS_OFFSET    12
#define HH503_PHY_CFG_WAIT_DFE_DC_RDY_BYPASS_MASK 0x1000
#define HH503_PHY_CFG_NUM_RIFS_WAIT_SAMP_LEN   11
#define HH503_PHY_CFG_NUM_RIFS_WAIT_SAMP_OFFSET    0
#define HH503_PHY_CFG_NUM_RIFS_WAIT_SAMP_MASK 0x7FF
#define HH503_PHY_CFG_CH0_EXTLNA_CHGPTDBM_TH_LEN   10
#define HH503_PHY_CFG_CH0_EXTLNA_CHGPTDBM_TH_OFFSET    16
#define HH503_PHY_CFG_CH0_EXTLNA_CHGPTDBM_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_EXTLNA_CHGPTDBM_TH_LEN   10
#define HH503_PHY_CFG_EXTLNA_CHGPTDBM_TH_OFFSET    0
#define HH503_PHY_CFG_EXTLNA_CHGPTDBM_TH_MASK 0x3FF
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM0_TH_LEN  10
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM0_TH_OFFSET   16
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM0_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_INTLNA_CHGPTDBM0_TH_LEN  10
#define HH503_PHY_CFG_INTLNA_CHGPTDBM0_TH_OFFSET   0
#define HH503_PHY_CFG_INTLNA_CHGPTDBM0_TH_MASK 0x3FF
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM1_TH_LEN  10
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM1_TH_OFFSET   16
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM1_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_INTLNA_CHGPTDBM1_TH_LEN  10
#define HH503_PHY_CFG_INTLNA_CHGPTDBM1_TH_OFFSET   0
#define HH503_PHY_CFG_INTLNA_CHGPTDBM1_TH_MASK 0x3FF
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM2_TH_LEN  10
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM2_TH_OFFSET   16
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM2_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_INTLNA_CHGPTDBM2_TH_LEN  10
#define HH503_PHY_CFG_INTLNA_CHGPTDBM2_TH_OFFSET   0
#define HH503_PHY_CFG_INTLNA_CHGPTDBM2_TH_MASK 0x3FF
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM3_TH_LEN  10
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM3_TH_OFFSET   16
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM3_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_INTLNA_CHGPTDBM3_TH_LEN  10
#define HH503_PHY_CFG_INTLNA_CHGPTDBM3_TH_OFFSET   0
#define HH503_PHY_CFG_INTLNA_CHGPTDBM3_TH_MASK 0x3FF
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM4_TH_LEN  10
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM4_TH_OFFSET   16
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM4_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_INTLNA_CHGPTDBM4_TH_LEN  10
#define HH503_PHY_CFG_INTLNA_CHGPTDBM4_TH_OFFSET   0
#define HH503_PHY_CFG_INTLNA_CHGPTDBM4_TH_MASK 0x3FF
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM5_TH_LEN  10
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM5_TH_OFFSET   16
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM5_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_INTLNA_CHGPTDBM5_TH_LEN  10
#define HH503_PHY_CFG_INTLNA_CHGPTDBM5_TH_OFFSET   0
#define HH503_PHY_CFG_INTLNA_CHGPTDBM5_TH_MASK 0x3FF
#define HH503_PHY_CFG_EXT_LNA_0TO1_SET_TIME_LEN    8
#define HH503_PHY_CFG_EXT_LNA_0TO1_SET_TIME_OFFSET 0
#define HH503_PHY_CFG_EXT_LNA_0TO1_SET_TIME_MASK 0xFF
#define HH503_PHY_CFG_EXT_LNA_1TO0_SET_TIME_LEN    8
#define HH503_PHY_CFG_EXT_LNA_1TO0_SET_TIME_OFFSET 0
#define HH503_PHY_CFG_EXT_LNA_1TO0_SET_TIME_MASK 0xFF
#define HH503_PHY_CFG_COEX_SET_TIME_LEN    8
#define HH503_PHY_CFG_COEX_SET_TIME_OFFSET 8
#define HH503_PHY_CFG_COEX_SET_TIME_MASK 0xFF00
#define HH503_PHY_CFG_INT_LNA_SET_TIME_LEN 8
#define HH503_PHY_CFG_INT_LNA_SET_TIME_OFFSET  0
#define HH503_PHY_CFG_INT_LNA_SET_TIME_MASK 0xFF
#define HH503_PHY_CFG_VGA_SET_TIME_LEN 8
#define HH503_PHY_CFG_VGA_SET_TIME_OFFSET  0
#define HH503_PHY_CFG_VGA_SET_TIME_MASK 0xFF
#define HH503_PHY_CFG_CH0_EXTLNA_0GAIN_LEN 10
#define HH503_PHY_CFG_CH0_EXTLNA_0GAIN_OFFSET  16
#define HH503_PHY_CFG_CH0_EXTLNA_0GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_EXTLNA_0GAIN_LEN 10
#define HH503_PHY_CFG_EXTLNA_0GAIN_OFFSET  0
#define HH503_PHY_CFG_EXTLNA_0GAIN_MASK 0x3FF
#define HH503_PHY_CFG_CH0_EXTLNA_1GAIN_LEN 10
#define HH503_PHY_CFG_CH0_EXTLNA_1GAIN_OFFSET  16
#define HH503_PHY_CFG_CH0_EXTLNA_1GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_EXTLNA_1GAIN_LEN 10
#define HH503_PHY_CFG_EXTLNA_1GAIN_OFFSET  0
#define HH503_PHY_CFG_EXTLNA_1GAIN_MASK 0x3FF
#define HH503_PHY_CFG_EXTLNA1_INTLNA0_GAIN_LEN 10
#define HH503_PHY_CFG_EXTLNA1_INTLNA0_GAIN_OFFSET  16
#define HH503_PHY_CFG_EXTLNA1_INTLNA0_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_INTLNA0_GAIN_LEN 10
#define HH503_PHY_CFG_INTLNA0_GAIN_OFFSET  0
#define HH503_PHY_CFG_INTLNA0_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_EXTLNA1_INTLNA1_GAIN_LEN 10
#define HH503_PHY_CFG_EXTLNA1_INTLNA1_GAIN_OFFSET  16
#define HH503_PHY_CFG_EXTLNA1_INTLNA1_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_INTLNA1_GAIN_LEN 10
#define HH503_PHY_CFG_INTLNA1_GAIN_OFFSET  0
#define HH503_PHY_CFG_INTLNA1_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_EXTLNA1_INTLNA2_GAIN_LEN 10
#define HH503_PHY_CFG_EXTLNA1_INTLNA2_GAIN_OFFSET  16
#define HH503_PHY_CFG_EXTLNA1_INTLNA2_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_INTLNA2_GAIN_LEN 10
#define HH503_PHY_CFG_INTLNA2_GAIN_OFFSET  0
#define HH503_PHY_CFG_INTLNA2_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_EXTLNA1_INTLNA3_GAIN_LEN 10
#define HH503_PHY_CFG_EXTLNA1_INTLNA3_GAIN_OFFSET  16
#define HH503_PHY_CFG_EXTLNA1_INTLNA3_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_INTLNA3_GAIN_LEN 10
#define HH503_PHY_CFG_INTLNA3_GAIN_OFFSET  0
#define HH503_PHY_CFG_INTLNA3_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_EXTLNA1_INTLNA4_GAIN_LEN 10
#define HH503_PHY_CFG_EXTLNA1_INTLNA4_GAIN_OFFSET  16
#define HH503_PHY_CFG_EXTLNA1_INTLNA4_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_INTLNA4_GAIN_LEN 10
#define HH503_PHY_CFG_INTLNA4_GAIN_OFFSET  0
#define HH503_PHY_CFG_INTLNA4_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_EXTLNA1_INTLNA5_GAIN_LEN 10
#define HH503_PHY_CFG_EXTLNA1_INTLNA5_GAIN_OFFSET  16
#define HH503_PHY_CFG_EXTLNA1_INTLNA5_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_INTLNA5_GAIN_LEN 10
#define HH503_PHY_CFG_INTLNA5_GAIN_OFFSET  0
#define HH503_PHY_CFG_INTLNA5_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_EXTLNA1_INTLNA6_GAIN_LEN 10
#define HH503_PHY_CFG_EXTLNA1_INTLNA6_GAIN_OFFSET  16
#define HH503_PHY_CFG_EXTLNA1_INTLNA6_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_INTLNA6_GAIN_LEN 10
#define HH503_PHY_CFG_INTLNA6_GAIN_OFFSET  0
#define HH503_PHY_CFG_INTLNA6_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_DEFAULT_FLAG_LEN 1
#define HH503_PHY_CFG_DEFAULT_FLAG_OFFSET  0
#define HH503_PHY_CFG_DEFAULT_FLAG_MASK 0x1
#define HH503_PHY_CFG_DEFAULT_EXLNA_INIT_LEN   4
#define HH503_PHY_CFG_DEFAULT_EXLNA_INIT_OFFSET    8
#define HH503_PHY_CFG_DEFAULT_EXLNA_INIT_MASK 0xF00
#define HH503_PHY_CFG_DEFAULT_LNACODE_INIT_LEN 4
#define HH503_PHY_CFG_DEFAULT_LNACODE_INIT_OFFSET  4
#define HH503_PHY_CFG_DEFAULT_LNACODE_INIT_MASK 0xF0
#define HH503_PHY_CFG_DEFAULT_LNACODE_LEN  4
#define HH503_PHY_CFG_DEFAULT_LNACODE_OFFSET   0
#define HH503_PHY_CFG_DEFAULT_LNACODE_MASK 0xF
#define HH503_PHY_CFG_DEFAULT_VGACODE_LEN  6
#define HH503_PHY_CFG_DEFAULT_VGACODE_OFFSET   0
#define HH503_PHY_CFG_DEFAULT_VGACODE_MASK 0x3F
#define HH503_PHY_CFG_ACCUM_WIN_BF_LOCK_LEN    3
#define HH503_PHY_CFG_ACCUM_WIN_BF_LOCK_OFFSET 0
#define HH503_PHY_CFG_ACCUM_WIN_BF_LOCK_MASK 0x7
#define HH503_PHY_CFG_SLIDE_WIN_BF_LOCK_LEN    2
#define HH503_PHY_CFG_SLIDE_WIN_BF_LOCK_OFFSET 0
#define HH503_PHY_CFG_SLIDE_WIN_BF_LOCK_MASK 0x3
#define HH503_PHY_CFG_ACCUM_WIN_FOR_11BDAGC_LEN    3
#define HH503_PHY_CFG_ACCUM_WIN_FOR_11BDAGC_OFFSET 0
#define HH503_PHY_CFG_ACCUM_WIN_FOR_11BDAGC_MASK 0x7
#define HH503_PHY_CFG_SLIDE_WIN_FOR_11BDAGC_LEN    2
#define HH503_PHY_CFG_SLIDE_WIN_FOR_11BDAGC_OFFSET 0
#define HH503_PHY_CFG_SLIDE_WIN_FOR_11BDAGC_MASK 0x3
#define HH503_PHY_CFG_ACCUM_WIN_TRACKING_LEN   3
#define HH503_PHY_CFG_ACCUM_WIN_TRACKING_OFFSET    0
#define HH503_PHY_CFG_ACCUM_WIN_TRACKING_MASK 0x7
#define HH503_PHY_CFG_SLIDE_WIN_TRACKING_LEN   2
#define HH503_PHY_CFG_SLIDE_WIN_TRACKING_OFFSET    0
#define HH503_PHY_CFG_SLIDE_WIN_TRACKING_MASK 0x3
#define HH503_PHY_CFG_PKT_DET_WIN_TH1_LEN  8
#define HH503_PHY_CFG_PKT_DET_WIN_TH1_OFFSET   0
#define HH503_PHY_CFG_PKT_DET_WIN_TH1_MASK 0xFF
#define HH503_PHY_CFG_PKT_DET_WIN_TH2_LEN  8
#define HH503_PHY_CFG_PKT_DET_WIN_TH2_OFFSET   0
#define HH503_PHY_CFG_PKT_DET_WIN_TH2_MASK 0xFF
#define HH503_PHY_CFG_RX_PKT_END_WAIT_TIME_LEN 8
#define HH503_PHY_CFG_RX_PKT_END_WAIT_TIME_OFFSET  0
#define HH503_PHY_CFG_RX_PKT_END_WAIT_TIME_MASK 0xFF
#define HH503_PHY_CFG_DC_EST_MIN_VGA_LEN   6
#define HH503_PHY_CFG_DC_EST_MIN_VGA_OFFSET    16
#define HH503_PHY_CFG_DC_EST_MIN_VGA_MASK 0x3F0000
#define HH503_PHY_CFG_DC_OFFSET_EST_MIN_DGAIN_LEN  5
#define HH503_PHY_CFG_DC_OFFSET_EST_MIN_DGAIN_OFFSET   8
#define HH503_PHY_CFG_DC_OFFSET_EST_MIN_DGAIN_MASK 0x1F00
#define HH503_PHY_CFG_DC_OFFSET_EST_MIN_VGA_LEN    6
#define HH503_PHY_CFG_DC_OFFSET_EST_MIN_VGA_OFFSET 0
#define HH503_PHY_CFG_DC_OFFSET_EST_MIN_VGA_MASK 0x3F
#define HH503_PHY_CFG_SINGLE_TONE_EST_MIN_VGA_LEN  6
#define HH503_PHY_CFG_SINGLE_TONE_EST_MIN_VGA_OFFSET   0
#define HH503_PHY_CFG_SINGLE_TONE_EST_MIN_VGA_MASK 0x3F
#define HH503_PHY_CFG_SAT_DET_ST_SEL_LEN   1
#define HH503_PHY_CFG_SAT_DET_ST_SEL_OFFSET    9
#define HH503_PHY_CFG_SAT_DET_ST_SEL_MASK 0x200
#define HH503_PHY_CFG_SAT_DET_ADC_SEL_LEN  1
#define HH503_PHY_CFG_SAT_DET_ADC_SEL_OFFSET   8
#define HH503_PHY_CFG_SAT_DET_ADC_SEL_MASK 0x100
#define HH503_PHY_CFG_LNA_ADJ_FINE_EN_LEN  1
#define HH503_PHY_CFG_LNA_ADJ_FINE_EN_OFFSET   7
#define HH503_PHY_CFG_LNA_ADJ_FINE_EN_MASK 0x80
#define HH503_PHY_CFG_DC_EN_BY_CALI_BYPASS_LEN 1
#define HH503_PHY_CFG_DC_EN_BY_CALI_BYPASS_OFFSET  6
#define HH503_PHY_CFG_DC_EN_BY_CALI_BYPASS_MASK 0x40
#define HH503_PHY_CFG_FREEZE_AGC_BYPASS_LEN    1
#define HH503_PHY_CFG_FREEZE_AGC_BYPASS_OFFSET 5
#define HH503_PHY_CFG_FREEZE_AGC_BYPASS_MASK 0x20
#define HH503_PHY_CFG_PWRCALC_DC_BYPASS_LEN    1
#define HH503_PHY_CFG_PWRCALC_DC_BYPASS_OFFSET 4
#define HH503_PHY_CFG_PWRCALC_DC_BYPASS_MASK 0x10
#define HH503_PHY_CFG_DIGITAL_SAT_DET_EN_LEN   1
#define HH503_PHY_CFG_DIGITAL_SAT_DET_EN_OFFSET    3
#define HH503_PHY_CFG_DIGITAL_SAT_DET_EN_MASK 0x8
#define HH503_PHY_CFG_P_N_SAT_DET_EN_LEN   1
#define HH503_PHY_CFG_P_N_SAT_DET_EN_OFFSET    2
#define HH503_PHY_CFG_P_N_SAT_DET_EN_MASK 0x4
#define HH503_PHY_CFG_RESET_DFECCA_BYPASS_LEN  1
#define HH503_PHY_CFG_RESET_DFECCA_BYPASS_OFFSET   1
#define HH503_PHY_CFG_RESET_DFECCA_BYPASS_MASK 0x2
#define HH503_PHY_CFG_DC_COMP_BYPASS_LEN   1
#define HH503_PHY_CFG_DC_COMP_BYPASS_OFFSET    0
#define HH503_PHY_CFG_DC_COMP_BYPASS_MASK 0x1
#define HH503_PHY_CFG_DEFAULT_TRANS_TIME_LEN   16
#define HH503_PHY_CFG_DEFAULT_TRANS_TIME_OFFSET    0
#define HH503_PHY_CFG_DEFAULT_TRANS_TIME_MASK 0xFFFF
#define HH503_PHY_CFG_PWR_UNLCK_USE_TH_LEN 8
#define HH503_PHY_CFG_PWR_UNLCK_USE_TH_OFFSET  16
#define HH503_PHY_CFG_PWR_UNLCK_USE_TH_MASK 0xFF0000
#define HH503_PHY_CFG_PIN_CBW20_MIN_1TH_LEN    8
#define HH503_PHY_CFG_PIN_CBW20_MIN_1TH_OFFSET 8
#define HH503_PHY_CFG_PIN_CBW20_MIN_1TH_MASK 0xFF00
#define HH503_PHY_CFG_PIN_CBW20_MIN_TH_LEN 8
#define HH503_PHY_CFG_PIN_CBW20_MIN_TH_OFFSET  0
#define HH503_PHY_CFG_PIN_CBW20_MIN_TH_MASK 0xFF
#define HH503_PHY_CFG_DIGITAL_SET_TIME_LEN 6
#define HH503_PHY_CFG_DIGITAL_SET_TIME_OFFSET  0
#define HH503_PHY_CFG_DIGITAL_SET_TIME_MASK 0x3F
#define HH503_PHY_CFG_DAGC_11B_BIT_LIMIT_LEN   4
#define HH503_PHY_CFG_DAGC_11B_BIT_LIMIT_OFFSET    8
#define HH503_PHY_CFG_DAGC_11B_BIT_LIMIT_MASK 0xF00
#define HH503_PHY_CFG_MAX_DIGITAL_AGC_LEN  5
#define HH503_PHY_CFG_MAX_DIGITAL_AGC_OFFSET   0
#define HH503_PHY_CFG_MAX_DIGITAL_AGC_MASK 0x1F
#define HH503_PHY_CFG_PRI80_OFDM_TARGET_LO_LEN 7
#define HH503_PHY_CFG_PRI80_OFDM_TARGET_LO_OFFSET  24
#define HH503_PHY_CFG_PRI80_OFDM_TARGET_LO_MASK 0x7F000000
#define HH503_PHY_CFG_PRI40_OFDM_TARGET_LO_LEN 7
#define HH503_PHY_CFG_PRI40_OFDM_TARGET_LO_OFFSET  16
#define HH503_PHY_CFG_PRI40_OFDM_TARGET_LO_MASK 0x7F0000
#define HH503_PHY_CFG_PRI20_OFDM_TARGET_LO_LEN 7
#define HH503_PHY_CFG_PRI20_OFDM_TARGET_LO_OFFSET  8
#define HH503_PHY_CFG_PRI20_OFDM_TARGET_LO_MASK 0x7F00
#define HH503_PHY_CFG_PRI20_11B_TARGET_LO_LEN  7
#define HH503_PHY_CFG_PRI20_11B_TARGET_LO_OFFSET   0
#define HH503_PHY_CFG_PRI20_11B_TARGET_LO_MASK 0x7F
#define HH503_PHY_CFG_PRI80_OFDM_TARGET_HI_LEN 7
#define HH503_PHY_CFG_PRI80_OFDM_TARGET_HI_OFFSET  24
#define HH503_PHY_CFG_PRI80_OFDM_TARGET_HI_MASK 0x7F000000
#define HH503_PHY_CFG_PRI40_OFDM_TARGET_HI_LEN 7
#define HH503_PHY_CFG_PRI40_OFDM_TARGET_HI_OFFSET  16
#define HH503_PHY_CFG_PRI40_OFDM_TARGET_HI_MASK 0x7F0000
#define HH503_PHY_CFG_PRI20_OFDM_TARGET_HI_LEN 7
#define HH503_PHY_CFG_PRI20_OFDM_TARGET_HI_OFFSET  8
#define HH503_PHY_CFG_PRI20_OFDM_TARGET_HI_MASK 0x7F00
#define HH503_PHY_CFG_PRI20_11B_TARGET_HI_LEN  7
#define HH503_PHY_CFG_PRI20_11B_TARGET_HI_OFFSET   0
#define HH503_PHY_CFG_PRI20_11B_TARGET_HI_MASK 0x7F
#define HH503_PHY_CFG_DFE_RSSI_SW_POWER_LEN    8
#define HH503_PHY_CFG_DFE_RSSI_SW_POWER_OFFSET 0
#define HH503_PHY_CFG_DFE_RSSI_SW_POWER_MASK 0xFF
#define HH503_PHY_CFG_PWR_DIFF_AF_HIGH_TH_LEN  8
#define HH503_PHY_CFG_PWR_DIFF_AF_HIGH_TH_OFFSET   24
#define HH503_PHY_CFG_PWR_DIFF_AF_HIGH_TH_MASK 0xFF000000
#define HH503_PHY_CFG_PWR_DIFF_AF_LOW_TH_LEN   8
#define HH503_PHY_CFG_PWR_DIFF_AF_LOW_TH_OFFSET    16
#define HH503_PHY_CFG_PWR_DIFF_AF_LOW_TH_MASK 0xFF0000
#define HH503_PHY_CFG_PWR_DIFF_HIGH_TH_LEN 8
#define HH503_PHY_CFG_PWR_DIFF_HIGH_TH_OFFSET  8
#define HH503_PHY_CFG_PWR_DIFF_HIGH_TH_MASK 0xFF00
#define HH503_PHY_CFG_PWR_DIFF_LOW_TH_LEN  8
#define HH503_PHY_CFG_PWR_DIFF_LOW_TH_OFFSET   0
#define HH503_PHY_CFG_PWR_DIFF_LOW_TH_MASK 0xFF
#define HH503_PHY_CFG_NOISE_FLOOR_CNT_TH_LEN   12
#define HH503_PHY_CFG_NOISE_FLOOR_CNT_TH_OFFSET    16
#define HH503_PHY_CFG_NOISE_FLOOR_CNT_TH_MASK 0xFFF0000
#define HH503_PHY_CFG_PIN_CBW20_USE_SEL_LEN    1
#define HH503_PHY_CFG_PIN_CBW20_USE_SEL_OFFSET 12
#define HH503_PHY_CFG_PIN_CBW20_USE_SEL_MASK 0x1000
#define HH503_PHY_CFG_TRACK_ANT_SEL_LEN    2
#define HH503_PHY_CFG_TRACK_ANT_SEL_OFFSET 8
#define HH503_PHY_CFG_TRACK_ANT_SEL_MASK 0x300
#define HH503_PHY_CFG_RXIQ_FILTER_DBM_TH_LEN   8
#define HH503_PHY_CFG_RXIQ_FILTER_DBM_TH_OFFSET    0
#define HH503_PHY_CFG_RXIQ_FILTER_DBM_TH_MASK 0xFF
#define HH503_PHY_CFG_RADARED_GAINSET_BPS_LEN  1
#define HH503_PHY_CFG_RADARED_GAINSET_BPS_OFFSET   5
#define HH503_PHY_CFG_RADARED_GAINSET_BPS_MASK 0x20
#define HH503_PHY_CFG_RADAR_DFE_SEL_LEN    1
#define HH503_PHY_CFG_RADAR_DFE_SEL_OFFSET 4
#define HH503_PHY_CFG_RADAR_DFE_SEL_MASK 0x10
#define HH503_PHY_CFG_AGC_SETLING_FOR_RADPOS_BPS_LEN   1
#define HH503_PHY_CFG_AGC_SETLING_FOR_RADPOS_BPS_OFFSET    3
#define HH503_PHY_CFG_AGC_SETLING_FOR_RADPOS_BPS_MASK 0x8
#define HH503_PHY_CFG_RADAR_CHN_SEL_LEN    2
#define HH503_PHY_CFG_RADAR_CHN_SEL_OFFSET 1
#define HH503_PHY_CFG_RADAR_CHN_SEL_MASK 0x6
#define HH503_PHY_CFG_RADAR_RSSI_CH_SEL_LEN    1
#define HH503_PHY_CFG_RADAR_RSSI_CH_SEL_OFFSET 0
#define HH503_PHY_CFG_RADAR_RSSI_CH_SEL_MASK 0x1
#define HH503_PHY_CFG_PRI20_DIFF_AF_LOW_TH_LEN 8
#define HH503_PHY_CFG_PRI20_DIFF_AF_LOW_TH_OFFSET  24
#define HH503_PHY_CFG_PRI20_DIFF_AF_LOW_TH_MASK 0xFF000000
#define HH503_PHY_CFG_PRI20_DIFF_AF_HIGH_TH_LEN    8
#define HH503_PHY_CFG_PRI20_DIFF_AF_HIGH_TH_OFFSET 16
#define HH503_PHY_CFG_PRI20_DIFF_AF_HIGH_TH_MASK 0xFF0000
#define HH503_PHY_CFG_PRI20_DIFF_HIGH_TH_LEN   8
#define HH503_PHY_CFG_PRI20_DIFF_HIGH_TH_OFFSET    8
#define HH503_PHY_CFG_PRI20_DIFF_HIGH_TH_MASK 0xFF00
#define HH503_PHY_CFG_PRI20_DIFF_LOW_TH_LEN    8
#define HH503_PHY_CFG_PRI20_DIFF_LOW_TH_OFFSET 0
#define HH503_PHY_CFG_PRI20_DIFF_LOW_TH_MASK 0xFF
#define HH503_PHY_CFG_AGC_DC_RPT_EN_LEN    1
#define HH503_PHY_CFG_AGC_DC_RPT_EN_OFFSET 0
#define HH503_PHY_CFG_AGC_DC_RPT_EN_MASK 0x1
#define HH503_PHY_CFG_DC_EST_MIN_DGAIN_WEIGHT_LEN  5
#define HH503_PHY_CFG_DC_EST_MIN_DGAIN_WEIGHT_OFFSET   22
#define HH503_PHY_CFG_DC_EST_MIN_DGAIN_WEIGHT_MASK 0x7C00000
#define HH503_PHY_CFG_DC_EST_MIN_DGAIN_SYNC_LEN    5
#define HH503_PHY_CFG_DC_EST_MIN_DGAIN_SYNC_OFFSET 17
#define HH503_PHY_CFG_DC_EST_MIN_DGAIN_SYNC_MASK 0x3E0000
#define HH503_PHY_CFG_DC_EST_MIN_DGAIN_LEN 5
#define HH503_PHY_CFG_DC_EST_MIN_DGAIN_OFFSET  12
#define HH503_PHY_CFG_DC_EST_MIN_DGAIN_MASK 0x1F000
#define HH503_PHY_CFG_DC_EST_MIN_VGA_WEIGHT_LEN    6
#define HH503_PHY_CFG_DC_EST_MIN_VGA_WEIGHT_OFFSET 6
#define HH503_PHY_CFG_DC_EST_MIN_VGA_WEIGHT_MASK 0xFC0
#define HH503_PHY_CFG_DC_EST_MIN_VGA_SYNC_LEN  6
#define HH503_PHY_CFG_DC_EST_MIN_VGA_SYNC_OFFSET   0
#define HH503_PHY_CFG_DC_EST_MIN_VGA_SYNC_MASK 0x3F
#define HH503_PHY_CFG_ACTIVE_ANT_SET_TIME_LEN  8
#define HH503_PHY_CFG_ACTIVE_ANT_SET_TIME_OFFSET   24
#define HH503_PHY_CFG_ACTIVE_ANT_SET_TIME_MASK 0xFF000000
#define HH503_PHY_CFG_ACTIVE_ANT_HIPWR_TH_LEN  10
#define HH503_PHY_CFG_ACTIVE_ANT_HIPWR_TH_OFFSET   12
#define HH503_PHY_CFG_ACTIVE_ANT_HIPWR_TH_MASK 0x3FF000
#define HH503_PHY_CFG_ACTIVE_ANT_LOPWR_TH_LEN  10
#define HH503_PHY_CFG_ACTIVE_ANT_LOPWR_TH_OFFSET   0
#define HH503_PHY_CFG_ACTIVE_ANT_LOPWR_TH_MASK 0x3FF
#define HH503_PHY_CFG_TRACK_FILTER_SEL_LEN 2
#define HH503_PHY_CFG_TRACK_FILTER_SEL_OFFSET  0
#define HH503_PHY_CFG_TRACK_FILTER_SEL_MASK 0x3
#define HH503_PHY_CFG_RADAR_ACI_TH_LEN 8
#define HH503_PHY_CFG_RADAR_ACI_TH_OFFSET  16
#define HH503_PHY_CFG_RADAR_ACI_TH_MASK 0xFF0000
#define HH503_PHY_CFG_RADAR_DET_LOW_TH_LEN 10
#define HH503_PHY_CFG_RADAR_DET_LOW_TH_OFFSET  0
#define HH503_PHY_CFG_RADAR_DET_LOW_TH_MASK 0x3FF
#define HH503_PHY_CFG_INTLNA_SW_2DELTA_LEN 8
#define HH503_PHY_CFG_INTLNA_SW_2DELTA_OFFSET  24
#define HH503_PHY_CFG_INTLNA_SW_2DELTA_MASK 0xFF000000
#define HH503_PHY_CFG_INTLNA_SW_1DELTA_LEN 8
#define HH503_PHY_CFG_INTLNA_SW_1DELTA_OFFSET  16
#define HH503_PHY_CFG_INTLNA_SW_1DELTA_MASK 0xFF0000
#define HH503_PHY_CFG_BIG_ACI_2TH_LEN  8
#define HH503_PHY_CFG_BIG_ACI_2TH_OFFSET   8
#define HH503_PHY_CFG_BIG_ACI_2TH_MASK 0xFF00
#define HH503_PHY_CFG_BIG_ACI_1TH_LEN  8
#define HH503_PHY_CFG_BIG_ACI_1TH_OFFSET   0
#define HH503_PHY_CFG_BIG_ACI_1TH_MASK 0xFF
#define HH503_PHY_CFG_ANT_SML_PWR_TH_LEN   10
#define HH503_PHY_CFG_ANT_SML_PWR_TH_OFFSET    16
#define HH503_PHY_CFG_ANT_SML_PWR_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_ANT_BIG_PWR_TH_LEN   10
#define HH503_PHY_CFG_ANT_BIG_PWR_TH_OFFSET    0
#define HH503_PHY_CFG_ANT_BIG_PWR_TH_MASK 0x3FF
#define HH503_PHY_CFG_ANT_PWR_DIFF_TH_LEN  11
#define HH503_PHY_CFG_ANT_PWR_DIFF_TH_OFFSET   0
#define HH503_PHY_CFG_ANT_PWR_DIFF_TH_MASK 0x7FF
#define HH503_PHY_CFG_AGC_CCA_TIME_OUT_LEN 10
#define HH503_PHY_CFG_AGC_CCA_TIME_OUT_OFFSET  4
#define HH503_PHY_CFG_AGC_CCA_TIME_OUT_MASK 0x3FF0
#define HH503_PHY_CFG_AGC_CCA_BUSY_BYPASS_LEN  1
#define HH503_PHY_CFG_AGC_CCA_BUSY_BYPASS_OFFSET   3
#define HH503_PHY_CFG_AGC_CCA_BUSY_BYPASS_MASK 0x8
#define HH503_PHY_CFG_INIT_CCA_VALUE_LEN   1
#define HH503_PHY_CFG_INIT_CCA_VALUE_OFFSET    2
#define HH503_PHY_CFG_INIT_CCA_VALUE_MASK 0x4
#define HH503_PHY_CFG_INIT_BW_BYPASS_LEN   1
#define HH503_PHY_CFG_INIT_BW_BYPASS_OFFSET    1
#define HH503_PHY_CFG_INIT_BW_BYPASS_MASK 0x2
#define HH503_PHY_CFG_CCA_BYPASS_LEN   1
#define HH503_PHY_CFG_CCA_BYPASS_OFFSET    0
#define HH503_PHY_CFG_CCA_BYPASS_MASK 0x1
#define HH503_PHY_CFG_TIMEOVT_FINE_SET_ST_LEN  16
#define HH503_PHY_CFG_TIMEOVT_FINE_SET_ST_OFFSET   0
#define HH503_PHY_CFG_TIMEOVT_FINE_SET_ST_MASK 0xFFFF
#define HH503_PHY_CFG_101_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_101_LAST_ITERT_AX_NUM_OFFSET 25
#define HH503_PHY_CFG_101_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_100_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_100_LAST_ITERT_AX_NUM_OFFSET 20
#define HH503_PHY_CFG_100_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_99_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_99_LAST_ITERT_AX_NUM_OFFSET  15
#define HH503_PHY_CFG_99_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_98_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_98_LAST_ITERT_AX_NUM_OFFSET  10
#define HH503_PHY_CFG_98_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_97_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_97_LAST_ITERT_AX_NUM_OFFSET  5
#define HH503_PHY_CFG_97_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_96_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_96_LAST_ITERT_AX_NUM_OFFSET  0
#define HH503_PHY_CFG_96_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_107_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_107_LAST_ITERT_AX_NUM_OFFSET 25
#define HH503_PHY_CFG_107_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_106_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_106_LAST_ITERT_AX_NUM_OFFSET 20
#define HH503_PHY_CFG_106_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_105_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_105_LAST_ITERT_AX_NUM_OFFSET 15
#define HH503_PHY_CFG_105_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_104_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_104_LAST_ITERT_AX_NUM_OFFSET 10
#define HH503_PHY_CFG_104_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_103_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_103_LAST_ITERT_AX_NUM_OFFSET 5
#define HH503_PHY_CFG_103_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_102_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_102_LAST_ITERT_AX_NUM_OFFSET 0
#define HH503_PHY_CFG_102_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_113_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_113_LAST_ITERT_AX_NUM_OFFSET 25
#define HH503_PHY_CFG_113_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_112_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_112_LAST_ITERT_AX_NUM_OFFSET 20
#define HH503_PHY_CFG_112_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_111_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_111_LAST_ITERT_AX_NUM_OFFSET 15
#define HH503_PHY_CFG_111_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_110_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_110_LAST_ITERT_AX_NUM_OFFSET 10
#define HH503_PHY_CFG_110_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_109_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_109_LAST_ITERT_AX_NUM_OFFSET 5
#define HH503_PHY_CFG_109_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_108_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_108_LAST_ITERT_AX_NUM_OFFSET 0
#define HH503_PHY_CFG_108_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_119_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_119_LAST_ITERT_AX_NUM_OFFSET 25
#define HH503_PHY_CFG_119_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_118_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_118_LAST_ITERT_AX_NUM_OFFSET 20
#define HH503_PHY_CFG_118_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_117_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_117_LAST_ITERT_AX_NUM_OFFSET 15
#define HH503_PHY_CFG_117_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_116_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_116_LAST_ITERT_AX_NUM_OFFSET 10
#define HH503_PHY_CFG_116_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_115_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_115_LAST_ITERT_AX_NUM_OFFSET 5
#define HH503_PHY_CFG_115_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_114_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_114_LAST_ITERT_AX_NUM_OFFSET 0
#define HH503_PHY_CFG_114_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_125_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_125_LAST_ITERT_AX_NUM_OFFSET 25
#define HH503_PHY_CFG_125_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_124_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_124_LAST_ITERT_AX_NUM_OFFSET 20
#define HH503_PHY_CFG_124_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_123_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_123_LAST_ITERT_AX_NUM_OFFSET 15
#define HH503_PHY_CFG_123_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_122_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_122_LAST_ITERT_AX_NUM_OFFSET 10
#define HH503_PHY_CFG_122_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_121_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_121_LAST_ITERT_AX_NUM_OFFSET 5
#define HH503_PHY_CFG_121_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_120_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_120_LAST_ITERT_AX_NUM_OFFSET 0
#define HH503_PHY_CFG_120_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_131_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_131_LAST_ITERT_AX_NUM_OFFSET 25
#define HH503_PHY_CFG_131_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_130_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_130_LAST_ITERT_AX_NUM_OFFSET 20
#define HH503_PHY_CFG_130_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_129_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_129_LAST_ITERT_AX_NUM_OFFSET 15
#define HH503_PHY_CFG_129_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_128_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_128_LAST_ITERT_AX_NUM_OFFSET 10
#define HH503_PHY_CFG_128_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_127_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_127_LAST_ITERT_AX_NUM_OFFSET 5
#define HH503_PHY_CFG_127_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_126_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_126_LAST_ITERT_AX_NUM_OFFSET 0
#define HH503_PHY_CFG_126_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_137_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_137_LAST_ITERT_AX_NUM_OFFSET 25
#define HH503_PHY_CFG_137_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_136_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_136_LAST_ITERT_AX_NUM_OFFSET 20
#define HH503_PHY_CFG_136_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_135_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_135_LAST_ITERT_AX_NUM_OFFSET 15
#define HH503_PHY_CFG_135_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_134_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_134_LAST_ITERT_AX_NUM_OFFSET 10
#define HH503_PHY_CFG_134_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_133_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_133_LAST_ITERT_AX_NUM_OFFSET 5
#define HH503_PHY_CFG_133_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_132_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_132_LAST_ITERT_AX_NUM_OFFSET 0
#define HH503_PHY_CFG_132_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_143_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_143_LAST_ITERT_AX_NUM_OFFSET 25
#define HH503_PHY_CFG_143_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_142_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_142_LAST_ITERT_AX_NUM_OFFSET 20
#define HH503_PHY_CFG_142_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_141_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_141_LAST_ITERT_AX_NUM_OFFSET 15
#define HH503_PHY_CFG_141_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_140_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_140_LAST_ITERT_AX_NUM_OFFSET 10
#define HH503_PHY_CFG_140_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_139_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_139_LAST_ITERT_AX_NUM_OFFSET 5
#define HH503_PHY_CFG_139_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_138_LAST_ITERT_AX_NUM_LEN    5
#define HH503_PHY_CFG_138_LAST_ITERT_AX_NUM_OFFSET 0
#define HH503_PHY_CFG_138_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_FINISH_DELAY_16US_LEN    16
#define HH503_PHY_CFG_FINISH_DELAY_16US_OFFSET 16
#define HH503_PHY_CFG_FINISH_DELAY_16US_MASK 0xFFFF0000
#define HH503_PHY_CFG_HE_EXTEND_TIME_LEN   16
#define HH503_PHY_CFG_HE_EXTEND_TIME_OFFSET    0
#define HH503_PHY_CFG_HE_EXTEND_TIME_MASK 0xFFFF
#define HH503_PHY_CFG_CLOSE_CODE_2CHAGC_EN_LEN 1
#define HH503_PHY_CFG_CLOSE_CODE_2CHAGC_EN_OFFSET  10
#define HH503_PHY_CFG_CLOSE_CODE_2CHAGC_EN_MASK 0x400
#define HH503_PHY_CFG_CLOSE_CODE_2CHAGC_TH_LEN 10
#define HH503_PHY_CFG_CLOSE_CODE_2CHAGC_TH_OFFSET  0
#define HH503_PHY_CFG_CLOSE_CODE_2CHAGC_TH_MASK 0x3FF
#define HH503_PHY_CFG_AGC_SYNC_FLAG_11B_CLR_BPS_LEN    1
#define HH503_PHY_CFG_AGC_SYNC_FLAG_11B_CLR_BPS_OFFSET 0
#define HH503_PHY_CFG_AGC_SYNC_FLAG_11B_CLR_BPS_MASK 0x1
#define HH503_PHY_CFG_AGC_CURR_4ST_NUM_LEN 16
#define HH503_PHY_CFG_AGC_CURR_4ST_NUM_OFFSET  16
#define HH503_PHY_CFG_AGC_CURR_4ST_NUM_MASK 0xFFFF0000
#define HH503_PHY_CFG_AGC_CURR_4ST_OVERTIME_EN_LEN 1
#define HH503_PHY_CFG_AGC_CURR_4ST_OVERTIME_EN_OFFSET  0
#define HH503_PHY_CFG_AGC_CURR_4ST_OVERTIME_EN_MASK 0x1
#define HH503_PHY_ECO_WLPHY_001_LEN    32
#define HH503_PHY_ECO_WLPHY_001_OFFSET 0
#define HH503_PHY_ECO_WLPHY_001_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_002_LEN    32
#define HH503_PHY_ECO_WLPHY_002_OFFSET 0
#define HH503_PHY_ECO_WLPHY_002_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_003_LEN    32
#define HH503_PHY_ECO_WLPHY_003_OFFSET 0
#define HH503_PHY_ECO_WLPHY_003_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_004_LEN    32
#define HH503_PHY_ECO_WLPHY_004_OFFSET 0
#define HH503_PHY_ECO_WLPHY_004_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_005_LEN    32
#define HH503_PHY_ECO_WLPHY_005_OFFSET 0
#define HH503_PHY_ECO_WLPHY_005_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_006_LEN    32
#define HH503_PHY_ECO_WLPHY_006_OFFSET 0
#define HH503_PHY_ECO_WLPHY_006_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_007_LEN    32
#define HH503_PHY_ECO_WLPHY_007_OFFSET 0
#define HH503_PHY_ECO_WLPHY_007_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_008_LEN    32
#define HH503_PHY_ECO_WLPHY_008_OFFSET 0
#define HH503_PHY_ECO_WLPHY_008_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_009_LEN    32
#define HH503_PHY_ECO_WLPHY_009_OFFSET 0
#define HH503_PHY_ECO_WLPHY_009_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_010_LEN    32
#define HH503_PHY_ECO_WLPHY_010_OFFSET 0
#define HH503_PHY_ECO_WLPHY_010_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_011_LEN    32
#define HH503_PHY_ECO_WLPHY_011_OFFSET 0
#define HH503_PHY_ECO_WLPHY_011_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_012_LEN    32
#define HH503_PHY_ECO_WLPHY_012_OFFSET 0
#define HH503_PHY_ECO_WLPHY_012_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_013_LEN    32
#define HH503_PHY_ECO_WLPHY_013_OFFSET 0
#define HH503_PHY_ECO_WLPHY_013_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_014_LEN    32
#define HH503_PHY_ECO_WLPHY_014_OFFSET 0
#define HH503_PHY_ECO_WLPHY_014_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_015_LEN    32
#define HH503_PHY_ECO_WLPHY_015_OFFSET 0
#define HH503_PHY_ECO_WLPHY_015_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_016_LEN    32
#define HH503_PHY_ECO_WLPHY_016_OFFSET 0
#define HH503_PHY_ECO_WLPHY_016_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_017_LEN    32
#define HH503_PHY_ECO_WLPHY_017_OFFSET 0
#define HH503_PHY_ECO_WLPHY_017_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_018_LEN    32
#define HH503_PHY_ECO_WLPHY_018_OFFSET 0
#define HH503_PHY_ECO_WLPHY_018_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_019_LEN    32
#define HH503_PHY_ECO_WLPHY_019_OFFSET 0
#define HH503_PHY_ECO_WLPHY_019_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_020_LEN    32
#define HH503_PHY_ECO_WLPHY_020_OFFSET 0
#define HH503_PHY_ECO_WLPHY_020_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_021_LEN    32
#define HH503_PHY_ECO_WLPHY_021_OFFSET 0
#define HH503_PHY_ECO_WLPHY_021_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_022_LEN    32
#define HH503_PHY_ECO_WLPHY_022_OFFSET 0
#define HH503_PHY_ECO_WLPHY_022_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_023_LEN    32
#define HH503_PHY_ECO_WLPHY_023_OFFSET 0
#define HH503_PHY_ECO_WLPHY_023_MASK 0xFFFFFFFF
#define HH503_PHY_ECO_WLPHY_024_LEN    32
#define HH503_PHY_ECO_WLPHY_024_OFFSET 0
#define HH503_PHY_ECO_WLPHY_024_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_025_LEN	32
#define	HH503_PHY_ECO_WLPHY_025_OFFSET	0
#define HH503_PHY_ECO_WLPHY_025_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_026_LEN	32
#define	HH503_PHY_ECO_WLPHY_026_OFFSET	0
#define HH503_PHY_ECO_WLPHY_026_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_027_LEN	32
#define	HH503_PHY_ECO_WLPHY_027_OFFSET	0
#define HH503_PHY_ECO_WLPHY_027_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_028_LEN	32
#define	HH503_PHY_ECO_WLPHY_028_OFFSET	0
#define HH503_PHY_ECO_WLPHY_028_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_029_LEN	32
#define	HH503_PHY_ECO_WLPHY_029_OFFSET	0
#define HH503_PHY_ECO_WLPHY_029_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_030_LEN	32
#define	HH503_PHY_ECO_WLPHY_030_OFFSET	0
#define HH503_PHY_ECO_WLPHY_030_MASK 0xFFFFFFFF

#define HH503_PHY_CFG_RX_DELAY_COR_LEN 8
#define HH503_PHY_CFG_RX_DELAY_COR_OFFSET  4
#define HH503_PHY_CFG_RX_DELAY_COR_MASK 0xFF0
#define HH503_PHY_CFG_FFT_WIN_OFFSET_LEN   4
#define HH503_PHY_CFG_FFT_WIN_OFFSET_OFFSET    0
#define HH503_PHY_CFG_FFT_WIN_OFFSET_MASK 0xF
#define HH503_PHY_CFG_DC_CORRECTION_ENABLE_LEN 1
#define HH503_PHY_CFG_DC_CORRECTION_ENABLE_OFFSET  0
#define HH503_PHY_CFG_DC_CORRECTION_ENABLE_MASK 0x1
#define HH503_PHY_CFG_DC_START_SAMPLES_LEN 8
#define HH503_PHY_CFG_DC_START_SAMPLES_OFFSET  0
#define HH503_PHY_CFG_DC_START_SAMPLES_MASK 0xFF
#define HH503_PHY_CFG_DC_ESTIMATION_WIN_LEN    2
#define HH503_PHY_CFG_DC_ESTIMATION_WIN_OFFSET 0
#define HH503_PHY_CFG_DC_ESTIMATION_WIN_MASK 0x3
#define HH503_PHY_CFG_IIR_SHIFT_BIT_LEN    3
#define HH503_PHY_CFG_IIR_SHIFT_BIT_OFFSET 0
#define HH503_PHY_CFG_IIR_SHIFT_BIT_MASK 0x7
#define HH503_PHY_CFG_FREQ_FACTOR_LEN  11
#define HH503_PHY_CFG_FREQ_FACTOR_OFFSET   0
#define HH503_PHY_CFG_FREQ_FACTOR_MASK 0x7FF
#define HH503_PHY_CFG_LAST_ITERT_USEABLE_LEN   1
#define HH503_PHY_CFG_LAST_ITERT_USEABLE_OFFSET    0
#define HH503_PHY_CFG_LAST_ITERT_USEABLE_MASK 0x1
#define HH503_PHY_CFG_ANT_CHG_SEL_LEN  2
#define HH503_PHY_CFG_ANT_CHG_SEL_OFFSET   0
#define HH503_PHY_CFG_ANT_CHG_SEL_MASK 0x3
#define HH503_PHY_CFG_NON_HT_RSSI_SEL_LEN  1
#define HH503_PHY_CFG_NON_HT_RSSI_SEL_OFFSET   0
#define HH503_PHY_CFG_NON_HT_RSSI_SEL_MASK 0x1
#define HH503_PHY_CFG_PWR_DC_REMOVAL_LEN   1
#define HH503_PHY_CFG_PWR_DC_REMOVAL_OFFSET    0
#define HH503_PHY_CFG_PWR_DC_REMOVAL_MASK 0x1
#define HH503_PHY_CFG_TH_BW_LEN    8
#define HH503_PHY_CFG_TH_BW_OFFSET 0
#define HH503_PHY_CFG_TH_BW_MASK 0xFF
#define HH503_PHY_CFG_FILTER_DLY_LEN   8
#define HH503_PHY_CFG_FILTER_DLY_OFFSET    0
#define HH503_PHY_CFG_FILTER_DLY_MASK 0xFF
#define HH503_PHY_CFG_ED_MICRO_WAVE_TH_LEN 8
#define HH503_PHY_CFG_ED_MICRO_WAVE_TH_OFFSET  11
#define HH503_PHY_CFG_ED_MICRO_WAVE_TH_MASK 0x7F800
#define HH503_PHY_CFG_IDLE_PWR_TH_LEN  8
#define HH503_PHY_CFG_IDLE_PWR_TH_OFFSET   3
#define HH503_PHY_CFG_IDLE_PWR_TH_MASK 0x7F8
#define HH503_PHY_CFG_ED_HYST_TH_LEN   3
#define HH503_PHY_CFG_ED_HYST_TH_OFFSET    0
#define HH503_PHY_CFG_ED_HYST_TH_MASK 0x7
#define HH503_PHY_CFG_PRI20_FINE_TIMING_MARGIN_LEN 8
#define HH503_PHY_CFG_PRI20_FINE_TIMING_MARGIN_OFFSET  8
#define HH503_PHY_CFG_PRI20_FINE_TIMING_MARGIN_MASK 0xFF00
#define HH503_PHY_CFG_ED_HIGH_20TH_LEN 8
#define HH503_PHY_CFG_ED_HIGH_20TH_OFFSET  0
#define HH503_PHY_CFG_ED_HIGH_20TH_MASK 0xFF
#define HH503_PHY_CFG_ED_HIGH_80TH_LEN 8
#define HH503_PHY_CFG_ED_HIGH_80TH_OFFSET  8
#define HH503_PHY_CFG_ED_HIGH_80TH_MASK 0xFF00
#define HH503_PHY_CFG_ED_HIGH_40TH_LEN 8
#define HH503_PHY_CFG_ED_HIGH_40TH_OFFSET  0
#define HH503_PHY_CFG_ED_HIGH_40TH_MASK 0xFF
#define HH503_PHY_CFG_ED_LOW_TH_DSSS_LEN   8
#define HH503_PHY_CFG_ED_LOW_TH_DSSS_OFFSET    0
#define HH503_PHY_CFG_ED_LOW_TH_DSSS_MASK 0xFF
#define HH503_PHY_CFG_ED_LOW_TH_OFDM_LEN   8
#define HH503_PHY_CFG_ED_LOW_TH_OFDM_OFFSET    0
#define HH503_PHY_CFG_ED_LOW_TH_OFDM_MASK 0xFF
#define HH503_PHY_CFG_RADAR_ANT_SEL_LEN    1
#define HH503_PHY_CFG_RADAR_ANT_SEL_OFFSET 13
#define HH503_PHY_CFG_RADAR_ANT_SEL_MASK 0x2000
#define HH503_PHY_RADAR_FFT_SIZE_BPS_LEN   1
#define HH503_PHY_RADAR_FFT_SIZE_BPS_OFFSET    12
#define HH503_PHY_RADAR_FFT_SIZE_BPS_MASK 0x1000
#define HH503_PHY_CFG_PRI20_UNRELIABLE_TH_LEN  8
#define HH503_PHY_CFG_PRI20_UNRELIABLE_TH_OFFSET   2
#define HH503_PHY_CFG_PRI20_UNRELIABLE_TH_MASK 0x3FC
#define HH503_PHY_TX_11B_NOTCH_EN_LEN  1
#define HH503_PHY_TX_11B_NOTCH_EN_OFFSET   0
#define HH503_PHY_TX_11B_NOTCH_EN_MASK 0x1
#define HH503_PHY_CFG_ED_LOW_TH_20GF_LEN   8
#define HH503_PHY_CFG_ED_LOW_TH_20GF_OFFSET    0
#define HH503_PHY_CFG_ED_LOW_TH_20GF_MASK 0xFF
#define HH503_PHY_CFG_ED_LOW_TH_40GF_LEN   8
#define HH503_PHY_CFG_ED_LOW_TH_40GF_OFFSET    0
#define HH503_PHY_CFG_ED_LOW_TH_40GF_MASK 0xFF
#define HH503_PHY_CFG_ED_LOW_TH_80VHT_LEN  8
#define HH503_PHY_CFG_ED_LOW_TH_80VHT_OFFSET   8
#define HH503_PHY_CFG_ED_LOW_TH_80VHT_MASK 0xFF00
#define HH503_PHY_CFG_ED_LOW_TH_VHT_LEN    8
#define HH503_PHY_CFG_ED_LOW_TH_VHT_OFFSET 0
#define HH503_PHY_CFG_ED_LOW_TH_VHT_MASK 0xFF
#define HH503_PHY_CFG_FREE_ACCUM_WIN_LEN   4
#define HH503_PHY_CFG_FREE_ACCUM_WIN_OFFSET    0
#define HH503_PHY_CFG_FREE_ACCUM_WIN_MASK 0xF
#define HH503_PHY_CFG_CCA_11B_HEADER_DELAY_LEN 5
#define HH503_PHY_CFG_CCA_11B_HEADER_DELAY_OFFSET  0
#define HH503_PHY_CFG_CCA_11B_HEADER_DELAY_MASK 0x1F
#define HH503_PHY_CFG_CCA_OFDM_SYNC_DELAY_LEN  8
#define HH503_PHY_CFG_CCA_OFDM_SYNC_DELAY_OFFSET   0
#define HH503_PHY_CFG_CCA_OFDM_SYNC_DELAY_MASK 0xFF
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM6_TH_LEN  10
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM6_TH_OFFSET   16
#define HH503_PHY_CFG_EXTLNA1_INTLNA_CHGPTDBM6_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_INTLNA_CHGPTDBM6_TH_LEN  10
#define HH503_PHY_CFG_INTLNA_CHGPTDBM6_TH_OFFSET   0
#define HH503_PHY_CFG_INTLNA_CHGPTDBM6_TH_MASK 0x3FF
#define HH503_PHY_INMAXPULSEDURREG_LEN 8
#define HH503_PHY_INMAXPULSEDURREG_OFFSET  24
#define HH503_PHY_INMAXPULSEDURREG_MASK 0xFF000000
#define HH503_PHY_INPOWINCRTHRESHREG_LEN   5
#define HH503_PHY_INPOWINCRTHRESHREG_OFFSET    18
#define HH503_PHY_INPOWINCRTHRESHREG_MASK 0x7C0000
#define HH503_PHY_INPOWDROPCONFIGREG_LEN   2
#define HH503_PHY_INPOWDROPCONFIGREG_OFFSET    14
#define HH503_PHY_INPOWDROPCONFIGREG_MASK 0xC000
#define HH503_PHY_INPOWDROPCOUNTREG_LEN    3
#define HH503_PHY_INPOWDROPCOUNTREG_OFFSET 11
#define HH503_PHY_INPOWDROPCOUNTREG_MASK 0x3800
#define HH503_PHY_INABSLOWPOWTHRESHREG_LEN 8
#define HH503_PHY_INABSLOWPOWTHRESHREG_OFFSET  0
#define HH503_PHY_INABSLOWPOWTHRESHREG_MASK 0xFF
#define HH503_PHY_INMINPULSEWIDTHFORACCURATEPOWERREG_LEN   11
#define HH503_PHY_INMINPULSEWIDTHFORACCURATEPOWERREG_OFFSET    16
#define HH503_PHY_INMINPULSEWIDTHFORACCURATEPOWERREG_MASK 0x7FF0000
#define HH503_PHY_INPOWERTHRESH1REG_LEN    8
#define HH503_PHY_INPOWERTHRESH1REG_OFFSET 0
#define HH503_PHY_INPOWERTHRESH1REG_MASK 0xFF
#define HH503_PHY_CFG_DIS_TWO_ANT_GAIN_CHANGE_BPS_LEN  1
#define HH503_PHY_CFG_DIS_TWO_ANT_GAIN_CHANGE_BPS_OFFSET   26
#define HH503_PHY_CFG_DIS_TWO_ANT_GAIN_CHANGE_BPS_MASK 0x4000000
#define HH503_PHY_CFG_HTSTF_ACTUAL_TH_LEN  10
#define HH503_PHY_CFG_HTSTF_ACTUAL_TH_OFFSET   16
#define HH503_PHY_CFG_HTSTF_ACTUAL_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_HTSTF_WIN_LEN    2
#define HH503_PHY_CFG_HTSTF_WIN_OFFSET 11
#define HH503_PHY_CFG_HTSTF_WIN_MASK 0x1800
#define HH503_PHY_CFG_CCA_LEN_FLAG_EN_LEN  1
#define HH503_PHY_CFG_CCA_LEN_FLAG_EN_OFFSET   10
#define HH503_PHY_CFG_CCA_LEN_FLAG_EN_MASK 0x400
#define HH503_PHY_CFG_HTSTF_AGC_EN_LEN 1
#define HH503_PHY_CFG_HTSTF_AGC_EN_OFFSET  9
#define HH503_PHY_CFG_HTSTF_AGC_EN_MASK 0x200
#define HH503_PHY_CFG_HTSTF_THRESHOLD_LEN  9
#define HH503_PHY_CFG_HTSTF_THRESHOLD_OFFSET   0
#define HH503_PHY_CFG_HTSTF_THRESHOLD_MASK 0x1FF
#define HH503_PHY_CFG_DELAY_12US_LEN   16
#define HH503_PHY_CFG_DELAY_12US_OFFSET    16
#define HH503_PHY_CFG_DELAY_12US_MASK 0xFFFF0000
#define HH503_PHY_CFG_PRE_DELAY_11P5US_LEN 16
#define HH503_PHY_CFG_PRE_DELAY_11P5US_OFFSET  0
#define HH503_PHY_CFG_PRE_DELAY_11P5US_MASK 0xFFFF
#define HH503_PHY_CFG_TX_DIGITAL_SCALE_SEL_LEN 1
#define HH503_PHY_CFG_TX_DIGITAL_SCALE_SEL_OFFSET  20
#define HH503_PHY_CFG_TX_DIGITAL_SCALE_SEL_MASK 0x100000
#define HH503_PHY_CFG_CH1_DBB_SCALE_DYN_POWER_LEN  10
#define HH503_PHY_CFG_CH1_DBB_SCALE_DYN_POWER_OFFSET   10
#define HH503_PHY_CFG_CH1_DBB_SCALE_DYN_POWER_MASK 0xFFC00
#define HH503_PHY_CFG_CH0_DBB_SCALE_DYN_POWER_LEN  10
#define HH503_PHY_CFG_CH0_DBB_SCALE_DYN_POWER_OFFSET   0
#define HH503_PHY_CFG_CH0_DBB_SCALE_DYN_POWER_MASK 0x3FF
#define HH503_PHY_INNXTPULSEWAITDURREG_LEN 8
#define HH503_PHY_INNXTPULSEWAITDURREG_OFFSET  24
#define HH503_PHY_INNXTPULSEWAITDURREG_MASK 0xFF000000
#define HH503_PHY_INRXRADAREDACCUMWIN_LEN  4
#define HH503_PHY_INRXRADAREDACCUMWIN_OFFSET   20
#define HH503_PHY_INRXRADAREDACCUMWIN_MASK 0xF00000
#define HH503_PHY_INRXRADAREDSLIDEWIN_LEN  6
#define HH503_PHY_INRXRADAREDSLIDEWIN_OFFSET   14
#define HH503_PHY_INRXRADAREDSLIDEWIN_MASK 0xFC000
#define HH503_PHY_INMARGINFORCPDDIFF_LEN   6
#define HH503_PHY_INMARGINFORCPDDIFF_OFFSET    8
#define HH503_PHY_INMARGINFORCPDDIFF_MASK 0x3F00
#define HH503_PHY_INMARGINFORCPPDIFF_LEN   5
#define HH503_PHY_INMARGINFORCPPDIFF_OFFSET    3
#define HH503_PHY_INMARGINFORCPPDIFF_MASK 0xF8
#define HH503_PHY_INCHIRPMAXWAVEDURREG_LEN 4
#define HH503_PHY_INCHIRPMAXWAVEDURREG_OFFSET  28
#define HH503_PHY_INCHIRPMAXWAVEDURREG_MASK 0xF0000000
#define HH503_PHY_INCHIRPDETNUMPULSEREG_LEN    6
#define HH503_PHY_INCHIRPDETNUMPULSEREG_OFFSET 22
#define HH503_PHY_INCHIRPDETNUMPULSEREG_MASK 0xFC00000
#define HH503_PHY_INMINCHIRPPULSEDURREG_LEN    11
#define HH503_PHY_INMINCHIRPPULSEDURREG_OFFSET 11
#define HH503_PHY_INMINCHIRPPULSEDURREG_MASK 0x3FF800
#define HH503_PHY_INMAXCHIRPPULSEDURREG_LEN    11
#define HH503_PHY_INMAXCHIRPPULSEDURREG_OFFSET 0
#define HH503_PHY_INMAXCHIRPPULSEDURREG_MASK 0x7FF
#define HH503_PHY_CFG_RADAR_DC_EN_LEN  1
#define HH503_PHY_CFG_RADAR_DC_EN_OFFSET   31
#define HH503_PHY_CFG_RADAR_DC_EN_MASK 0x80000000
#define HH503_PHY_INRADARFFTCOMPARETHRESHREG_LEN   3
#define HH503_PHY_INRADARFFTCOMPARETHRESHREG_OFFSET    9
#define HH503_PHY_INRADARFFTCOMPARETHRESHREG_MASK 0xE00
#define HH503_PHY_INRADARFFTTHRESHNUMREG_LEN   8
#define HH503_PHY_INRADARFFTTHRESHNUMREG_OFFSET    1
#define HH503_PHY_INRADARFFTTHRESHNUMREG_MASK 0x1FE
#define HH503_PHY_INRXRADARCHIRPDETENN_LEN 1
#define HH503_PHY_INRXRADARCHIRPDETENN_OFFSET  0
#define HH503_PHY_INRXRADARCHIRPDETENN_MASK 0x1
#define HH503_PHY_INRELIHIRSSISHIFT_LEN    4
#define HH503_PHY_INRELIHIRSSISHIFT_OFFSET 12
#define HH503_PHY_INRELIHIRSSISHIFT_MASK 0xF000
#define HH503_PHY_INRELIHIRSSI_LEN 4
#define HH503_PHY_INRELIHIRSSI_OFFSET  8
#define HH503_PHY_INRELIHIRSSI_MASK 0xF00
#define HH503_PHY_INRELILORSSISHIFT_LEN    4
#define HH503_PHY_INRELILORSSISHIFT_OFFSET 4
#define HH503_PHY_INRELILORSSISHIFT_MASK 0xF0
#define HH503_PHY_INRELILORSSI_LEN 4
#define HH503_PHY_INRELILORSSI_OFFSET  0
#define HH503_PHY_INRELILORSSI_MASK 0xF
#define HH503_PHY_CFG_EXTLNA1_INTLNA7_GAIN_LEN 10
#define HH503_PHY_CFG_EXTLNA1_INTLNA7_GAIN_OFFSET  16
#define HH503_PHY_CFG_EXTLNA1_INTLNA7_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_INTLNA7_GAIN_LEN 10
#define HH503_PHY_CFG_INTLNA7_GAIN_OFFSET  0
#define HH503_PHY_CFG_INTLNA7_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_POWER2_REF_0CH_LEN   8
#define HH503_PHY_CFG_POWER2_REF_0CH_OFFSET    16
#define HH503_PHY_CFG_POWER2_REF_0CH_MASK 0xFF0000
#define HH503_PHY_CFG_POWER1_REF_0CH_LEN   8
#define HH503_PHY_CFG_POWER1_REF_0CH_OFFSET    8
#define HH503_PHY_CFG_POWER1_REF_0CH_MASK 0xFF00
#define HH503_PHY_CFG_POWER0_REF_0CH_LEN   8
#define HH503_PHY_CFG_POWER0_REF_0CH_OFFSET    0
#define HH503_PHY_CFG_POWER0_REF_0CH_MASK 0xFF
#define HH503_PHY_CFG_DOUBLE_CHN_AGC_EN_LEN    1
#define HH503_PHY_CFG_DOUBLE_CHN_AGC_EN_OFFSET 0
#define HH503_PHY_CFG_DOUBLE_CHN_AGC_EN_MASK 0x1
#define HH503_PHY_RPT_PSD_OUT_VLD_LEN  1
#define HH503_PHY_RPT_PSD_OUT_VLD_OFFSET   31
#define HH503_PHY_RPT_PSD_OUT_VLD_MASK 0x80000000
#define HH503_PHY_RPT_PSD_BW_LEN   3
#define HH503_PHY_RPT_PSD_BW_OFFSET    28
#define HH503_PHY_RPT_PSD_BW_MASK 0x70000000
#define HH503_PHY_RPT_PSD_11B_SIG_LEN  1
#define HH503_PHY_RPT_PSD_11B_SIG_OFFSET   27
#define HH503_PHY_RPT_PSD_11B_SIG_MASK 0x8000000
#define HH503_PHY_RPT_PSD_OFDM_SIG_LEN 1
#define HH503_PHY_RPT_PSD_OFDM_SIG_OFFSET  26
#define HH503_PHY_RPT_PSD_OFDM_SIG_MASK 0x4000000
#define HH503_PHY_RPT_PSD_RSSI_MAX_INDEX_LEN   10
#define HH503_PHY_RPT_PSD_RSSI_MAX_INDEX_OFFSET    16
#define HH503_PHY_RPT_PSD_RSSI_MAX_INDEX_MASK 0x3FF0000
#define HH503_PHY_RPT_PSD_RSSI_MAX_LEN 8
#define HH503_PHY_RPT_PSD_RSSI_MAX_OFFSET  8
#define HH503_PHY_RPT_PSD_RSSI_MAX_MASK 0xFF00
#define HH503_PHY_RPT_PSD_OUT_LEN  8
#define HH503_PHY_RPT_PSD_OUT_OFFSET   0
#define HH503_PHY_RPT_PSD_OUT_MASK 0xFF
#define HH503_PHY_RPT_NB_SIGN_DET_LEN  1
#define HH503_PHY_RPT_NB_SIGN_DET_OFFSET   23
#define HH503_PHY_RPT_NB_SIGN_DET_MASK 0x800000
#define HH503_PHY_CFG_RX_PSD_NB_DET_EN_LEN 1
#define HH503_PHY_CFG_RX_PSD_NB_DET_EN_OFFSET  22
#define HH503_PHY_CFG_RX_PSD_NB_DET_EN_MASK 0x400000
#define HH503_PHY_CFG_RX_PSD_11B_DET_EN_LEN    1
#define HH503_PHY_CFG_RX_PSD_11B_DET_EN_OFFSET 21
#define HH503_PHY_CFG_RX_PSD_11B_DET_EN_MASK 0x200000
#define HH503_PHY_CFG_RX_PSD_OFDM_DET_EN_LEN   1
#define HH503_PHY_CFG_RX_PSD_OFDM_DET_EN_OFFSET    20
#define HH503_PHY_CFG_RX_PSD_OFDM_DET_EN_MASK 0x100000
#define HH503_PHY_CFG_RX_PSD_PHY_MODE_LEN  2
#define HH503_PHY_CFG_RX_PSD_PHY_MODE_OFFSET   18
#define HH503_PHY_CFG_RX_PSD_PHY_MODE_MASK 0xC0000
#define HH503_PHY_CFG_RX_PSD_FFT_SAMP_LEN  3
#define HH503_PHY_CFG_RX_PSD_FFT_SAMP_OFFSET   15
#define HH503_PHY_CFG_RX_PSD_FFT_SAMP_MASK 0x38000
#define HH503_PHY_CFG_RX_PSD_WIFI_WORK_EN_LEN  1
#define HH503_PHY_CFG_RX_PSD_WIFI_WORK_EN_OFFSET   14
#define HH503_PHY_CFG_RX_PSD_WIFI_WORK_EN_MASK 0x4000
#define HH503_PHY_CFG_TX1_SCO_BYPASS_LEN   1
#define HH503_PHY_CFG_TX1_SCO_BYPASS_OFFSET    13
#define HH503_PHY_CFG_TX1_SCO_BYPASS_MASK 0x2000
#define HH503_PHY_CFG_TX_SCO_BYPASS_LEN    1
#define HH503_PHY_CFG_TX_SCO_BYPASS_OFFSET 12
#define HH503_PHY_CFG_TX_SCO_BYPASS_MASK 0x1000
#define HH503_PHY_CFG_PSD_ENTRY_NUM_IN_LEN 10
#define HH503_PHY_CFG_PSD_ENTRY_NUM_IN_OFFSET  2
#define HH503_PHY_CFG_PSD_ENTRY_NUM_IN_MASK 0xFFC
#define HH503_PHY_CFG_RX_PSD_EN_LEN    1
#define HH503_PHY_CFG_RX_PSD_EN_OFFSET 1
#define HH503_PHY_CFG_RX_PSD_EN_MASK 0x2
#define HH503_PHY_CFG_UP_FFT_EN_LEN    1
#define HH503_PHY_CFG_UP_FFT_EN_OFFSET 0
#define HH503_PHY_CFG_UP_FFT_EN_MASK 0x1
#define HH503_PHY_CFG_TX_OFDM_160M_COEF0_LEN   10
#define HH503_PHY_CFG_TX_OFDM_160M_COEF0_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_160M_COEF0_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_160M_COEF1_LEN   10
#define HH503_PHY_CFG_TX_OFDM_160M_COEF1_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_160M_COEF1_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_160M_COEF2_LEN   10
#define HH503_PHY_CFG_TX_OFDM_160M_COEF2_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_160M_COEF2_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_160M_COEF3_LEN   10
#define HH503_PHY_CFG_TX_OFDM_160M_COEF3_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_160M_COEF3_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_160M_COEF4_LEN   10
#define HH503_PHY_CFG_TX_OFDM_160M_COEF4_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_160M_COEF4_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_160M_COEF5_LEN   10
#define HH503_PHY_CFG_TX_OFDM_160M_COEF5_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_160M_COEF5_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_160M_COEF6_LEN   10
#define HH503_PHY_CFG_TX_OFDM_160M_COEF6_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_160M_COEF6_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_160M_COEF7_LEN   10
#define HH503_PHY_CFG_TX_OFDM_160M_COEF7_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_160M_COEF7_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_160M_COEF8_LEN   10
#define HH503_PHY_CFG_TX_OFDM_160M_COEF8_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_160M_COEF8_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_80M_COEF0_LEN    10
#define HH503_PHY_CFG_TX_OFDM_80M_COEF0_OFFSET 17
#define HH503_PHY_CFG_TX_OFDM_80M_COEF0_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_80M_COEF1_LEN    10
#define HH503_PHY_CFG_TX_OFDM_80M_COEF1_OFFSET 0
#define HH503_PHY_CFG_TX_OFDM_80M_COEF1_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_80M_COEF2_LEN    10
#define HH503_PHY_CFG_TX_OFDM_80M_COEF2_OFFSET 17
#define HH503_PHY_CFG_TX_OFDM_80M_COEF2_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_80M_COEF3_LEN    10
#define HH503_PHY_CFG_TX_OFDM_80M_COEF3_OFFSET 0
#define HH503_PHY_CFG_TX_OFDM_80M_COEF3_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_80M_COEF4_LEN    10
#define HH503_PHY_CFG_TX_OFDM_80M_COEF4_OFFSET 17
#define HH503_PHY_CFG_TX_OFDM_80M_COEF4_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_80M_COEF5_LEN    10
#define HH503_PHY_CFG_TX_OFDM_80M_COEF5_OFFSET 0
#define HH503_PHY_CFG_TX_OFDM_80M_COEF5_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_80M_COEF6_LEN    10
#define HH503_PHY_CFG_TX_OFDM_80M_COEF6_OFFSET 17
#define HH503_PHY_CFG_TX_OFDM_80M_COEF6_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_80M_COEF7_LEN    10
#define HH503_PHY_CFG_TX_OFDM_80M_COEF7_OFFSET 0
#define HH503_PHY_CFG_TX_OFDM_80M_COEF7_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_80M_COEF8_LEN    11
#define HH503_PHY_CFG_TX_OFDM_80M_COEF8_OFFSET 16
#define HH503_PHY_CFG_TX_OFDM_80M_COEF8_MASK 0x7FF0000
#define HH503_PHY_CFG_TX_OFDM_40M_COEF0_LEN    10
#define HH503_PHY_CFG_TX_OFDM_40M_COEF0_OFFSET 17
#define HH503_PHY_CFG_TX_OFDM_40M_COEF0_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_40M_COEF1_LEN    10
#define HH503_PHY_CFG_TX_OFDM_40M_COEF1_OFFSET 0
#define HH503_PHY_CFG_TX_OFDM_40M_COEF1_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_40M_COEF2_LEN    10
#define HH503_PHY_CFG_TX_OFDM_40M_COEF2_OFFSET 17
#define HH503_PHY_CFG_TX_OFDM_40M_COEF2_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_40M_COEF3_LEN    10
#define HH503_PHY_CFG_TX_OFDM_40M_COEF3_OFFSET 0
#define HH503_PHY_CFG_TX_OFDM_40M_COEF3_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_40M_COEF4_LEN    10
#define HH503_PHY_CFG_TX_OFDM_40M_COEF4_OFFSET 17
#define HH503_PHY_CFG_TX_OFDM_40M_COEF4_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_40M_COEF5_LEN    10
#define HH503_PHY_CFG_TX_OFDM_40M_COEF5_OFFSET 0
#define HH503_PHY_CFG_TX_OFDM_40M_COEF5_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_40M_COEF6_LEN    10
#define HH503_PHY_CFG_TX_OFDM_40M_COEF6_OFFSET 17
#define HH503_PHY_CFG_TX_OFDM_40M_COEF6_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_40M_COEF7_LEN    10
#define HH503_PHY_CFG_TX_OFDM_40M_COEF7_OFFSET 0
#define HH503_PHY_CFG_TX_OFDM_40M_COEF7_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_40M_COEF8_LEN    10
#define HH503_PHY_CFG_TX_OFDM_40M_COEF8_OFFSET 0
#define HH503_PHY_CFG_TX_OFDM_40M_COEF8_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_20M_COEF0_LEN    10
#define HH503_PHY_CFG_TX_OFDM_20M_COEF0_OFFSET 17
#define HH503_PHY_CFG_TX_OFDM_20M_COEF0_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_20M_COEF1_LEN    10
#define HH503_PHY_CFG_TX_OFDM_20M_COEF1_OFFSET 0
#define HH503_PHY_CFG_TX_OFDM_20M_COEF1_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_20M_COEF2_LEN    10
#define HH503_PHY_CFG_TX_OFDM_20M_COEF2_OFFSET 17
#define HH503_PHY_CFG_TX_OFDM_20M_COEF2_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_20M_COEF3_LEN    10
#define HH503_PHY_CFG_TX_OFDM_20M_COEF3_OFFSET 0
#define HH503_PHY_CFG_TX_OFDM_20M_COEF3_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_20M_COEF4_LEN    10
#define HH503_PHY_CFG_TX_OFDM_20M_COEF4_OFFSET 17
#define HH503_PHY_CFG_TX_OFDM_20M_COEF4_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_20M_COEF5_LEN    10
#define HH503_PHY_CFG_TX_OFDM_20M_COEF5_OFFSET 0
#define HH503_PHY_CFG_TX_OFDM_20M_COEF5_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_20M_COEF6_LEN    10
#define HH503_PHY_CFG_TX_OFDM_20M_COEF6_OFFSET 17
#define HH503_PHY_CFG_TX_OFDM_20M_COEF6_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_20M_COEF7_LEN    10
#define HH503_PHY_CFG_TX_OFDM_20M_COEF7_OFFSET 0
#define HH503_PHY_CFG_TX_OFDM_20M_COEF7_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_20M_COEF8_LEN    10
#define HH503_PHY_CFG_TX_OFDM_20M_COEF8_OFFSET 0
#define HH503_PHY_CFG_TX_OFDM_20M_COEF8_MASK 0x3FF
#define HH503_PHY_CFG_TX_11B_40M_COEF0_LEN 10
#define HH503_PHY_CFG_TX_11B_40M_COEF0_OFFSET  17
#define HH503_PHY_CFG_TX_11B_40M_COEF0_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_11B_40M_COEF1_LEN 10
#define HH503_PHY_CFG_TX_11B_40M_COEF1_OFFSET  0
#define HH503_PHY_CFG_TX_11B_40M_COEF1_MASK 0x3FF
#define HH503_PHY_CFG_TX_11B_40M_COEF2_LEN 10
#define HH503_PHY_CFG_TX_11B_40M_COEF2_OFFSET  17
#define HH503_PHY_CFG_TX_11B_40M_COEF2_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_11B_40M_COEF3_LEN 10
#define HH503_PHY_CFG_TX_11B_40M_COEF3_OFFSET  0
#define HH503_PHY_CFG_TX_11B_40M_COEF3_MASK 0x3FF
#define HH503_PHY_CFG_TX_11B_40M_COEF4_LEN 10
#define HH503_PHY_CFG_TX_11B_40M_COEF4_OFFSET  17
#define HH503_PHY_CFG_TX_11B_40M_COEF4_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_11B_40M_COEF5_LEN 10
#define HH503_PHY_CFG_TX_11B_40M_COEF5_OFFSET  0
#define HH503_PHY_CFG_TX_11B_40M_COEF5_MASK 0x3FF
#define HH503_PHY_CFG_TX_11B_40M_COEF6_LEN 10
#define HH503_PHY_CFG_TX_11B_40M_COEF6_OFFSET  17
#define HH503_PHY_CFG_TX_11B_40M_COEF6_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_11B_40M_COEF7_LEN 10
#define HH503_PHY_CFG_TX_11B_40M_COEF7_OFFSET  0
#define HH503_PHY_CFG_TX_11B_40M_COEF7_MASK 0x3FF
#define HH503_PHY_CFG_TX_11B_40M_COEF8_LEN 10
#define HH503_PHY_CFG_TX_11B_40M_COEF8_OFFSET  0
#define HH503_PHY_CFG_TX_11B_40M_COEF8_MASK 0x3FF
#define HH503_PHY_RECORD_EN_LEN    2
#define HH503_PHY_RECORD_EN_OFFSET 27
#define HH503_PHY_RECORD_EN_MASK 0x18000000
#define HH503_PHY_EN_CHECK_STAGGER2_LEN    1
#define HH503_PHY_EN_CHECK_STAGGER2_OFFSET 26
#define HH503_PHY_EN_CHECK_STAGGER2_MASK 0x4000000
#define HH503_PHY_CFG_PULSE_NO_LEN 4
#define HH503_PHY_CFG_PULSE_NO_OFFSET  22
#define HH503_PHY_CFG_PULSE_NO_MASK 0x3C00000
#define HH503_PHY_EN_CHECK_STAGGER3_LEN    1
#define HH503_PHY_EN_CHECK_STAGGER3_OFFSET 21
#define HH503_PHY_EN_CHECK_STAGGER3_MASK 0x200000
#define HH503_PHY_CNT_TH_LEN   13
#define HH503_PHY_CNT_TH_OFFSET    0
#define HH503_PHY_CNT_TH_MASK 0x1FFF
#define HH503_PHY_TYPE0_MIN_INTVAL_LEN 13
#define HH503_PHY_TYPE0_MIN_INTVAL_OFFSET  16
#define HH503_PHY_TYPE0_MIN_INTVAL_MASK 0x1FFF0000
#define HH503_PHY_TYPE0_MAX_INTVAL_LEN 13
#define HH503_PHY_TYPE0_MAX_INTVAL_OFFSET  0
#define HH503_PHY_TYPE0_MAX_INTVAL_MASK 0x1FFF
#define HH503_PHY_CFG_BASEX2_MARGIN_LEN    4
#define HH503_PHY_CFG_BASEX2_MARGIN_OFFSET 8
#define HH503_PHY_CFG_BASEX2_MARGIN_MASK 0xF00
#define HH503_PHY_CFG_PERIOD_MARGIN_LEN    4
#define HH503_PHY_CFG_PERIOD_MARGIN_OFFSET 4
#define HH503_PHY_CFG_PERIOD_MARGIN_MASK 0xF0
#define HH503_PHY_CFG_PERIOD_PULSE_THR_LEN 4
#define HH503_PHY_CFG_PERIOD_PULSE_THR_OFFSET  0
#define HH503_PHY_CFG_PERIOD_PULSE_THR_MASK 0xF
#define HH503_PHY_TYPE1_MIN_INTVAL_LEN 13
#define HH503_PHY_TYPE1_MIN_INTVAL_OFFSET  16
#define HH503_PHY_TYPE1_MIN_INTVAL_MASK 0x1FFF0000
#define HH503_PHY_TYPE1_MAX_INTVAL_LEN 13
#define HH503_PHY_TYPE1_MAX_INTVAL_OFFSET  0
#define HH503_PHY_TYPE1_MAX_INTVAL_MASK 0x1FFF
#define HH503_PHY_TYPE2_MIN_INTVAL_LEN 13
#define HH503_PHY_TYPE2_MIN_INTVAL_OFFSET  16
#define HH503_PHY_TYPE2_MIN_INTVAL_MASK 0x1FFF0000
#define HH503_PHY_TYPE2_MAX_INTVAL_LEN 13
#define HH503_PHY_TYPE2_MAX_INTVAL_OFFSET  0
#define HH503_PHY_TYPE2_MAX_INTVAL_MASK 0x1FFF
#define HH503_PHY_TYPE3_MIN_INTVAL_LEN 13
#define HH503_PHY_TYPE3_MIN_INTVAL_OFFSET  16
#define HH503_PHY_TYPE3_MIN_INTVAL_MASK 0x1FFF0000
#define HH503_PHY_TYPE3_MAX_INTVAL_LEN 13
#define HH503_PHY_TYPE3_MAX_INTVAL_OFFSET  0
#define HH503_PHY_TYPE3_MAX_INTVAL_MASK 0x1FFF
#define HH503_PHY_CFG_BIG_ACI_2TH_80M_LEN  8
#define HH503_PHY_CFG_BIG_ACI_2TH_80M_OFFSET   24
#define HH503_PHY_CFG_BIG_ACI_2TH_80M_MASK 0xFF000000
#define HH503_PHY_CFG_BIG_ACI_1TH_80M_LEN  8
#define HH503_PHY_CFG_BIG_ACI_1TH_80M_OFFSET   16
#define HH503_PHY_CFG_BIG_ACI_1TH_80M_MASK 0xFF0000
#define HH503_PHY_CFG_BIG_ACI_2TH_40M_LEN  8
#define HH503_PHY_CFG_BIG_ACI_2TH_40M_OFFSET   8
#define HH503_PHY_CFG_BIG_ACI_2TH_40M_MASK 0xFF00
#define HH503_PHY_CFG_BIG_ACI_1TH_40M_LEN  8
#define HH503_PHY_CFG_BIG_ACI_1TH_40M_OFFSET   0
#define HH503_PHY_CFG_BIG_ACI_1TH_40M_MASK 0xFF
#define HH503_PHY_CFG_BIG_ACI_2TH_160M_LEN 8
#define HH503_PHY_CFG_BIG_ACI_2TH_160M_OFFSET  8
#define HH503_PHY_CFG_BIG_ACI_2TH_160M_MASK 0xFF00
#define HH503_PHY_CFG_BIG_ACI_1TH_160M_LEN 8
#define HH503_PHY_CFG_BIG_ACI_1TH_160M_OFFSET  0
#define HH503_PHY_CFG_BIG_ACI_1TH_160M_MASK 0xFF
#define HH503_PHY_TYPE4_MIN_INTVAL_LEN 13
#define HH503_PHY_TYPE4_MIN_INTVAL_OFFSET  16
#define HH503_PHY_TYPE4_MIN_INTVAL_MASK 0x1FFF0000
#define HH503_PHY_TYPE4_MAX_INTVAL_LEN 13
#define HH503_PHY_TYPE4_MAX_INTVAL_OFFSET  0
#define HH503_PHY_TYPE4_MAX_INTVAL_MASK 0x1FFF
#define HH503_PHY_TYPE5_MIN_INTVAL_LEN 13
#define HH503_PHY_TYPE5_MIN_INTVAL_OFFSET  16
#define HH503_PHY_TYPE5_MIN_INTVAL_MASK 0x1FFF0000
#define HH503_PHY_TYPE5_MAX_INTVAL_LEN 13
#define HH503_PHY_TYPE5_MAX_INTVAL_OFFSET  0
#define HH503_PHY_TYPE5_MAX_INTVAL_MASK 0x1FFF
#define HH503_PHY_STATE_CLR_EN_LEN 3
#define HH503_PHY_STATE_CLR_EN_OFFSET  28
#define HH503_PHY_STATE_CLR_EN_MASK 0x70000000
#define HH503_PHY_CTRL_RX_EN_LEN   1
#define HH503_PHY_CTRL_RX_EN_OFFSET    27
#define HH503_PHY_CTRL_RX_EN_MASK 0x8000000
#define HH503_PHY_CTRL_EN_LEN  1
#define HH503_PHY_CTRL_EN_OFFSET   26
#define HH503_PHY_CTRL_EN_MASK 0x4000000
#define HH503_PHY_TYPE6_MIN_INTVAL_LEN 13
#define HH503_PHY_TYPE6_MIN_INTVAL_OFFSET  13
#define HH503_PHY_TYPE6_MIN_INTVAL_MASK 0x3FFE000
#define HH503_PHY_TYPE6_MAX_INTVAL_LEN 13
#define HH503_PHY_TYPE6_MAX_INTVAL_OFFSET  0
#define HH503_PHY_TYPE6_MAX_INTVAL_MASK 0x1FFF
#define HH503_PHY_CFG_ADC_INTERPOLATED_BYPASS_LEN  1
#define HH503_PHY_CFG_ADC_INTERPOLATED_BYPASS_OFFSET   1
#define HH503_PHY_CFG_ADC_INTERPOLATED_BYPASS_MASK 0x2
#define HH503_PHY_CFG_ADC_IQ_SWITCH_LEN    1
#define HH503_PHY_CFG_ADC_IQ_SWITCH_OFFSET 0
#define HH503_PHY_CFG_ADC_IQ_SWITCH_MASK 0x1
#define HH503_PHY_CFG_NOPRI_OFDM_DET_FIR_WIN_LEN   3
#define HH503_PHY_CFG_NOPRI_OFDM_DET_FIR_WIN_OFFSET    25
#define HH503_PHY_CFG_NOPRI_OFDM_DET_FIR_WIN_MASK 0xE000000
#define HH503_PHY_CFG_NOPRI_OFDM_DET_FIR_TH_LEN    5
#define HH503_PHY_CFG_NOPRI_OFDM_DET_FIR_TH_OFFSET 20
#define HH503_PHY_CFG_NOPRI_OFDM_DET_FIR_TH_MASK 0x1F00000
#define HH503_PHY_CFG_CCA_BW_BYPASS_LEN    1
#define HH503_PHY_CFG_CCA_BW_BYPASS_OFFSET 19
#define HH503_PHY_CFG_CCA_BW_BYPASS_MASK 0x80000
#define HH503_PHY_CFG_NOPRI_OFDM_DET_WIN_LEN   3
#define HH503_PHY_CFG_NOPRI_OFDM_DET_WIN_OFFSET    16
#define HH503_PHY_CFG_NOPRI_OFDM_DET_WIN_MASK 0x70000
#define HH503_PHY_CFG_NOPRI_OFDM_DET_TH_LEN    5
#define HH503_PHY_CFG_NOPRI_OFDM_DET_TH_OFFSET 8
#define HH503_PHY_CFG_NOPRI_OFDM_DET_TH_MASK 0x1F00
#define HH503_PHY_CFG_NOPRI_OFDM_DET_BYPASS_LEN    1
#define HH503_PHY_CFG_NOPRI_OFDM_DET_BYPASS_OFFSET 0
#define HH503_PHY_CFG_NOPRI_OFDM_DET_BYPASS_MASK 0x1
#define HH503_PHY_CFG_LEN_TCK_STABLE_TH_LEN    8
#define HH503_PHY_CFG_LEN_TCK_STABLE_TH_OFFSET 0
#define HH503_PHY_CFG_LEN_TCK_STABLE_TH_MASK 0xFF
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM0_TH_LEN  10
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM0_TH_OFFSET   16
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM0_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM0_TH_LEN  10
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM0_TH_OFFSET   0
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM0_TH_MASK 0x3FF
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM1_TH_LEN  10
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM1_TH_OFFSET   16
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM1_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM1_TH_LEN  10
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM1_TH_OFFSET   0
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM1_TH_MASK 0x3FF
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM2_TH_LEN  10
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM2_TH_OFFSET   16
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM2_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM2_TH_LEN  10
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM2_TH_OFFSET   0
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM2_TH_MASK 0x3FF
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM3_TH_LEN  10
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM3_TH_OFFSET   16
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM3_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM3_TH_LEN  10
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM3_TH_OFFSET   0
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM3_TH_MASK 0x3FF
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM4_TH_LEN  10
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM4_TH_OFFSET   16
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM4_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM4_TH_LEN  10
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM4_TH_OFFSET   0
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM4_TH_MASK 0x3FF
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM5_TH_LEN  10
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM5_TH_OFFSET   16
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM5_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM5_TH_LEN  10
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM5_TH_OFFSET   0
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM5_TH_MASK 0x3FF
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM6_TH_LEN  10
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM6_TH_OFFSET   16
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA_CHGPTDBM6_TH_MASK 0x3FF0000
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM6_TH_LEN  10
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM6_TH_OFFSET   0
#define HH503_PHY_CFG_CH0_INTLNA_CHGPTDBM6_TH_MASK 0x3FF
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA0_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA0_GAIN_OFFSET  16
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA0_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_CH0_INTLNA0_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_INTLNA0_GAIN_OFFSET  0
#define HH503_PHY_CFG_CH0_INTLNA0_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA1_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA1_GAIN_OFFSET  16
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA1_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_CH0_INTLNA1_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_INTLNA1_GAIN_OFFSET  0
#define HH503_PHY_CFG_CH0_INTLNA1_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA2_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA2_GAIN_OFFSET  16
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA2_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_CH0_INTLNA2_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_INTLNA2_GAIN_OFFSET  0
#define HH503_PHY_CFG_CH0_INTLNA2_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA3_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA3_GAIN_OFFSET  16
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA3_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_CH0_INTLNA3_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_INTLNA3_GAIN_OFFSET  0
#define HH503_PHY_CFG_CH0_INTLNA3_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA4_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA4_GAIN_OFFSET  16
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA4_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_CH0_INTLNA4_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_INTLNA4_GAIN_OFFSET  0
#define HH503_PHY_CFG_CH0_INTLNA4_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA5_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA5_GAIN_OFFSET  16
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA5_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_CH0_INTLNA5_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_INTLNA5_GAIN_OFFSET  0
#define HH503_PHY_CFG_CH0_INTLNA5_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA6_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA6_GAIN_OFFSET  16
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA6_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_CH0_INTLNA6_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_INTLNA6_GAIN_OFFSET  0
#define HH503_PHY_CFG_CH0_INTLNA6_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA7_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA7_GAIN_OFFSET  16
#define HH503_PHY_CFG_CH0_EXTLNA1_INTLNA7_GAIN_MASK 0x3FF0000
#define HH503_PHY_CFG_CH0_INTLNA7_GAIN_LEN 10
#define HH503_PHY_CFG_CH0_INTLNA7_GAIN_OFFSET  0
#define HH503_PHY_CFG_CH0_INTLNA7_GAIN_MASK 0x3FF
#define HH503_PHY_CFG_71_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_71_LAST_ITERT_NUM_OFFSET 25
#define HH503_PHY_CFG_71_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_70_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_70_LAST_ITERT_NUM_OFFSET 20
#define HH503_PHY_CFG_70_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_69_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_69_LAST_ITERT_NUM_OFFSET 15
#define HH503_PHY_CFG_69_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_68_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_68_LAST_ITERT_NUM_OFFSET 10
#define HH503_PHY_CFG_68_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_67_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_67_LAST_ITERT_NUM_OFFSET 5
#define HH503_PHY_CFG_67_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_66_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_66_LAST_ITERT_NUM_OFFSET 0
#define HH503_PHY_CFG_66_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_77_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_77_LAST_ITERT_NUM_OFFSET 25
#define HH503_PHY_CFG_77_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_76_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_76_LAST_ITERT_NUM_OFFSET 20
#define HH503_PHY_CFG_76_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_75_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_75_LAST_ITERT_NUM_OFFSET 15
#define HH503_PHY_CFG_75_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_74_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_74_LAST_ITERT_NUM_OFFSET 10
#define HH503_PHY_CFG_74_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_73_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_73_LAST_ITERT_NUM_OFFSET 5
#define HH503_PHY_CFG_73_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_72_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_72_LAST_ITERT_NUM_OFFSET 0
#define HH503_PHY_CFG_72_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_83_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_83_LAST_ITERT_NUM_OFFSET 25
#define HH503_PHY_CFG_83_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_82_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_82_LAST_ITERT_NUM_OFFSET 20
#define HH503_PHY_CFG_82_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_81_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_81_LAST_ITERT_NUM_OFFSET 15
#define HH503_PHY_CFG_81_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_80_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_80_LAST_ITERT_NUM_OFFSET 10
#define HH503_PHY_CFG_80_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_79_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_79_LAST_ITERT_NUM_OFFSET 5
#define HH503_PHY_CFG_79_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_78_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_78_LAST_ITERT_NUM_OFFSET 0
#define HH503_PHY_CFG_78_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_89_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_89_LAST_ITERT_NUM_OFFSET 25
#define HH503_PHY_CFG_89_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_88_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_88_LAST_ITERT_NUM_OFFSET 20
#define HH503_PHY_CFG_88_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_87_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_87_LAST_ITERT_NUM_OFFSET 15
#define HH503_PHY_CFG_87_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_86_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_86_LAST_ITERT_NUM_OFFSET 10
#define HH503_PHY_CFG_86_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_85_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_85_LAST_ITERT_NUM_OFFSET 5
#define HH503_PHY_CFG_85_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_84_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_84_LAST_ITERT_NUM_OFFSET 0
#define HH503_PHY_CFG_84_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_95_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_95_LAST_ITERT_NUM_OFFSET 25
#define HH503_PHY_CFG_95_LAST_ITERT_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_94_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_94_LAST_ITERT_NUM_OFFSET 20
#define HH503_PHY_CFG_94_LAST_ITERT_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_93_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_93_LAST_ITERT_NUM_OFFSET 15
#define HH503_PHY_CFG_93_LAST_ITERT_NUM_MASK 0xF8000
#define HH503_PHY_CFG_92_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_92_LAST_ITERT_NUM_OFFSET 10
#define HH503_PHY_CFG_92_LAST_ITERT_NUM_MASK 0x7C00
#define HH503_PHY_CFG_91_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_91_LAST_ITERT_NUM_OFFSET 5
#define HH503_PHY_CFG_91_LAST_ITERT_NUM_MASK 0x3E0
#define HH503_PHY_CFG_90_LAST_ITERT_NUM_LEN    5
#define HH503_PHY_CFG_90_LAST_ITERT_NUM_OFFSET 0
#define HH503_PHY_CFG_90_LAST_ITERT_NUM_MASK 0x1F
#define HH503_PHY_CFG_31_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_31_INCR_FRQ_CASE_OFFSET  31
#define HH503_PHY_CFG_31_INCR_FRQ_CASE_MASK 0x80000000
#define HH503_PHY_CFG_30_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_30_INCR_FRQ_CASE_OFFSET  30
#define HH503_PHY_CFG_30_INCR_FRQ_CASE_MASK 0x40000000
#define HH503_PHY_CFG_29_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_29_INCR_FRQ_CASE_OFFSET  29
#define HH503_PHY_CFG_29_INCR_FRQ_CASE_MASK 0x20000000
#define HH503_PHY_CFG_28_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_28_INCR_FRQ_CASE_OFFSET  28
#define HH503_PHY_CFG_28_INCR_FRQ_CASE_MASK 0x10000000
#define HH503_PHY_CFG_27_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_27_INCR_FRQ_CASE_OFFSET  27
#define HH503_PHY_CFG_27_INCR_FRQ_CASE_MASK 0x8000000
#define HH503_PHY_CFG_26_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_26_INCR_FRQ_CASE_OFFSET  26
#define HH503_PHY_CFG_26_INCR_FRQ_CASE_MASK 0x4000000
#define HH503_PHY_CFG_25_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_25_INCR_FRQ_CASE_OFFSET  25
#define HH503_PHY_CFG_25_INCR_FRQ_CASE_MASK 0x2000000
#define HH503_PHY_CFG_24_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_24_INCR_FRQ_CASE_OFFSET  24
#define HH503_PHY_CFG_24_INCR_FRQ_CASE_MASK 0x1000000
#define HH503_PHY_CFG_23_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_23_INCR_FRQ_CASE_OFFSET  23
#define HH503_PHY_CFG_23_INCR_FRQ_CASE_MASK 0x800000
#define HH503_PHY_CFG_22_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_22_INCR_FRQ_CASE_OFFSET  22
#define HH503_PHY_CFG_22_INCR_FRQ_CASE_MASK 0x400000
#define HH503_PHY_CFG_21_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_21_INCR_FRQ_CASE_OFFSET  21
#define HH503_PHY_CFG_21_INCR_FRQ_CASE_MASK 0x200000
#define HH503_PHY_CFG_20_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_20_INCR_FRQ_CASE_OFFSET  20
#define HH503_PHY_CFG_20_INCR_FRQ_CASE_MASK 0x100000
#define HH503_PHY_CFG_19_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_19_INCR_FRQ_CASE_OFFSET  19
#define HH503_PHY_CFG_19_INCR_FRQ_CASE_MASK 0x80000
#define HH503_PHY_CFG_18_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_18_INCR_FRQ_CASE_OFFSET  18
#define HH503_PHY_CFG_18_INCR_FRQ_CASE_MASK 0x40000
#define HH503_PHY_CFG_17_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_17_INCR_FRQ_CASE_OFFSET  17
#define HH503_PHY_CFG_17_INCR_FRQ_CASE_MASK 0x20000
#define HH503_PHY_CFG_16_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_16_INCR_FRQ_CASE_OFFSET  16
#define HH503_PHY_CFG_16_INCR_FRQ_CASE_MASK 0x10000
#define HH503_PHY_CFG_15_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_15_INCR_FRQ_CASE_OFFSET  15
#define HH503_PHY_CFG_15_INCR_FRQ_CASE_MASK 0x8000
#define HH503_PHY_CFG_14_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_14_INCR_FRQ_CASE_OFFSET  14
#define HH503_PHY_CFG_14_INCR_FRQ_CASE_MASK 0x4000
#define HH503_PHY_CFG_13_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_13_INCR_FRQ_CASE_OFFSET  13
#define HH503_PHY_CFG_13_INCR_FRQ_CASE_MASK 0x2000
#define HH503_PHY_CFG_12_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_12_INCR_FRQ_CASE_OFFSET  12
#define HH503_PHY_CFG_12_INCR_FRQ_CASE_MASK 0x1000
#define HH503_PHY_CFG_11_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_11_INCR_FRQ_CASE_OFFSET  11
#define HH503_PHY_CFG_11_INCR_FRQ_CASE_MASK 0x800
#define HH503_PHY_CFG_10_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_10_INCR_FRQ_CASE_OFFSET  10
#define HH503_PHY_CFG_10_INCR_FRQ_CASE_MASK 0x400
#define HH503_PHY_CFG_9_INCR_FRQ_CASE_LEN  1
#define HH503_PHY_CFG_9_INCR_FRQ_CASE_OFFSET   9
#define HH503_PHY_CFG_9_INCR_FRQ_CASE_MASK 0x200
#define HH503_PHY_CFG_8_INCR_FRQ_CASE_LEN  1
#define HH503_PHY_CFG_8_INCR_FRQ_CASE_OFFSET   8
#define HH503_PHY_CFG_8_INCR_FRQ_CASE_MASK 0x100
#define HH503_PHY_CFG_7_INCR_FRQ_CASE_LEN  1
#define HH503_PHY_CFG_7_INCR_FRQ_CASE_OFFSET   7
#define HH503_PHY_CFG_7_INCR_FRQ_CASE_MASK 0x80
#define HH503_PHY_CFG_6_INCR_FRQ_CASE_LEN  1
#define HH503_PHY_CFG_6_INCR_FRQ_CASE_OFFSET   6
#define HH503_PHY_CFG_6_INCR_FRQ_CASE_MASK 0x40
#define HH503_PHY_CFG_5_INCR_FRQ_CASE_LEN  1
#define HH503_PHY_CFG_5_INCR_FRQ_CASE_OFFSET   5
#define HH503_PHY_CFG_5_INCR_FRQ_CASE_MASK 0x20
#define HH503_PHY_CFG_4_INCR_FRQ_CASE_LEN  1
#define HH503_PHY_CFG_4_INCR_FRQ_CASE_OFFSET   4
#define HH503_PHY_CFG_4_INCR_FRQ_CASE_MASK 0x10
#define HH503_PHY_CFG_3_INCR_FRQ_CASE_LEN  1
#define HH503_PHY_CFG_3_INCR_FRQ_CASE_OFFSET   3
#define HH503_PHY_CFG_3_INCR_FRQ_CASE_MASK 0x8
#define HH503_PHY_CFG_2_INCR_FRQ_CASE_LEN  1
#define HH503_PHY_CFG_2_INCR_FRQ_CASE_OFFSET   2
#define HH503_PHY_CFG_2_INCR_FRQ_CASE_MASK 0x4
#define HH503_PHY_CFG_1_INCR_FRQ_CASE_LEN  1
#define HH503_PHY_CFG_1_INCR_FRQ_CASE_OFFSET   1
#define HH503_PHY_CFG_1_INCR_FRQ_CASE_MASK 0x2
#define HH503_PHY_CFG_0_INCR_FRQ_CASE_LEN  1
#define HH503_PHY_CFG_0_INCR_FRQ_CASE_OFFSET   0
#define HH503_PHY_CFG_0_INCR_FRQ_CASE_MASK 0x1
#define HH503_PHY_CFG_63_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_63_INCR_FRQ_CASE_OFFSET  31
#define HH503_PHY_CFG_63_INCR_FRQ_CASE_MASK 0x80000000
#define HH503_PHY_CFG_62_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_62_INCR_FRQ_CASE_OFFSET  30
#define HH503_PHY_CFG_62_INCR_FRQ_CASE_MASK 0x40000000
#define HH503_PHY_CFG_61_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_61_INCR_FRQ_CASE_OFFSET  29
#define HH503_PHY_CFG_61_INCR_FRQ_CASE_MASK 0x20000000
#define HH503_PHY_CFG_60_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_60_INCR_FRQ_CASE_OFFSET  28
#define HH503_PHY_CFG_60_INCR_FRQ_CASE_MASK 0x10000000
#define HH503_PHY_CFG_59_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_59_INCR_FRQ_CASE_OFFSET  27
#define HH503_PHY_CFG_59_INCR_FRQ_CASE_MASK 0x8000000
#define HH503_PHY_CFG_58_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_58_INCR_FRQ_CASE_OFFSET  26
#define HH503_PHY_CFG_58_INCR_FRQ_CASE_MASK 0x4000000
#define HH503_PHY_CFG_57_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_57_INCR_FRQ_CASE_OFFSET  25
#define HH503_PHY_CFG_57_INCR_FRQ_CASE_MASK 0x2000000
#define HH503_PHY_CFG_56_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_56_INCR_FRQ_CASE_OFFSET  24
#define HH503_PHY_CFG_56_INCR_FRQ_CASE_MASK 0x1000000
#define HH503_PHY_CFG_55_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_55_INCR_FRQ_CASE_OFFSET  23
#define HH503_PHY_CFG_55_INCR_FRQ_CASE_MASK 0x800000
#define HH503_PHY_CFG_54_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_54_INCR_FRQ_CASE_OFFSET  22
#define HH503_PHY_CFG_54_INCR_FRQ_CASE_MASK 0x400000
#define HH503_PHY_CFG_53_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_53_INCR_FRQ_CASE_OFFSET  21
#define HH503_PHY_CFG_53_INCR_FRQ_CASE_MASK 0x200000
#define HH503_PHY_CFG_52_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_52_INCR_FRQ_CASE_OFFSET  20
#define HH503_PHY_CFG_52_INCR_FRQ_CASE_MASK 0x100000
#define HH503_PHY_CFG_51_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_51_INCR_FRQ_CASE_OFFSET  19
#define HH503_PHY_CFG_51_INCR_FRQ_CASE_MASK 0x80000
#define HH503_PHY_CFG_50_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_50_INCR_FRQ_CASE_OFFSET  18
#define HH503_PHY_CFG_50_INCR_FRQ_CASE_MASK 0x40000
#define HH503_PHY_CFG_49_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_49_INCR_FRQ_CASE_OFFSET  17
#define HH503_PHY_CFG_49_INCR_FRQ_CASE_MASK 0x20000
#define HH503_PHY_CFG_48_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_48_INCR_FRQ_CASE_OFFSET  16
#define HH503_PHY_CFG_48_INCR_FRQ_CASE_MASK 0x10000
#define HH503_PHY_CFG_47_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_47_INCR_FRQ_CASE_OFFSET  15
#define HH503_PHY_CFG_47_INCR_FRQ_CASE_MASK 0x8000
#define HH503_PHY_CFG_46_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_46_INCR_FRQ_CASE_OFFSET  14
#define HH503_PHY_CFG_46_INCR_FRQ_CASE_MASK 0x4000
#define HH503_PHY_CFG_45_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_45_INCR_FRQ_CASE_OFFSET  13
#define HH503_PHY_CFG_45_INCR_FRQ_CASE_MASK 0x2000
#define HH503_PHY_CFG_44_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_44_INCR_FRQ_CASE_OFFSET  12
#define HH503_PHY_CFG_44_INCR_FRQ_CASE_MASK 0x1000
#define HH503_PHY_CFG_43_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_43_INCR_FRQ_CASE_OFFSET  11
#define HH503_PHY_CFG_43_INCR_FRQ_CASE_MASK 0x800
#define HH503_PHY_CFG_42_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_42_INCR_FRQ_CASE_OFFSET  10
#define HH503_PHY_CFG_42_INCR_FRQ_CASE_MASK 0x400
#define HH503_PHY_CFG_41_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_41_INCR_FRQ_CASE_OFFSET  9
#define HH503_PHY_CFG_41_INCR_FRQ_CASE_MASK 0x200
#define HH503_PHY_CFG_40_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_40_INCR_FRQ_CASE_OFFSET  8
#define HH503_PHY_CFG_40_INCR_FRQ_CASE_MASK 0x100
#define HH503_PHY_CFG_39_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_39_INCR_FRQ_CASE_OFFSET  7
#define HH503_PHY_CFG_39_INCR_FRQ_CASE_MASK 0x80
#define HH503_PHY_CFG_38_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_38_INCR_FRQ_CASE_OFFSET  6
#define HH503_PHY_CFG_38_INCR_FRQ_CASE_MASK 0x40
#define HH503_PHY_CFG_37_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_37_INCR_FRQ_CASE_OFFSET  5
#define HH503_PHY_CFG_37_INCR_FRQ_CASE_MASK 0x20
#define HH503_PHY_CFG_36_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_36_INCR_FRQ_CASE_OFFSET  4
#define HH503_PHY_CFG_36_INCR_FRQ_CASE_MASK 0x10
#define HH503_PHY_CFG_35_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_35_INCR_FRQ_CASE_OFFSET  3
#define HH503_PHY_CFG_35_INCR_FRQ_CASE_MASK 0x8
#define HH503_PHY_CFG_34_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_34_INCR_FRQ_CASE_OFFSET  2
#define HH503_PHY_CFG_34_INCR_FRQ_CASE_MASK 0x4
#define HH503_PHY_CFG_33_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_33_INCR_FRQ_CASE_OFFSET  1
#define HH503_PHY_CFG_33_INCR_FRQ_CASE_MASK 0x2
#define HH503_PHY_CFG_32_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_32_INCR_FRQ_CASE_OFFSET  0
#define HH503_PHY_CFG_32_INCR_FRQ_CASE_MASK 0x1
#define HH503_PHY_CFG_95_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_95_INCR_FRQ_CASE_OFFSET  31
#define HH503_PHY_CFG_95_INCR_FRQ_CASE_MASK 0x80000000
#define HH503_PHY_CFG_94_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_94_INCR_FRQ_CASE_OFFSET  30
#define HH503_PHY_CFG_94_INCR_FRQ_CASE_MASK 0x40000000
#define HH503_PHY_CFG_93_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_93_INCR_FRQ_CASE_OFFSET  29
#define HH503_PHY_CFG_93_INCR_FRQ_CASE_MASK 0x20000000
#define HH503_PHY_CFG_92_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_92_INCR_FRQ_CASE_OFFSET  28
#define HH503_PHY_CFG_92_INCR_FRQ_CASE_MASK 0x10000000
#define HH503_PHY_CFG_91_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_91_INCR_FRQ_CASE_OFFSET  27
#define HH503_PHY_CFG_91_INCR_FRQ_CASE_MASK 0x8000000
#define HH503_PHY_CFG_90_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_90_INCR_FRQ_CASE_OFFSET  26
#define HH503_PHY_CFG_90_INCR_FRQ_CASE_MASK 0x4000000
#define HH503_PHY_CFG_89_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_89_INCR_FRQ_CASE_OFFSET  25
#define HH503_PHY_CFG_89_INCR_FRQ_CASE_MASK 0x2000000
#define HH503_PHY_CFG_88_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_88_INCR_FRQ_CASE_OFFSET  24
#define HH503_PHY_CFG_88_INCR_FRQ_CASE_MASK 0x1000000
#define HH503_PHY_CFG_87_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_87_INCR_FRQ_CASE_OFFSET  23
#define HH503_PHY_CFG_87_INCR_FRQ_CASE_MASK 0x800000
#define HH503_PHY_CFG_86_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_86_INCR_FRQ_CASE_OFFSET  22
#define HH503_PHY_CFG_86_INCR_FRQ_CASE_MASK 0x400000
#define HH503_PHY_CFG_85_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_85_INCR_FRQ_CASE_OFFSET  21
#define HH503_PHY_CFG_85_INCR_FRQ_CASE_MASK 0x200000
#define HH503_PHY_CFG_84_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_84_INCR_FRQ_CASE_OFFSET  20
#define HH503_PHY_CFG_84_INCR_FRQ_CASE_MASK 0x100000
#define HH503_PHY_CFG_83_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_83_INCR_FRQ_CASE_OFFSET  19
#define HH503_PHY_CFG_83_INCR_FRQ_CASE_MASK 0x80000
#define HH503_PHY_CFG_82_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_82_INCR_FRQ_CASE_OFFSET  18
#define HH503_PHY_CFG_82_INCR_FRQ_CASE_MASK 0x40000
#define HH503_PHY_CFG_81_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_81_INCR_FRQ_CASE_OFFSET  17
#define HH503_PHY_CFG_81_INCR_FRQ_CASE_MASK 0x20000
#define HH503_PHY_CFG_80_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_80_INCR_FRQ_CASE_OFFSET  16
#define HH503_PHY_CFG_80_INCR_FRQ_CASE_MASK 0x10000
#define HH503_PHY_CFG_79_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_79_INCR_FRQ_CASE_OFFSET  15
#define HH503_PHY_CFG_79_INCR_FRQ_CASE_MASK 0x8000
#define HH503_PHY_CFG_78_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_78_INCR_FRQ_CASE_OFFSET  14
#define HH503_PHY_CFG_78_INCR_FRQ_CASE_MASK 0x4000
#define HH503_PHY_CFG_77_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_77_INCR_FRQ_CASE_OFFSET  13
#define HH503_PHY_CFG_77_INCR_FRQ_CASE_MASK 0x2000
#define HH503_PHY_CFG_76_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_76_INCR_FRQ_CASE_OFFSET  12
#define HH503_PHY_CFG_76_INCR_FRQ_CASE_MASK 0x1000
#define HH503_PHY_CFG_75_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_75_INCR_FRQ_CASE_OFFSET  11
#define HH503_PHY_CFG_75_INCR_FRQ_CASE_MASK 0x800
#define HH503_PHY_CFG_74_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_74_INCR_FRQ_CASE_OFFSET  10
#define HH503_PHY_CFG_74_INCR_FRQ_CASE_MASK 0x400
#define HH503_PHY_CFG_73_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_73_INCR_FRQ_CASE_OFFSET  9
#define HH503_PHY_CFG_73_INCR_FRQ_CASE_MASK 0x200
#define HH503_PHY_CFG_72_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_72_INCR_FRQ_CASE_OFFSET  8
#define HH503_PHY_CFG_72_INCR_FRQ_CASE_MASK 0x100
#define HH503_PHY_CFG_71_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_71_INCR_FRQ_CASE_OFFSET  7
#define HH503_PHY_CFG_71_INCR_FRQ_CASE_MASK 0x80
#define HH503_PHY_CFG_70_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_70_INCR_FRQ_CASE_OFFSET  6
#define HH503_PHY_CFG_70_INCR_FRQ_CASE_MASK 0x40
#define HH503_PHY_CFG_69_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_69_INCR_FRQ_CASE_OFFSET  5
#define HH503_PHY_CFG_69_INCR_FRQ_CASE_MASK 0x20
#define HH503_PHY_CFG_68_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_68_INCR_FRQ_CASE_OFFSET  4
#define HH503_PHY_CFG_68_INCR_FRQ_CASE_MASK 0x10
#define HH503_PHY_CFG_67_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_67_INCR_FRQ_CASE_OFFSET  3
#define HH503_PHY_CFG_67_INCR_FRQ_CASE_MASK 0x8
#define HH503_PHY_CFG_66_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_66_INCR_FRQ_CASE_OFFSET  2
#define HH503_PHY_CFG_66_INCR_FRQ_CASE_MASK 0x4
#define HH503_PHY_CFG_65_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_65_INCR_FRQ_CASE_OFFSET  1
#define HH503_PHY_CFG_65_INCR_FRQ_CASE_MASK 0x2
#define HH503_PHY_CFG_64_INCR_FRQ_CASE_LEN 1
#define HH503_PHY_CFG_64_INCR_FRQ_CASE_OFFSET  0
#define HH503_PHY_CFG_64_INCR_FRQ_CASE_MASK 0x1
#define HH503_PHY_CFG_PRI20_LG_MIN_SEL_LEN 1
#define HH503_PHY_CFG_PRI20_LG_MIN_SEL_OFFSET  14
#define HH503_PHY_CFG_PRI20_LG_MIN_SEL_MASK 0x4000
#define HH503_PHY_CFG_UNLOCK7_SYNC_INUSE_SEL_LEN   1
#define HH503_PHY_CFG_UNLOCK7_SYNC_INUSE_SEL_OFFSET    13
#define HH503_PHY_CFG_UNLOCK7_SYNC_INUSE_SEL_MASK 0x2000
#define HH503_PHY_CFG_INIT_AGC_LOCK_TIMES_LEN  13
#define HH503_PHY_CFG_INIT_AGC_LOCK_TIMES_OFFSET   0
#define HH503_PHY_CFG_INIT_AGC_LOCK_TIMES_MASK 0x1FFF
#define HH503_PHY_CFG_11AX_STAID_PRIORITY_LEN  3
#define HH503_PHY_CFG_11AX_STAID_PRIORITY_OFFSET   24
#define HH503_PHY_CFG_11AX_STAID_PRIORITY_MASK 0x7000000
#define HH503_PHY_CFG_11AX_MULTI_BSS_EN_LEN    1
#define HH503_PHY_CFG_11AX_MULTI_BSS_EN_OFFSET 23
#define HH503_PHY_CFG_11AX_MULTI_BSS_EN_MASK 0x800000
#define HH503_PHY_CFG_11AX_GROUP_STA_ID_LEN    11
#define HH503_PHY_CFG_11AX_GROUP_STA_ID_OFFSET 12
#define HH503_PHY_CFG_11AX_GROUP_STA_ID_MASK 0x7FF000
#define HH503_PHY_CFG_AX_RSV_CHK_EN_LEN    1
#define HH503_PHY_CFG_AX_RSV_CHK_EN_OFFSET 11
#define HH503_PHY_CFG_AX_RSV_CHK_EN_MASK 0x800
#define HH503_PHY_CFG_11AX_STA_ID_LEN  11
#define HH503_PHY_CFG_11AX_STA_ID_OFFSET   0
#define HH503_PHY_CFG_11AX_STA_ID_MASK 0x7FF
#define HH503_PHY_HI_PIN_UNLOCK_LEN    1
#define HH503_PHY_HI_PIN_UNLOCK_OFFSET 2
#define HH503_PHY_HI_PIN_UNLOCK_MASK 0x4
#define HH503_PHY_LO_PIN_UNLOCK_LEN    1
#define HH503_PHY_LO_PIN_UNLOCK_OFFSET 1
#define HH503_PHY_LO_PIN_UNLOCK_MASK 0x2
#define HH503_PHY_AGC_LOCK_POS_LEN 1
#define HH503_PHY_AGC_LOCK_POS_OFFSET  0
#define HH503_PHY_AGC_LOCK_POS_MASK 0x1
#define HH503_PHY_RPT_SNR_EST_LEN  18
#define HH503_PHY_RPT_SNR_EST_OFFSET   0
#define HH503_PHY_RPT_SNR_EST_MASK 0x3FFFF
#define HH503_PHY_PHY_RX_EN_1CH_LEN    1
#define HH503_PHY_PHY_RX_EN_1CH_OFFSET 7
#define HH503_PHY_PHY_RX_EN_1CH_MASK 0x80
#define HH503_PHY_PHY_TX_EN_1CH_LEN    1
#define HH503_PHY_PHY_TX_EN_1CH_OFFSET 6
#define HH503_PHY_PHY_TX_EN_1CH_MASK 0x40
#define HH503_PHY_RF_RX_EN_1CH_LEN 1
#define HH503_PHY_RF_RX_EN_1CH_OFFSET  5
#define HH503_PHY_RF_RX_EN_1CH_MASK 0x20
#define HH503_PHY_RF_TX_EN_1CH_LEN 1
#define HH503_PHY_RF_TX_EN_1CH_OFFSET  4
#define HH503_PHY_RF_TX_EN_1CH_MASK 0x10
#define HH503_PHY_PHY_RX_EN_0CH_LEN    1
#define HH503_PHY_PHY_RX_EN_0CH_OFFSET 3
#define HH503_PHY_PHY_RX_EN_0CH_MASK 0x8
#define HH503_PHY_PHY_TX_EN_0CH_LEN    1
#define HH503_PHY_PHY_TX_EN_0CH_OFFSET 2
#define HH503_PHY_PHY_TX_EN_0CH_MASK 0x4
#define HH503_PHY_RF_RX_EN_0CH_LEN 1
#define HH503_PHY_RF_RX_EN_0CH_OFFSET  1
#define HH503_PHY_RF_RX_EN_0CH_MASK 0x2
#define HH503_PHY_RF_TX_EN_0CH_LEN 1
#define HH503_PHY_RF_TX_EN_0CH_OFFSET  0
#define HH503_PHY_RF_TX_EN_0CH_MASK 0x1
#define HH503_PHY_RPT_DC_OFFSET_0I_LEN 10
#define HH503_PHY_RPT_DC_OFFSET_0I_OFFSET  10
#define HH503_PHY_RPT_DC_OFFSET_0I_MASK 0xFFC00
#define HH503_PHY_RPT_DC_OFFSET_0Q_LEN 10
#define HH503_PHY_RPT_DC_OFFSET_0Q_OFFSET  0
#define HH503_PHY_RPT_DC_OFFSET_0Q_MASK 0x3FF
#define HH503_PHY_RPT_DC_OFFSET_1I_LEN 10
#define HH503_PHY_RPT_DC_OFFSET_1I_OFFSET  10
#define HH503_PHY_RPT_DC_OFFSET_1I_MASK 0xFFC00
#define HH503_PHY_RPT_DC_OFFSET_1Q_LEN 10
#define HH503_PHY_RPT_DC_OFFSET_1Q_OFFSET  0
#define HH503_PHY_RPT_DC_OFFSET_1Q_MASK 0x3FF
#define HH503_PHY_DIGITAL_CODE_OUT_0CH_LEN 5
#define HH503_PHY_DIGITAL_CODE_OUT_0CH_OFFSET  24
#define HH503_PHY_DIGITAL_CODE_OUT_0CH_MASK 0x1F000000
#define HH503_PHY_VGA_CODE_OUT_0CH_LEN 6
#define HH503_PHY_VGA_CODE_OUT_0CH_OFFSET  16
#define HH503_PHY_VGA_CODE_OUT_0CH_MASK 0x3F0000
#define HH503_PHY_LNA_CODE_OUT_0CH_LEN 4
#define HH503_PHY_LNA_CODE_OUT_0CH_OFFSET  12
#define HH503_PHY_LNA_CODE_OUT_0CH_MASK 0xF000
#define HH503_PHY_ADC_PIN_0CH_LEN  9
#define HH503_PHY_ADC_PIN_0CH_OFFSET   0
#define HH503_PHY_ADC_PIN_0CH_MASK 0x1FF
#define HH503_PHY_DIGITAL_CODE_OUT_LEN 5
#define HH503_PHY_DIGITAL_CODE_OUT_OFFSET  24
#define HH503_PHY_DIGITAL_CODE_OUT_MASK 0x1F000000
#define HH503_PHY_VGA_CODE_OUT_LEN 6
#define HH503_PHY_VGA_CODE_OUT_OFFSET  16
#define HH503_PHY_VGA_CODE_OUT_MASK 0x3F0000
#define HH503_PHY_LNA_CODE_OUT_LEN 4
#define HH503_PHY_LNA_CODE_OUT_OFFSET  12
#define HH503_PHY_LNA_CODE_OUT_MASK 0xF000
#define HH503_PHY_ADC_PIN_LEN  9
#define HH503_PHY_ADC_PIN_OFFSET   0
#define HH503_PHY_ADC_PIN_MASK 0x1FF
#define HH503_PHY_RPT_PRI20_CCA_STA_LEN    1
#define HH503_PHY_RPT_PRI20_CCA_STA_OFFSET 7
#define HH503_PHY_RPT_PRI20_CCA_STA_MASK 0x80
#define HH503_PHY_RPT_SEC20_CCA_STA_LEN    1
#define HH503_PHY_RPT_SEC20_CCA_STA_OFFSET 6
#define HH503_PHY_RPT_SEC20_CCA_STA_MASK 0x40
#define HH503_PHY_RPT_SEC40_CCA_STA_LEN    1
#define HH503_PHY_RPT_SEC40_CCA_STA_OFFSET 5
#define HH503_PHY_RPT_SEC40_CCA_STA_MASK 0x20
#define HH503_PHY_RPT_SEC80_CCA_STA_LEN    1
#define HH503_PHY_RPT_SEC80_CCA_STA_OFFSET 4
#define HH503_PHY_RPT_SEC80_CCA_STA_MASK 0x10
#define HH503_PHY_RPT_PRI20_CCA_LEN    1
#define HH503_PHY_RPT_PRI20_CCA_OFFSET 3
#define HH503_PHY_RPT_PRI20_CCA_MASK 0x8
#define HH503_PHY_RPT_SEC20_CCA_LEN    1
#define HH503_PHY_RPT_SEC20_CCA_OFFSET 2
#define HH503_PHY_RPT_SEC20_CCA_MASK 0x4
#define HH503_PHY_RPT_SEC40_CCA_LEN    1
#define HH503_PHY_RPT_SEC40_CCA_OFFSET 1
#define HH503_PHY_RPT_SEC40_CCA_MASK 0x2
#define HH503_PHY_RPT_SEC80_CCA_LEN    1
#define HH503_PHY_RPT_SEC80_CCA_OFFSET 0
#define HH503_PHY_RPT_SEC80_CCA_MASK 0x1
#define HH503_PHY_RPT_PRI20_IDLE_PWR_LEN   8
#define HH503_PHY_RPT_PRI20_IDLE_PWR_OFFSET    0
#define HH503_PHY_RPT_PRI20_IDLE_PWR_MASK 0xFF
#define HH503_PHY_RPT_PRI40_IDLE_PWR_LEN   8
#define HH503_PHY_RPT_PRI40_IDLE_PWR_OFFSET    0
#define HH503_PHY_RPT_PRI40_IDLE_PWR_MASK 0xFF
#define HH503_PHY_RPT_PRI160_IDLE_PWR_LEN  8
#define HH503_PHY_RPT_PRI160_IDLE_PWR_OFFSET   8
#define HH503_PHY_RPT_PRI160_IDLE_PWR_MASK 0xFF00
#define HH503_PHY_RPT_PRI80_IDLE_PWR_LEN   8
#define HH503_PHY_RPT_PRI80_IDLE_PWR_OFFSET    0
#define HH503_PHY_RPT_PRI80_IDLE_PWR_MASK 0xFF
#define HH503_PHY_OUTUNIDSIGNALENERDET_LEN 1
#define HH503_PHY_OUTUNIDSIGNALENERDET_OFFSET  11
#define HH503_PHY_OUTUNIDSIGNALENERDET_MASK 0x800
#define HH503_PHY_OUTOFDMPREAMBDET_LEN 1
#define HH503_PHY_OUTOFDMPREAMBDET_OFFSET  10
#define HH503_PHY_OUTOFDMPREAMBDET_MASK 0x400
#define HH503_PHY_RADAR_TYPE_LEN   4
#define HH503_PHY_RADAR_TYPE_OFFSET    6
#define HH503_PHY_RADAR_TYPE_MASK 0x3C0
#define HH503_PHY_RADAR_BWPOS_LEN  3
#define HH503_PHY_RADAR_BWPOS_OFFSET   3
#define HH503_PHY_RADAR_BWPOS_MASK 0x38
#define HH503_PHY_RADAR_BWINFO_LEN 2
#define HH503_PHY_RADAR_BWINFO_OFFSET  1
#define HH503_PHY_RADAR_BWINFO_MASK 0x6
#define HH503_PHY_RPT_FTM_MAX_PRE3_POWER_LEN   13
#define HH503_PHY_RPT_FTM_MAX_PRE3_POWER_OFFSET    16
#define HH503_PHY_RPT_FTM_MAX_PRE3_POWER_MASK 0x1FFF0000
#define HH503_PHY_RPT_FTM_MAX_PRE2_POWER_LEN   13
#define HH503_PHY_RPT_FTM_MAX_PRE2_POWER_OFFSET    0
#define HH503_PHY_RPT_FTM_MAX_PRE2_POWER_MASK 0x1FFF
#define HH503_PHY_RPT_FTM_MAX_PRE5_POWER_LEN   13
#define HH503_PHY_RPT_FTM_MAX_PRE5_POWER_OFFSET    16
#define HH503_PHY_RPT_FTM_MAX_PRE5_POWER_MASK 0x1FFF0000
#define HH503_PHY_RPT_FTM_MAX_PRE4_POWER_LEN   13
#define HH503_PHY_RPT_FTM_MAX_PRE4_POWER_OFFSET    0
#define HH503_PHY_RPT_FTM_MAX_PRE4_POWER_MASK 0x1FFF
#define HH503_PHY_RPT_DBM_80SEC_LEN    8
#define HH503_PHY_RPT_DBM_80SEC_OFFSET 24
#define HH503_PHY_RPT_DBM_80SEC_MASK 0xFF000000
#define HH503_PHY_RPT_DBM_40SEC_LEN    8
#define HH503_PHY_RPT_DBM_40SEC_OFFSET 16
#define HH503_PHY_RPT_DBM_40SEC_MASK 0xFF0000
#define HH503_PHY_RPT_DBM_20SEC_LEN    8
#define HH503_PHY_RPT_DBM_20SEC_OFFSET 8
#define HH503_PHY_RPT_DBM_20SEC_MASK 0xFF00
#define HH503_PHY_RPT_DBM_20PRI_LEN    8
#define HH503_PHY_RPT_DBM_20PRI_OFFSET 0
#define HH503_PHY_RPT_DBM_20PRI_MASK 0xFF
#define HH503_PHY_RPT_RSSI_MWO_LEN 8
#define HH503_PHY_RPT_RSSI_MWO_OFFSET  0
#define HH503_PHY_RPT_RSSI_MWO_MASK 0xFF
#define HH503_PHY_CFG_HESIGB_ERR_BYPASS_LEN    1
#define HH503_PHY_CFG_HESIGB_ERR_BYPASS_OFFSET 8
#define HH503_PHY_CFG_HESIGB_ERR_BYPASS_MASK 0x100
#define HH503_PHY_CFG_HESIGB_ERR_TH_LEN    8
#define HH503_PHY_CFG_HESIGB_ERR_TH_OFFSET 0
#define HH503_PHY_CFG_HESIGB_ERR_TH_MASK 0xFF
#define HH503_PHY_RSSI_HT_STF_ANT1_LEN 8
#define HH503_PHY_RSSI_HT_STF_ANT1_OFFSET  24
#define HH503_PHY_RSSI_HT_STF_ANT1_MASK 0xFF000000
#define HH503_PHY_RSSI_HT_STF_ANT0_LEN 8
#define HH503_PHY_RSSI_HT_STF_ANT0_OFFSET  16
#define HH503_PHY_RSSI_HT_STF_ANT0_MASK 0xFF0000
#define HH503_PHY_RSSI_FINE_TIMING_ANT1_LEN    8
#define HH503_PHY_RSSI_FINE_TIMING_ANT1_OFFSET 8
#define HH503_PHY_RSSI_FINE_TIMING_ANT1_MASK 0xFF00
#define HH503_PHY_RSSI_FINE_TIMING_ANT0_LEN    8
#define HH503_PHY_RSSI_FINE_TIMING_ANT0_OFFSET 0
#define HH503_PHY_RSSI_FINE_TIMING_ANT0_MASK 0xFF
#define HH503_PHY_RPT_CSI_FRAME_TYPE_LEN   3
#define HH503_PHY_RPT_CSI_FRAME_TYPE_OFFSET    7
#define HH503_PHY_RPT_CSI_FRAME_TYPE_MASK 0x380
#define HH503_PHY_RPT_CSI_NRX_LEN  2
#define HH503_PHY_RPT_CSI_NRX_OFFSET   5
#define HH503_PHY_RPT_CSI_NRX_MASK 0x60
#define HH503_PHY_RPT_CSI_BW_LEN   2
#define HH503_PHY_RPT_CSI_BW_OFFSET    3
#define HH503_PHY_RPT_CSI_BW_MASK 0x18
#define HH503_PHY_RPT_CSI_NSS_LEN  3
#define HH503_PHY_RPT_CSI_NSS_OFFSET   0
#define HH503_PHY_RPT_CSI_NSS_MASK 0x7
#define HH503_PHY_CAL0_ACCUM_I_LEN 22
#define HH503_PHY_CAL0_ACCUM_I_OFFSET  0
#define HH503_PHY_CAL0_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL1_ACCUM_I_LEN 22
#define HH503_PHY_CAL1_ACCUM_I_OFFSET  0
#define HH503_PHY_CAL1_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL2_ACCUM_I_LEN 22
#define HH503_PHY_CAL2_ACCUM_I_OFFSET  0
#define HH503_PHY_CAL2_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL3_ACCUM_I_LEN 22
#define HH503_PHY_CAL3_ACCUM_I_OFFSET  0
#define HH503_PHY_CAL3_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL4_ACCUM_I_LEN 22
#define HH503_PHY_CAL4_ACCUM_I_OFFSET  0
#define HH503_PHY_CAL4_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL5_ACCUM_I_LEN 22
#define HH503_PHY_CAL5_ACCUM_I_OFFSET  0
#define HH503_PHY_CAL5_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL6_ACCUM_I_LEN 22
#define HH503_PHY_CAL6_ACCUM_I_OFFSET  0
#define HH503_PHY_CAL6_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL7_ACCUM_I_LEN 22
#define HH503_PHY_CAL7_ACCUM_I_OFFSET  0
#define HH503_PHY_CAL7_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL8_ACCUM_I_LEN 22
#define HH503_PHY_CAL8_ACCUM_I_OFFSET  0
#define HH503_PHY_CAL8_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL9_ACCUM_I_LEN 22
#define HH503_PHY_CAL9_ACCUM_I_OFFSET  0
#define HH503_PHY_CAL9_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL10_ACCUM_I_LEN    22
#define HH503_PHY_CAL10_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL10_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL11_ACCUM_I_LEN    22
#define HH503_PHY_CAL11_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL11_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL12_ACCUM_I_LEN    22
#define HH503_PHY_CAL12_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL12_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL13_ACCUM_I_LEN    22
#define HH503_PHY_CAL13_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL13_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL14_ACCUM_I_LEN    22
#define HH503_PHY_CAL14_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL14_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL15_ACCUM_I_LEN    22
#define HH503_PHY_CAL15_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL15_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL16_ACCUM_I_LEN    22
#define HH503_PHY_CAL16_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL16_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL17_ACCUM_I_LEN    22
#define HH503_PHY_CAL17_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL17_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL18_ACCUM_I_LEN    22
#define HH503_PHY_CAL18_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL18_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL19_ACCUM_I_LEN    22
#define HH503_PHY_CAL19_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL19_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL20_ACCUM_I_LEN    22
#define HH503_PHY_CAL20_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL20_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL21_ACCUM_I_LEN    22
#define HH503_PHY_CAL21_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL21_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL22_ACCUM_I_LEN    22
#define HH503_PHY_CAL22_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL22_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL23_ACCUM_I_LEN    22
#define HH503_PHY_CAL23_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL23_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL24_ACCUM_I_LEN    22
#define HH503_PHY_CAL24_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL24_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL25_ACCUM_I_LEN    22
#define HH503_PHY_CAL25_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL25_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL26_ACCUM_I_LEN    22
#define HH503_PHY_CAL26_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL26_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL27_ACCUM_I_LEN    22
#define HH503_PHY_CAL27_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL27_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL28_ACCUM_I_LEN    22
#define HH503_PHY_CAL28_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL28_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL29_ACCUM_I_LEN    22
#define HH503_PHY_CAL29_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL29_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL30_ACCUM_I_LEN    22
#define HH503_PHY_CAL30_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL30_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL31_ACCUM_I_LEN    22
#define HH503_PHY_CAL31_ACCUM_I_OFFSET 0
#define HH503_PHY_CAL31_ACCUM_I_MASK 0x3FFFFF
#define HH503_PHY_CAL0_ACCUM_Q_LEN 22
#define HH503_PHY_CAL0_ACCUM_Q_OFFSET  0
#define HH503_PHY_CAL0_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL1_ACCUM_Q_LEN 22
#define HH503_PHY_CAL1_ACCUM_Q_OFFSET  0
#define HH503_PHY_CAL1_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL2_ACCUM_Q_LEN 22
#define HH503_PHY_CAL2_ACCUM_Q_OFFSET  0
#define HH503_PHY_CAL2_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL3_ACCUM_Q_LEN 22
#define HH503_PHY_CAL3_ACCUM_Q_OFFSET  0
#define HH503_PHY_CAL3_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL4_ACCUM_Q_LEN 22
#define HH503_PHY_CAL4_ACCUM_Q_OFFSET  0
#define HH503_PHY_CAL4_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL5_ACCUM_Q_LEN 22
#define HH503_PHY_CAL5_ACCUM_Q_OFFSET  0
#define HH503_PHY_CAL5_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL6_ACCUM_Q_LEN 22
#define HH503_PHY_CAL6_ACCUM_Q_OFFSET  0
#define HH503_PHY_CAL6_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL7_ACCUM_Q_LEN 22
#define HH503_PHY_CAL7_ACCUM_Q_OFFSET  0
#define HH503_PHY_CAL7_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL8_ACCUM_Q_LEN 22
#define HH503_PHY_CAL8_ACCUM_Q_OFFSET  0
#define HH503_PHY_CAL8_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL9_ACCUM_Q_LEN 22
#define HH503_PHY_CAL9_ACCUM_Q_OFFSET  0
#define HH503_PHY_CAL9_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL10_ACCUM_Q_LEN    22
#define HH503_PHY_CAL10_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL10_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL11_ACCUM_Q_LEN    22
#define HH503_PHY_CAL11_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL11_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL12_ACCUM_Q_LEN    22
#define HH503_PHY_CAL12_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL12_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL13_ACCUM_Q_LEN    22
#define HH503_PHY_CAL13_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL13_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL14_ACCUM_Q_LEN    22
#define HH503_PHY_CAL14_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL14_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL15_ACCUM_Q_LEN    22
#define HH503_PHY_CAL15_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL15_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL16_ACCUM_Q_LEN    22
#define HH503_PHY_CAL16_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL16_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL17_ACCUM_Q_LEN    22
#define HH503_PHY_CAL17_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL17_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL18_ACCUM_Q_LEN    22
#define HH503_PHY_CAL18_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL18_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL19_ACCUM_Q_LEN    22
#define HH503_PHY_CAL19_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL19_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL20_ACCUM_Q_LEN    22
#define HH503_PHY_CAL20_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL20_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL21_ACCUM_Q_LEN    22
#define HH503_PHY_CAL21_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL21_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL22_ACCUM_Q_LEN    22
#define HH503_PHY_CAL22_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL22_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL23_ACCUM_Q_LEN    22
#define HH503_PHY_CAL23_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL23_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL24_ACCUM_Q_LEN    22
#define HH503_PHY_CAL24_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL24_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL25_ACCUM_Q_LEN    22
#define HH503_PHY_CAL25_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL25_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL26_ACCUM_Q_LEN    22
#define HH503_PHY_CAL26_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL26_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL27_ACCUM_Q_LEN    22
#define HH503_PHY_CAL27_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL27_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL28_ACCUM_Q_LEN    22
#define HH503_PHY_CAL28_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL28_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL29_ACCUM_Q_LEN    22
#define HH503_PHY_CAL29_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL29_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL30_ACCUM_Q_LEN    22
#define HH503_PHY_CAL30_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL30_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_CAL31_ACCUM_Q_LEN    22
#define HH503_PHY_CAL31_ACCUM_Q_OFFSET 0
#define HH503_PHY_CAL31_ACCUM_Q_MASK 0x3FFFFF
#define HH503_PHY_RPT_ACCUM_READY_LEN  1
#define HH503_PHY_RPT_ACCUM_READY_OFFSET   0
#define HH503_PHY_RPT_ACCUM_READY_MASK 0x1
#define	HH503_PHY_ECO_WLPHY_031_LEN	32
#define	HH503_PHY_ECO_WLPHY_031_OFFSET	0
#define HH503_PHY_ECO_WLPHY_031_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_032_LEN	32
#define	HH503_PHY_ECO_WLPHY_032_OFFSET	0
#define HH503_PHY_ECO_WLPHY_032_MASK 0xFFFFFFFF

#define HH503_PHY_RXSTATUSSTRBN_LEN    1
#define HH503_PHY_RXSTATUSSTRBN_OFFSET 8
#define HH503_PHY_RXSTATUSSTRBN_MASK 0x100
#define HH503_PHY_RXSTATUSIN_LEN   8
#define HH503_PHY_RXSTATUSIN_OFFSET    0
#define HH503_PHY_RXSTATUSIN_MASK 0xFF
#define HH503_PHY_RXLENGTHIN_LEN   12
#define HH503_PHY_RXLENGTHIN_OFFSET    0
#define HH503_PHY_RXLENGTHIN_MASK 0xFFF
#define HH503_PHY_CFG_5_ITERT_AX_NUM_LEN   5
#define HH503_PHY_CFG_5_ITERT_AX_NUM_OFFSET    25
#define HH503_PHY_CFG_5_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_4_ITERT_AX_NUM_LEN   5
#define HH503_PHY_CFG_4_ITERT_AX_NUM_OFFSET    20
#define HH503_PHY_CFG_4_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_3_ITERT_AX_NUM_LEN   5
#define HH503_PHY_CFG_3_ITERT_AX_NUM_OFFSET    15
#define HH503_PHY_CFG_3_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_2_ITERT_AX_NUM_LEN   5
#define HH503_PHY_CFG_2_ITERT_AX_NUM_OFFSET    10
#define HH503_PHY_CFG_2_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_1_ITERT_AX_NUM_LEN   5
#define HH503_PHY_CFG_1_ITERT_AX_NUM_OFFSET    5
#define HH503_PHY_CFG_1_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_0_ITERT_AX_NUM_LEN   5
#define HH503_PHY_CFG_0_ITERT_AX_NUM_OFFSET    0
#define HH503_PHY_CFG_0_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_11_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_11_ITERT_AX_NUM_OFFSET   25
#define HH503_PHY_CFG_11_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_10_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_10_ITERT_AX_NUM_OFFSET   20
#define HH503_PHY_CFG_10_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_9_ITERT_AX_NUM_LEN   5
#define HH503_PHY_CFG_9_ITERT_AX_NUM_OFFSET    15
#define HH503_PHY_CFG_9_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_8_ITERT_AX_NUM_LEN   5
#define HH503_PHY_CFG_8_ITERT_AX_NUM_OFFSET    10
#define HH503_PHY_CFG_8_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_7_ITERT_AX_NUM_LEN   5
#define HH503_PHY_CFG_7_ITERT_AX_NUM_OFFSET    5
#define HH503_PHY_CFG_7_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_6_ITERT_AX_NUM_LEN   5
#define HH503_PHY_CFG_6_ITERT_AX_NUM_OFFSET    0
#define HH503_PHY_CFG_6_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_17_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_17_ITERT_AX_NUM_OFFSET   25
#define HH503_PHY_CFG_17_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_16_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_16_ITERT_AX_NUM_OFFSET   20
#define HH503_PHY_CFG_16_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_15_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_15_ITERT_AX_NUM_OFFSET   15
#define HH503_PHY_CFG_15_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_14_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_14_ITERT_AX_NUM_OFFSET   10
#define HH503_PHY_CFG_14_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_13_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_13_ITERT_AX_NUM_OFFSET   5
#define HH503_PHY_CFG_13_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_12_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_12_ITERT_AX_NUM_OFFSET   0
#define HH503_PHY_CFG_12_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_23_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_23_ITERT_AX_NUM_OFFSET   25
#define HH503_PHY_CFG_23_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_22_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_22_ITERT_AX_NUM_OFFSET   20
#define HH503_PHY_CFG_22_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_21_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_21_ITERT_AX_NUM_OFFSET   15
#define HH503_PHY_CFG_21_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_20_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_20_ITERT_AX_NUM_OFFSET   10
#define HH503_PHY_CFG_20_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_19_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_19_ITERT_AX_NUM_OFFSET   5
#define HH503_PHY_CFG_19_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_18_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_18_ITERT_AX_NUM_OFFSET   0
#define HH503_PHY_CFG_18_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_29_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_29_ITERT_AX_NUM_OFFSET   25
#define HH503_PHY_CFG_29_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_28_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_28_ITERT_AX_NUM_OFFSET   20
#define HH503_PHY_CFG_28_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_27_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_27_ITERT_AX_NUM_OFFSET   15
#define HH503_PHY_CFG_27_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_26_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_26_ITERT_AX_NUM_OFFSET   10
#define HH503_PHY_CFG_26_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_25_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_25_ITERT_AX_NUM_OFFSET   5
#define HH503_PHY_CFG_25_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_24_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_24_ITERT_AX_NUM_OFFSET   0
#define HH503_PHY_CFG_24_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_35_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_35_ITERT_AX_NUM_OFFSET   25
#define HH503_PHY_CFG_35_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_34_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_34_ITERT_AX_NUM_OFFSET   20
#define HH503_PHY_CFG_34_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_33_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_33_ITERT_AX_NUM_OFFSET   15
#define HH503_PHY_CFG_33_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_32_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_32_ITERT_AX_NUM_OFFSET   10
#define HH503_PHY_CFG_32_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_31_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_31_ITERT_AX_NUM_OFFSET   5
#define HH503_PHY_CFG_31_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_30_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_30_ITERT_AX_NUM_OFFSET   0
#define HH503_PHY_CFG_30_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_41_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_41_ITERT_AX_NUM_OFFSET   25
#define HH503_PHY_CFG_41_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_40_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_40_ITERT_AX_NUM_OFFSET   20
#define HH503_PHY_CFG_40_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_39_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_39_ITERT_AX_NUM_OFFSET   15
#define HH503_PHY_CFG_39_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_38_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_38_ITERT_AX_NUM_OFFSET   10
#define HH503_PHY_CFG_38_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_37_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_37_ITERT_AX_NUM_OFFSET   5
#define HH503_PHY_CFG_37_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_36_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_36_ITERT_AX_NUM_OFFSET   0
#define HH503_PHY_CFG_36_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_47_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_47_ITERT_AX_NUM_OFFSET   25
#define HH503_PHY_CFG_47_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_46_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_46_ITERT_AX_NUM_OFFSET   20
#define HH503_PHY_CFG_46_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_45_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_45_ITERT_AX_NUM_OFFSET   15
#define HH503_PHY_CFG_45_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_44_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_44_ITERT_AX_NUM_OFFSET   10
#define HH503_PHY_CFG_44_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_43_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_43_ITERT_AX_NUM_OFFSET   5
#define HH503_PHY_CFG_43_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_42_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_42_ITERT_AX_NUM_OFFSET   0
#define HH503_PHY_CFG_42_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_31_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_31_OFFSET   31
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_31_MASK 0x80000000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_30_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_30_OFFSET   30
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_30_MASK 0x40000000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_29_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_29_OFFSET   29
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_29_MASK 0x20000000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_28_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_28_OFFSET   28
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_28_MASK 0x10000000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_27_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_27_OFFSET   27
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_27_MASK 0x8000000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_26_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_26_OFFSET   26
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_26_MASK 0x4000000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_25_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_25_OFFSET   25
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_25_MASK 0x2000000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_24_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_24_OFFSET   24
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_24_MASK 0x1000000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_23_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_23_OFFSET   23
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_23_MASK 0x800000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_22_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_22_OFFSET   22
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_22_MASK 0x400000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_21_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_21_OFFSET   21
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_21_MASK 0x200000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_20_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_20_OFFSET   20
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_20_MASK 0x100000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_19_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_19_OFFSET   19
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_19_MASK 0x80000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_18_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_18_OFFSET   18
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_18_MASK 0x40000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_17_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_17_OFFSET   17
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_17_MASK 0x20000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_16_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_16_OFFSET   16
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_16_MASK 0x10000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_15_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_15_OFFSET   15
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_15_MASK 0x8000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_14_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_14_OFFSET   14
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_14_MASK 0x4000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_13_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_13_OFFSET   13
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_13_MASK 0x2000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_12_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_12_OFFSET   12
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_12_MASK 0x1000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_11_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_11_OFFSET   11
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_11_MASK 0x800
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_10_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_10_OFFSET   10
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_10_MASK 0x400
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_9_LEN   1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_9_OFFSET    9
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_9_MASK 0x200
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_8_LEN   1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_8_OFFSET    8
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_8_MASK 0x100
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_7_LEN   1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_7_OFFSET    7
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_7_MASK 0x80
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_6_LEN   1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_6_OFFSET    6
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_6_MASK 0x40
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_5_LEN   1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_5_OFFSET    5
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_5_MASK 0x20
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_4_LEN   1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_4_OFFSET    4
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_4_MASK 0x10
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_3_LEN   1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_3_OFFSET    3
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_3_MASK 0x8
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_2_LEN   1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_2_OFFSET    2
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_2_MASK 0x4
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_1_LEN   1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_1_OFFSET    1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_1_MASK 0x2
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_0_LEN   1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_0_OFFSET    0
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_0_MASK 0x1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_47_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_47_OFFSET   15
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_47_MASK 0x8000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_46_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_46_OFFSET   14
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_46_MASK 0x4000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_45_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_45_OFFSET   13
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_45_MASK 0x2000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_44_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_44_OFFSET   12
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_44_MASK 0x1000
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_43_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_43_OFFSET   11
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_43_MASK 0x800
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_42_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_42_OFFSET   10
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_42_MASK 0x400
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_41_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_41_OFFSET   9
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_41_MASK 0x200
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_40_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_40_OFFSET   8
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_40_MASK 0x100
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_39_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_39_OFFSET   7
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_39_MASK 0x80
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_38_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_38_OFFSET   6
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_38_MASK 0x40
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_37_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_37_OFFSET   5
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_37_MASK 0x20
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_36_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_36_OFFSET   4
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_36_MASK 0x10
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_35_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_35_OFFSET   3
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_35_MASK 0x8
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_34_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_34_OFFSET   2
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_34_MASK 0x4
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_33_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_33_OFFSET   1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_33_MASK 0x2
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_32_LEN  1
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_32_OFFSET   0
#define HH503_PHY_CFG_ITERT_AX_NUM_OFT_32_MASK 0x1
#define HH503_PHY_CFG_5_LAST_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_5_LAST_ITERT_AX_NUM_OFFSET   25
#define HH503_PHY_CFG_5_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_4_LAST_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_4_LAST_ITERT_AX_NUM_OFFSET   20
#define HH503_PHY_CFG_4_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_3_LAST_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_3_LAST_ITERT_AX_NUM_OFFSET   15
#define HH503_PHY_CFG_3_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_2_LAST_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_2_LAST_ITERT_AX_NUM_OFFSET   10
#define HH503_PHY_CFG_2_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_1_LAST_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_1_LAST_ITERT_AX_NUM_OFFSET   5
#define HH503_PHY_CFG_1_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_0_LAST_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_0_LAST_ITERT_AX_NUM_OFFSET   0
#define HH503_PHY_CFG_0_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_11_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_11_LAST_ITERT_AX_NUM_OFFSET  25
#define HH503_PHY_CFG_11_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_10_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_10_LAST_ITERT_AX_NUM_OFFSET  20
#define HH503_PHY_CFG_10_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_9_LAST_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_9_LAST_ITERT_AX_NUM_OFFSET   15
#define HH503_PHY_CFG_9_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_8_LAST_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_8_LAST_ITERT_AX_NUM_OFFSET   10
#define HH503_PHY_CFG_8_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_7_LAST_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_7_LAST_ITERT_AX_NUM_OFFSET   5
#define HH503_PHY_CFG_7_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_6_LAST_ITERT_AX_NUM_LEN  5
#define HH503_PHY_CFG_6_LAST_ITERT_AX_NUM_OFFSET   0
#define HH503_PHY_CFG_6_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_17_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_17_LAST_ITERT_AX_NUM_OFFSET  25
#define HH503_PHY_CFG_17_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_16_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_16_LAST_ITERT_AX_NUM_OFFSET  20
#define HH503_PHY_CFG_16_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_15_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_15_LAST_ITERT_AX_NUM_OFFSET  15
#define HH503_PHY_CFG_15_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_14_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_14_LAST_ITERT_AX_NUM_OFFSET  10
#define HH503_PHY_CFG_14_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_13_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_13_LAST_ITERT_AX_NUM_OFFSET  5
#define HH503_PHY_CFG_13_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_12_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_12_LAST_ITERT_AX_NUM_OFFSET  0
#define HH503_PHY_CFG_12_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_23_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_23_LAST_ITERT_AX_NUM_OFFSET  25
#define HH503_PHY_CFG_23_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_22_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_22_LAST_ITERT_AX_NUM_OFFSET  20
#define HH503_PHY_CFG_22_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_21_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_21_LAST_ITERT_AX_NUM_OFFSET  15
#define HH503_PHY_CFG_21_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_20_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_20_LAST_ITERT_AX_NUM_OFFSET  10
#define HH503_PHY_CFG_20_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_19_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_19_LAST_ITERT_AX_NUM_OFFSET  5
#define HH503_PHY_CFG_19_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_18_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_18_LAST_ITERT_AX_NUM_OFFSET  0
#define HH503_PHY_CFG_18_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_29_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_29_LAST_ITERT_AX_NUM_OFFSET  25
#define HH503_PHY_CFG_29_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_28_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_28_LAST_ITERT_AX_NUM_OFFSET  20
#define HH503_PHY_CFG_28_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_27_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_27_LAST_ITERT_AX_NUM_OFFSET  15
#define HH503_PHY_CFG_27_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_26_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_26_LAST_ITERT_AX_NUM_OFFSET  10
#define HH503_PHY_CFG_26_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_25_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_25_LAST_ITERT_AX_NUM_OFFSET  5
#define HH503_PHY_CFG_25_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_24_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_24_LAST_ITERT_AX_NUM_OFFSET  0
#define HH503_PHY_CFG_24_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_35_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_35_LAST_ITERT_AX_NUM_OFFSET  25
#define HH503_PHY_CFG_35_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_34_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_34_LAST_ITERT_AX_NUM_OFFSET  20
#define HH503_PHY_CFG_34_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_33_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_33_LAST_ITERT_AX_NUM_OFFSET  15
#define HH503_PHY_CFG_33_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_32_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_32_LAST_ITERT_AX_NUM_OFFSET  10
#define HH503_PHY_CFG_32_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_31_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_31_LAST_ITERT_AX_NUM_OFFSET  5
#define HH503_PHY_CFG_31_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_30_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_30_LAST_ITERT_AX_NUM_OFFSET  0
#define HH503_PHY_CFG_30_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_41_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_41_LAST_ITERT_AX_NUM_OFFSET  25
#define HH503_PHY_CFG_41_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_40_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_40_LAST_ITERT_AX_NUM_OFFSET  20
#define HH503_PHY_CFG_40_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_39_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_39_LAST_ITERT_AX_NUM_OFFSET  15
#define HH503_PHY_CFG_39_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_38_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_38_LAST_ITERT_AX_NUM_OFFSET  10
#define HH503_PHY_CFG_38_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_37_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_37_LAST_ITERT_AX_NUM_OFFSET  5
#define HH503_PHY_CFG_37_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_36_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_36_LAST_ITERT_AX_NUM_OFFSET  0
#define HH503_PHY_CFG_36_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_47_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_47_LAST_ITERT_AX_NUM_OFFSET  25
#define HH503_PHY_CFG_47_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_46_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_46_LAST_ITERT_AX_NUM_OFFSET  20
#define HH503_PHY_CFG_46_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_45_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_45_LAST_ITERT_AX_NUM_OFFSET  15
#define HH503_PHY_CFG_45_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_44_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_44_LAST_ITERT_AX_NUM_OFFSET  10
#define HH503_PHY_CFG_44_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_43_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_43_LAST_ITERT_AX_NUM_OFFSET  5
#define HH503_PHY_CFG_43_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_42_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_42_LAST_ITERT_AX_NUM_OFFSET  0
#define HH503_PHY_CFG_42_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_53_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_53_LAST_ITERT_AX_NUM_OFFSET  25
#define HH503_PHY_CFG_53_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_52_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_52_LAST_ITERT_AX_NUM_OFFSET  20
#define HH503_PHY_CFG_52_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_51_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_51_LAST_ITERT_AX_NUM_OFFSET  15
#define HH503_PHY_CFG_51_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_50_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_50_LAST_ITERT_AX_NUM_OFFSET  10
#define HH503_PHY_CFG_50_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_49_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_49_LAST_ITERT_AX_NUM_OFFSET  5
#define HH503_PHY_CFG_49_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_48_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_48_LAST_ITERT_AX_NUM_OFFSET  0
#define HH503_PHY_CFG_48_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_59_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_59_LAST_ITERT_AX_NUM_OFFSET  25
#define HH503_PHY_CFG_59_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_58_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_58_LAST_ITERT_AX_NUM_OFFSET  20
#define HH503_PHY_CFG_58_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_57_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_57_LAST_ITERT_AX_NUM_OFFSET  15
#define HH503_PHY_CFG_57_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_56_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_56_LAST_ITERT_AX_NUM_OFFSET  10
#define HH503_PHY_CFG_56_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_55_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_55_LAST_ITERT_AX_NUM_OFFSET  5
#define HH503_PHY_CFG_55_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_54_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_54_LAST_ITERT_AX_NUM_OFFSET  0
#define HH503_PHY_CFG_54_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_65_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_65_LAST_ITERT_AX_NUM_OFFSET  25
#define HH503_PHY_CFG_65_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_64_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_64_LAST_ITERT_AX_NUM_OFFSET  20
#define HH503_PHY_CFG_64_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_63_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_63_LAST_ITERT_AX_NUM_OFFSET  15
#define HH503_PHY_CFG_63_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_62_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_62_LAST_ITERT_AX_NUM_OFFSET  10
#define HH503_PHY_CFG_62_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_61_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_61_LAST_ITERT_AX_NUM_OFFSET  5
#define HH503_PHY_CFG_61_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_60_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_60_LAST_ITERT_AX_NUM_OFFSET  0
#define HH503_PHY_CFG_60_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_71_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_71_LAST_ITERT_AX_NUM_OFFSET  25
#define HH503_PHY_CFG_71_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_70_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_70_LAST_ITERT_AX_NUM_OFFSET  20
#define HH503_PHY_CFG_70_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_69_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_69_LAST_ITERT_AX_NUM_OFFSET  15
#define HH503_PHY_CFG_69_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_68_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_68_LAST_ITERT_AX_NUM_OFFSET  10
#define HH503_PHY_CFG_68_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_67_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_67_LAST_ITERT_AX_NUM_OFFSET  5
#define HH503_PHY_CFG_67_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_66_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_66_LAST_ITERT_AX_NUM_OFFSET  0
#define HH503_PHY_CFG_66_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_77_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_77_LAST_ITERT_AX_NUM_OFFSET  25
#define HH503_PHY_CFG_77_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_76_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_76_LAST_ITERT_AX_NUM_OFFSET  20
#define HH503_PHY_CFG_76_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_75_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_75_LAST_ITERT_AX_NUM_OFFSET  15
#define HH503_PHY_CFG_75_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_74_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_74_LAST_ITERT_AX_NUM_OFFSET  10
#define HH503_PHY_CFG_74_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_73_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_73_LAST_ITERT_AX_NUM_OFFSET  5
#define HH503_PHY_CFG_73_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_72_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_72_LAST_ITERT_AX_NUM_OFFSET  0
#define HH503_PHY_CFG_72_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_83_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_83_LAST_ITERT_AX_NUM_OFFSET  25
#define HH503_PHY_CFG_83_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_82_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_82_LAST_ITERT_AX_NUM_OFFSET  20
#define HH503_PHY_CFG_82_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_81_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_81_LAST_ITERT_AX_NUM_OFFSET  15
#define HH503_PHY_CFG_81_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_80_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_80_LAST_ITERT_AX_NUM_OFFSET  10
#define HH503_PHY_CFG_80_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_79_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_79_LAST_ITERT_AX_NUM_OFFSET  5
#define HH503_PHY_CFG_79_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_78_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_78_LAST_ITERT_AX_NUM_OFFSET  0
#define HH503_PHY_CFG_78_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_89_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_89_LAST_ITERT_AX_NUM_OFFSET  25
#define HH503_PHY_CFG_89_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_88_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_88_LAST_ITERT_AX_NUM_OFFSET  20
#define HH503_PHY_CFG_88_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_87_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_87_LAST_ITERT_AX_NUM_OFFSET  15
#define HH503_PHY_CFG_87_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_86_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_86_LAST_ITERT_AX_NUM_OFFSET  10
#define HH503_PHY_CFG_86_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_85_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_85_LAST_ITERT_AX_NUM_OFFSET  5
#define HH503_PHY_CFG_85_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_84_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_84_LAST_ITERT_AX_NUM_OFFSET  0
#define HH503_PHY_CFG_84_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_95_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_95_LAST_ITERT_AX_NUM_OFFSET  25
#define HH503_PHY_CFG_95_LAST_ITERT_AX_NUM_MASK 0x3E000000
#define HH503_PHY_CFG_94_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_94_LAST_ITERT_AX_NUM_OFFSET  20
#define HH503_PHY_CFG_94_LAST_ITERT_AX_NUM_MASK 0x1F00000
#define HH503_PHY_CFG_93_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_93_LAST_ITERT_AX_NUM_OFFSET  15
#define HH503_PHY_CFG_93_LAST_ITERT_AX_NUM_MASK 0xF8000
#define HH503_PHY_CFG_92_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_92_LAST_ITERT_AX_NUM_OFFSET  10
#define HH503_PHY_CFG_92_LAST_ITERT_AX_NUM_MASK 0x7C00
#define HH503_PHY_CFG_91_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_91_LAST_ITERT_AX_NUM_OFFSET  5
#define HH503_PHY_CFG_91_LAST_ITERT_AX_NUM_MASK 0x3E0
#define HH503_PHY_CFG_90_LAST_ITERT_AX_NUM_LEN 5
#define HH503_PHY_CFG_90_LAST_ITERT_AX_NUM_OFFSET  0
#define HH503_PHY_CFG_90_LAST_ITERT_AX_NUM_MASK 0x1F
#define HH503_PHY_CFG_31_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_31_INCR_FRQ_AX_CASE_OFFSET   31
#define HH503_PHY_CFG_31_INCR_FRQ_AX_CASE_MASK 0x80000000
#define HH503_PHY_CFG_30_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_30_INCR_FRQ_AX_CASE_OFFSET   30
#define HH503_PHY_CFG_30_INCR_FRQ_AX_CASE_MASK 0x40000000
#define HH503_PHY_CFG_29_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_29_INCR_FRQ_AX_CASE_OFFSET   29
#define HH503_PHY_CFG_29_INCR_FRQ_AX_CASE_MASK 0x20000000
#define HH503_PHY_CFG_28_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_28_INCR_FRQ_AX_CASE_OFFSET   28
#define HH503_PHY_CFG_28_INCR_FRQ_AX_CASE_MASK 0x10000000
#define HH503_PHY_CFG_27_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_27_INCR_FRQ_AX_CASE_OFFSET   27
#define HH503_PHY_CFG_27_INCR_FRQ_AX_CASE_MASK 0x8000000
#define HH503_PHY_CFG_26_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_26_INCR_FRQ_AX_CASE_OFFSET   26
#define HH503_PHY_CFG_26_INCR_FRQ_AX_CASE_MASK 0x4000000
#define HH503_PHY_CFG_25_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_25_INCR_FRQ_AX_CASE_OFFSET   25
#define HH503_PHY_CFG_25_INCR_FRQ_AX_CASE_MASK 0x2000000
#define HH503_PHY_CFG_24_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_24_INCR_FRQ_AX_CASE_OFFSET   24
#define HH503_PHY_CFG_24_INCR_FRQ_AX_CASE_MASK 0x1000000
#define HH503_PHY_CFG_23_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_23_INCR_FRQ_AX_CASE_OFFSET   23
#define HH503_PHY_CFG_23_INCR_FRQ_AX_CASE_MASK 0x800000
#define HH503_PHY_CFG_22_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_22_INCR_FRQ_AX_CASE_OFFSET   22
#define HH503_PHY_CFG_22_INCR_FRQ_AX_CASE_MASK 0x400000
#define HH503_PHY_CFG_21_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_21_INCR_FRQ_AX_CASE_OFFSET   21
#define HH503_PHY_CFG_21_INCR_FRQ_AX_CASE_MASK 0x200000
#define HH503_PHY_CFG_20_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_20_INCR_FRQ_AX_CASE_OFFSET   20
#define HH503_PHY_CFG_20_INCR_FRQ_AX_CASE_MASK 0x100000
#define HH503_PHY_CFG_19_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_19_INCR_FRQ_AX_CASE_OFFSET   19
#define HH503_PHY_CFG_19_INCR_FRQ_AX_CASE_MASK 0x80000
#define HH503_PHY_CFG_18_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_18_INCR_FRQ_AX_CASE_OFFSET   18
#define HH503_PHY_CFG_18_INCR_FRQ_AX_CASE_MASK 0x40000
#define HH503_PHY_CFG_17_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_17_INCR_FRQ_AX_CASE_OFFSET   17
#define HH503_PHY_CFG_17_INCR_FRQ_AX_CASE_MASK 0x20000
#define HH503_PHY_CFG_16_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_16_INCR_FRQ_AX_CASE_OFFSET   16
#define HH503_PHY_CFG_16_INCR_FRQ_AX_CASE_MASK 0x10000
#define HH503_PHY_CFG_15_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_15_INCR_FRQ_AX_CASE_OFFSET   15
#define HH503_PHY_CFG_15_INCR_FRQ_AX_CASE_MASK 0x8000
#define HH503_PHY_CFG_14_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_14_INCR_FRQ_AX_CASE_OFFSET   14
#define HH503_PHY_CFG_14_INCR_FRQ_AX_CASE_MASK 0x4000
#define HH503_PHY_CFG_13_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_13_INCR_FRQ_AX_CASE_OFFSET   13
#define HH503_PHY_CFG_13_INCR_FRQ_AX_CASE_MASK 0x2000
#define HH503_PHY_CFG_12_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_12_INCR_FRQ_AX_CASE_OFFSET   12
#define HH503_PHY_CFG_12_INCR_FRQ_AX_CASE_MASK 0x1000
#define HH503_PHY_CFG_11_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_11_INCR_FRQ_AX_CASE_OFFSET   11
#define HH503_PHY_CFG_11_INCR_FRQ_AX_CASE_MASK 0x800
#define HH503_PHY_CFG_10_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_10_INCR_FRQ_AX_CASE_OFFSET   10
#define HH503_PHY_CFG_10_INCR_FRQ_AX_CASE_MASK 0x400
#define HH503_PHY_CFG_9_INCR_FRQ_AX_CASE_LEN   1
#define HH503_PHY_CFG_9_INCR_FRQ_AX_CASE_OFFSET    9
#define HH503_PHY_CFG_9_INCR_FRQ_AX_CASE_MASK 0x200
#define HH503_PHY_CFG_8_INCR_FRQ_AX_CASE_LEN   1
#define HH503_PHY_CFG_8_INCR_FRQ_AX_CASE_OFFSET    8
#define HH503_PHY_CFG_8_INCR_FRQ_AX_CASE_MASK 0x100
#define HH503_PHY_CFG_7_INCR_FRQ_AX_CASE_LEN   1
#define HH503_PHY_CFG_7_INCR_FRQ_AX_CASE_OFFSET    7
#define HH503_PHY_CFG_7_INCR_FRQ_AX_CASE_MASK 0x80
#define HH503_PHY_CFG_6_INCR_FRQ_AX_CASE_LEN   1
#define HH503_PHY_CFG_6_INCR_FRQ_AX_CASE_OFFSET    6
#define HH503_PHY_CFG_6_INCR_FRQ_AX_CASE_MASK 0x40
#define HH503_PHY_CFG_5_INCR_FRQ_AX_CASE_LEN   1
#define HH503_PHY_CFG_5_INCR_FRQ_AX_CASE_OFFSET    5
#define HH503_PHY_CFG_5_INCR_FRQ_AX_CASE_MASK 0x20
#define HH503_PHY_CFG_4_INCR_FRQ_AX_CASE_LEN   1
#define HH503_PHY_CFG_4_INCR_FRQ_AX_CASE_OFFSET    4
#define HH503_PHY_CFG_4_INCR_FRQ_AX_CASE_MASK 0x10
#define HH503_PHY_CFG_3_INCR_FRQ_AX_CASE_LEN   1
#define HH503_PHY_CFG_3_INCR_FRQ_AX_CASE_OFFSET    3
#define HH503_PHY_CFG_3_INCR_FRQ_AX_CASE_MASK 0x8
#define HH503_PHY_CFG_2_INCR_FRQ_AX_CASE_LEN   1
#define HH503_PHY_CFG_2_INCR_FRQ_AX_CASE_OFFSET    2
#define HH503_PHY_CFG_2_INCR_FRQ_AX_CASE_MASK 0x4
#define HH503_PHY_CFG_1_INCR_FRQ_AX_CASE_LEN   1
#define HH503_PHY_CFG_1_INCR_FRQ_AX_CASE_OFFSET    1
#define HH503_PHY_CFG_1_INCR_FRQ_AX_CASE_MASK 0x2
#define HH503_PHY_CFG_0_INCR_FRQ_AX_CASE_LEN   1
#define HH503_PHY_CFG_0_INCR_FRQ_AX_CASE_OFFSET    0
#define HH503_PHY_CFG_0_INCR_FRQ_AX_CASE_MASK 0x1
#define HH503_PHY_CFG_63_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_63_INCR_FRQ_AX_CASE_OFFSET   31
#define HH503_PHY_CFG_63_INCR_FRQ_AX_CASE_MASK 0x80000000
#define HH503_PHY_CFG_62_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_62_INCR_FRQ_AX_CASE_OFFSET   30
#define HH503_PHY_CFG_62_INCR_FRQ_AX_CASE_MASK 0x40000000
#define HH503_PHY_CFG_61_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_61_INCR_FRQ_AX_CASE_OFFSET   29
#define HH503_PHY_CFG_61_INCR_FRQ_AX_CASE_MASK 0x20000000
#define HH503_PHY_CFG_60_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_60_INCR_FRQ_AX_CASE_OFFSET   28
#define HH503_PHY_CFG_60_INCR_FRQ_AX_CASE_MASK 0x10000000
#define HH503_PHY_CFG_59_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_59_INCR_FRQ_AX_CASE_OFFSET   27
#define HH503_PHY_CFG_59_INCR_FRQ_AX_CASE_MASK 0x8000000
#define HH503_PHY_CFG_58_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_58_INCR_FRQ_AX_CASE_OFFSET   26
#define HH503_PHY_CFG_58_INCR_FRQ_AX_CASE_MASK 0x4000000
#define HH503_PHY_CFG_57_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_57_INCR_FRQ_AX_CASE_OFFSET   25
#define HH503_PHY_CFG_57_INCR_FRQ_AX_CASE_MASK 0x2000000
#define HH503_PHY_CFG_56_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_56_INCR_FRQ_AX_CASE_OFFSET   24
#define HH503_PHY_CFG_56_INCR_FRQ_AX_CASE_MASK 0x1000000
#define HH503_PHY_CFG_55_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_55_INCR_FRQ_AX_CASE_OFFSET   23
#define HH503_PHY_CFG_55_INCR_FRQ_AX_CASE_MASK 0x800000
#define HH503_PHY_CFG_54_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_54_INCR_FRQ_AX_CASE_OFFSET   22
#define HH503_PHY_CFG_54_INCR_FRQ_AX_CASE_MASK 0x400000
#define HH503_PHY_CFG_53_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_53_INCR_FRQ_AX_CASE_OFFSET   21
#define HH503_PHY_CFG_53_INCR_FRQ_AX_CASE_MASK 0x200000
#define HH503_PHY_CFG_52_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_52_INCR_FRQ_AX_CASE_OFFSET   20
#define HH503_PHY_CFG_52_INCR_FRQ_AX_CASE_MASK 0x100000
#define HH503_PHY_CFG_51_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_51_INCR_FRQ_AX_CASE_OFFSET   19
#define HH503_PHY_CFG_51_INCR_FRQ_AX_CASE_MASK 0x80000
#define HH503_PHY_CFG_50_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_50_INCR_FRQ_AX_CASE_OFFSET   18
#define HH503_PHY_CFG_50_INCR_FRQ_AX_CASE_MASK 0x40000
#define HH503_PHY_CFG_49_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_49_INCR_FRQ_AX_CASE_OFFSET   17
#define HH503_PHY_CFG_49_INCR_FRQ_AX_CASE_MASK 0x20000
#define HH503_PHY_CFG_48_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_48_INCR_FRQ_AX_CASE_OFFSET   16
#define HH503_PHY_CFG_48_INCR_FRQ_AX_CASE_MASK 0x10000
#define HH503_PHY_CFG_47_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_47_INCR_FRQ_AX_CASE_OFFSET   15
#define HH503_PHY_CFG_47_INCR_FRQ_AX_CASE_MASK 0x8000
#define HH503_PHY_CFG_46_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_46_INCR_FRQ_AX_CASE_OFFSET   14
#define HH503_PHY_CFG_46_INCR_FRQ_AX_CASE_MASK 0x4000
#define HH503_PHY_CFG_45_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_45_INCR_FRQ_AX_CASE_OFFSET   13
#define HH503_PHY_CFG_45_INCR_FRQ_AX_CASE_MASK 0x2000
#define HH503_PHY_CFG_44_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_44_INCR_FRQ_AX_CASE_OFFSET   12
#define HH503_PHY_CFG_44_INCR_FRQ_AX_CASE_MASK 0x1000
#define HH503_PHY_CFG_43_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_43_INCR_FRQ_AX_CASE_OFFSET   11
#define HH503_PHY_CFG_43_INCR_FRQ_AX_CASE_MASK 0x800
#define HH503_PHY_CFG_42_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_42_INCR_FRQ_AX_CASE_OFFSET   10
#define HH503_PHY_CFG_42_INCR_FRQ_AX_CASE_MASK 0x400
#define HH503_PHY_CFG_41_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_41_INCR_FRQ_AX_CASE_OFFSET   9
#define HH503_PHY_CFG_41_INCR_FRQ_AX_CASE_MASK 0x200
#define HH503_PHY_CFG_40_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_40_INCR_FRQ_AX_CASE_OFFSET   8
#define HH503_PHY_CFG_40_INCR_FRQ_AX_CASE_MASK 0x100
#define HH503_PHY_CFG_39_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_39_INCR_FRQ_AX_CASE_OFFSET   7
#define HH503_PHY_CFG_39_INCR_FRQ_AX_CASE_MASK 0x80
#define HH503_PHY_CFG_38_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_38_INCR_FRQ_AX_CASE_OFFSET   6
#define HH503_PHY_CFG_38_INCR_FRQ_AX_CASE_MASK 0x40
#define HH503_PHY_CFG_37_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_37_INCR_FRQ_AX_CASE_OFFSET   5
#define HH503_PHY_CFG_37_INCR_FRQ_AX_CASE_MASK 0x20
#define HH503_PHY_CFG_36_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_36_INCR_FRQ_AX_CASE_OFFSET   4
#define HH503_PHY_CFG_36_INCR_FRQ_AX_CASE_MASK 0x10
#define HH503_PHY_CFG_35_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_35_INCR_FRQ_AX_CASE_OFFSET   3
#define HH503_PHY_CFG_35_INCR_FRQ_AX_CASE_MASK 0x8
#define HH503_PHY_CFG_34_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_34_INCR_FRQ_AX_CASE_OFFSET   2
#define HH503_PHY_CFG_34_INCR_FRQ_AX_CASE_MASK 0x4
#define HH503_PHY_CFG_33_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_33_INCR_FRQ_AX_CASE_OFFSET   1
#define HH503_PHY_CFG_33_INCR_FRQ_AX_CASE_MASK 0x2
#define HH503_PHY_CFG_32_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_32_INCR_FRQ_AX_CASE_OFFSET   0
#define HH503_PHY_CFG_32_INCR_FRQ_AX_CASE_MASK 0x1
#define HH503_PHY_CFG_95_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_95_INCR_FRQ_AX_CASE_OFFSET   31
#define HH503_PHY_CFG_95_INCR_FRQ_AX_CASE_MASK 0x80000000
#define HH503_PHY_CFG_94_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_94_INCR_FRQ_AX_CASE_OFFSET   30
#define HH503_PHY_CFG_94_INCR_FRQ_AX_CASE_MASK 0x40000000
#define HH503_PHY_CFG_93_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_93_INCR_FRQ_AX_CASE_OFFSET   29
#define HH503_PHY_CFG_93_INCR_FRQ_AX_CASE_MASK 0x20000000
#define HH503_PHY_CFG_92_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_92_INCR_FRQ_AX_CASE_OFFSET   28
#define HH503_PHY_CFG_92_INCR_FRQ_AX_CASE_MASK 0x10000000
#define HH503_PHY_CFG_91_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_91_INCR_FRQ_AX_CASE_OFFSET   27
#define HH503_PHY_CFG_91_INCR_FRQ_AX_CASE_MASK 0x8000000
#define HH503_PHY_CFG_90_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_90_INCR_FRQ_AX_CASE_OFFSET   26
#define HH503_PHY_CFG_90_INCR_FRQ_AX_CASE_MASK 0x4000000
#define HH503_PHY_CFG_89_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_89_INCR_FRQ_AX_CASE_OFFSET   25
#define HH503_PHY_CFG_89_INCR_FRQ_AX_CASE_MASK 0x2000000
#define HH503_PHY_CFG_88_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_88_INCR_FRQ_AX_CASE_OFFSET   24
#define HH503_PHY_CFG_88_INCR_FRQ_AX_CASE_MASK 0x1000000
#define HH503_PHY_CFG_87_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_87_INCR_FRQ_AX_CASE_OFFSET   23
#define HH503_PHY_CFG_87_INCR_FRQ_AX_CASE_MASK 0x800000
#define HH503_PHY_CFG_86_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_86_INCR_FRQ_AX_CASE_OFFSET   22
#define HH503_PHY_CFG_86_INCR_FRQ_AX_CASE_MASK 0x400000
#define HH503_PHY_CFG_85_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_85_INCR_FRQ_AX_CASE_OFFSET   21
#define HH503_PHY_CFG_85_INCR_FRQ_AX_CASE_MASK 0x200000
#define HH503_PHY_CFG_84_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_84_INCR_FRQ_AX_CASE_OFFSET   20
#define HH503_PHY_CFG_84_INCR_FRQ_AX_CASE_MASK 0x100000
#define HH503_PHY_CFG_83_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_83_INCR_FRQ_AX_CASE_OFFSET   19
#define HH503_PHY_CFG_83_INCR_FRQ_AX_CASE_MASK 0x80000
#define HH503_PHY_CFG_82_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_82_INCR_FRQ_AX_CASE_OFFSET   18
#define HH503_PHY_CFG_82_INCR_FRQ_AX_CASE_MASK 0x40000
#define HH503_PHY_CFG_81_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_81_INCR_FRQ_AX_CASE_OFFSET   17
#define HH503_PHY_CFG_81_INCR_FRQ_AX_CASE_MASK 0x20000
#define HH503_PHY_CFG_80_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_80_INCR_FRQ_AX_CASE_OFFSET   16
#define HH503_PHY_CFG_80_INCR_FRQ_AX_CASE_MASK 0x10000
#define HH503_PHY_CFG_79_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_79_INCR_FRQ_AX_CASE_OFFSET   15
#define HH503_PHY_CFG_79_INCR_FRQ_AX_CASE_MASK 0x8000
#define HH503_PHY_CFG_78_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_78_INCR_FRQ_AX_CASE_OFFSET   14
#define HH503_PHY_CFG_78_INCR_FRQ_AX_CASE_MASK 0x4000
#define HH503_PHY_CFG_77_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_77_INCR_FRQ_AX_CASE_OFFSET   13
#define HH503_PHY_CFG_77_INCR_FRQ_AX_CASE_MASK 0x2000
#define HH503_PHY_CFG_76_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_76_INCR_FRQ_AX_CASE_OFFSET   12
#define HH503_PHY_CFG_76_INCR_FRQ_AX_CASE_MASK 0x1000
#define HH503_PHY_CFG_75_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_75_INCR_FRQ_AX_CASE_OFFSET   11
#define HH503_PHY_CFG_75_INCR_FRQ_AX_CASE_MASK 0x800
#define HH503_PHY_CFG_74_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_74_INCR_FRQ_AX_CASE_OFFSET   10
#define HH503_PHY_CFG_74_INCR_FRQ_AX_CASE_MASK 0x400
#define HH503_PHY_CFG_73_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_73_INCR_FRQ_AX_CASE_OFFSET   9
#define HH503_PHY_CFG_73_INCR_FRQ_AX_CASE_MASK 0x200
#define HH503_PHY_CFG_72_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_72_INCR_FRQ_AX_CASE_OFFSET   8
#define HH503_PHY_CFG_72_INCR_FRQ_AX_CASE_MASK 0x100
#define HH503_PHY_CFG_71_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_71_INCR_FRQ_AX_CASE_OFFSET   7
#define HH503_PHY_CFG_71_INCR_FRQ_AX_CASE_MASK 0x80
#define HH503_PHY_CFG_70_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_70_INCR_FRQ_AX_CASE_OFFSET   6
#define HH503_PHY_CFG_70_INCR_FRQ_AX_CASE_MASK 0x40
#define HH503_PHY_CFG_69_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_69_INCR_FRQ_AX_CASE_OFFSET   5
#define HH503_PHY_CFG_69_INCR_FRQ_AX_CASE_MASK 0x20
#define HH503_PHY_CFG_68_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_68_INCR_FRQ_AX_CASE_OFFSET   4
#define HH503_PHY_CFG_68_INCR_FRQ_AX_CASE_MASK 0x10
#define HH503_PHY_CFG_67_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_67_INCR_FRQ_AX_CASE_OFFSET   3
#define HH503_PHY_CFG_67_INCR_FRQ_AX_CASE_MASK 0x8
#define HH503_PHY_CFG_66_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_66_INCR_FRQ_AX_CASE_OFFSET   2
#define HH503_PHY_CFG_66_INCR_FRQ_AX_CASE_MASK 0x4
#define HH503_PHY_CFG_65_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_65_INCR_FRQ_AX_CASE_OFFSET   1
#define HH503_PHY_CFG_65_INCR_FRQ_AX_CASE_MASK 0x2
#define HH503_PHY_CFG_64_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_64_INCR_FRQ_AX_CASE_OFFSET   0
#define HH503_PHY_CFG_64_INCR_FRQ_AX_CASE_MASK 0x1
#define HH503_PHY_CFG_119_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_119_INCR_FRQ_AX_CASE_OFFSET  23
#define HH503_PHY_CFG_119_INCR_FRQ_AX_CASE_MASK 0x800000
#define HH503_PHY_CFG_118_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_118_INCR_FRQ_AX_CASE_OFFSET  22
#define HH503_PHY_CFG_118_INCR_FRQ_AX_CASE_MASK 0x400000
#define HH503_PHY_CFG_117_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_117_INCR_FRQ_AX_CASE_OFFSET  21
#define HH503_PHY_CFG_117_INCR_FRQ_AX_CASE_MASK 0x200000
#define HH503_PHY_CFG_116_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_116_INCR_FRQ_AX_CASE_OFFSET  20
#define HH503_PHY_CFG_116_INCR_FRQ_AX_CASE_MASK 0x100000
#define HH503_PHY_CFG_115_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_115_INCR_FRQ_AX_CASE_OFFSET  19
#define HH503_PHY_CFG_115_INCR_FRQ_AX_CASE_MASK 0x80000
#define HH503_PHY_CFG_114_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_114_INCR_FRQ_AX_CASE_OFFSET  18
#define HH503_PHY_CFG_114_INCR_FRQ_AX_CASE_MASK 0x40000
#define HH503_PHY_CFG_113_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_113_INCR_FRQ_AX_CASE_OFFSET  17
#define HH503_PHY_CFG_113_INCR_FRQ_AX_CASE_MASK 0x20000
#define HH503_PHY_CFG_112_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_112_INCR_FRQ_AX_CASE_OFFSET  16
#define HH503_PHY_CFG_112_INCR_FRQ_AX_CASE_MASK 0x10000
#define HH503_PHY_CFG_111_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_111_INCR_FRQ_AX_CASE_OFFSET  15
#define HH503_PHY_CFG_111_INCR_FRQ_AX_CASE_MASK 0x8000
#define HH503_PHY_CFG_110_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_110_INCR_FRQ_AX_CASE_OFFSET  14
#define HH503_PHY_CFG_110_INCR_FRQ_AX_CASE_MASK 0x4000
#define HH503_PHY_CFG_109_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_109_INCR_FRQ_AX_CASE_OFFSET  13
#define HH503_PHY_CFG_109_INCR_FRQ_AX_CASE_MASK 0x2000
#define HH503_PHY_CFG_108_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_108_INCR_FRQ_AX_CASE_OFFSET  12
#define HH503_PHY_CFG_108_INCR_FRQ_AX_CASE_MASK 0x1000
#define HH503_PHY_CFG_107_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_107_INCR_FRQ_AX_CASE_OFFSET  11
#define HH503_PHY_CFG_107_INCR_FRQ_AX_CASE_MASK 0x800
#define HH503_PHY_CFG_106_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_106_INCR_FRQ_AX_CASE_OFFSET  10
#define HH503_PHY_CFG_106_INCR_FRQ_AX_CASE_MASK 0x400
#define HH503_PHY_CFG_105_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_105_INCR_FRQ_AX_CASE_OFFSET  9
#define HH503_PHY_CFG_105_INCR_FRQ_AX_CASE_MASK 0x200
#define HH503_PHY_CFG_104_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_104_INCR_FRQ_AX_CASE_OFFSET  8
#define HH503_PHY_CFG_104_INCR_FRQ_AX_CASE_MASK 0x100
#define HH503_PHY_CFG_103_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_103_INCR_FRQ_AX_CASE_OFFSET  7
#define HH503_PHY_CFG_103_INCR_FRQ_AX_CASE_MASK 0x80
#define HH503_PHY_CFG_102_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_102_INCR_FRQ_AX_CASE_OFFSET  6
#define HH503_PHY_CFG_102_INCR_FRQ_AX_CASE_MASK 0x40
#define HH503_PHY_CFG_101_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_101_INCR_FRQ_AX_CASE_OFFSET  5
#define HH503_PHY_CFG_101_INCR_FRQ_AX_CASE_MASK 0x20
#define HH503_PHY_CFG_100_INCR_FRQ_AX_CASE_LEN 1
#define HH503_PHY_CFG_100_INCR_FRQ_AX_CASE_OFFSET  4
#define HH503_PHY_CFG_100_INCR_FRQ_AX_CASE_MASK 0x10
#define HH503_PHY_CFG_99_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_99_INCR_FRQ_AX_CASE_OFFSET   3
#define HH503_PHY_CFG_99_INCR_FRQ_AX_CASE_MASK 0x8
#define HH503_PHY_CFG_98_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_98_INCR_FRQ_AX_CASE_OFFSET   2
#define HH503_PHY_CFG_98_INCR_FRQ_AX_CASE_MASK 0x4
#define HH503_PHY_CFG_97_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_97_INCR_FRQ_AX_CASE_OFFSET   1
#define HH503_PHY_CFG_97_INCR_FRQ_AX_CASE_MASK 0x2
#define HH503_PHY_CFG_96_INCR_FRQ_AX_CASE_LEN  1
#define HH503_PHY_CFG_96_INCR_FRQ_AX_CASE_OFFSET   0
#define HH503_PHY_CFG_96_INCR_FRQ_AX_CASE_MASK 0x1
#define HH503_PHY_CFG_3_LAST_ITERT_PE_AX_OFFSET_LEN    5
#define HH503_PHY_CFG_3_LAST_ITERT_PE_AX_OFFSET_OFFSET 15
#define HH503_PHY_CFG_3_LAST_ITERT_PE_AX_OFFSET_MASK 0xF8000
#define HH503_PHY_CFG_2_LAST_ITERT_PE_AX_OFFSET_LEN    5
#define HH503_PHY_CFG_2_LAST_ITERT_PE_AX_OFFSET_OFFSET 10
#define HH503_PHY_CFG_2_LAST_ITERT_PE_AX_OFFSET_MASK 0x7C00
#define HH503_PHY_CFG_1_LAST_ITERT_PE_AX_OFFSET_LEN    5
#define HH503_PHY_CFG_1_LAST_ITERT_PE_AX_OFFSET_OFFSET 5
#define HH503_PHY_CFG_1_LAST_ITERT_PE_AX_OFFSET_MASK 0x3E0
#define HH503_PHY_CFG_0_LAST_ITERT_PE_AX_OFFSET_LEN    5
#define HH503_PHY_CFG_0_LAST_ITERT_PE_AX_OFFSET_OFFSET 0
#define HH503_PHY_CFG_0_LAST_ITERT_PE_AX_OFFSET_MASK 0x1F
#define	HH503_PHY_ECO_WLPHY_033_LEN	32
#define	HH503_PHY_ECO_WLPHY_033_OFFSET	0
#define HH503_PHY_ECO_WLPHY_033_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_034_LEN	32
#define	HH503_PHY_ECO_WLPHY_034_OFFSET	0
#define HH503_PHY_ECO_WLPHY_034_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_035_LEN	32
#define	HH503_PHY_ECO_WLPHY_035_OFFSET	0
#define HH503_PHY_ECO_WLPHY_035_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_036_LEN	32
#define	HH503_PHY_ECO_WLPHY_036_OFFSET	0
#define HH503_PHY_ECO_WLPHY_036_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_037_LEN	32
#define	HH503_PHY_ECO_WLPHY_037_OFFSET	0
#define HH503_PHY_ECO_WLPHY_037_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_038_LEN	32
#define	HH503_PHY_ECO_WLPHY_038_OFFSET	0
#define HH503_PHY_ECO_WLPHY_038_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_039_LEN	32
#define	HH503_PHY_ECO_WLPHY_039_OFFSET	0
#define HH503_PHY_ECO_WLPHY_039_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_040_LEN	32
#define	HH503_PHY_ECO_WLPHY_040_OFFSET	0
#define HH503_PHY_ECO_WLPHY_040_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_041_LEN	32
#define	HH503_PHY_ECO_WLPHY_041_OFFSET	0
#define HH503_PHY_ECO_WLPHY_041_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_042_LEN	32
#define	HH503_PHY_ECO_WLPHY_042_OFFSET	0
#define HH503_PHY_ECO_WLPHY_042_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_043_LEN	32
#define	HH503_PHY_ECO_WLPHY_043_OFFSET	0
#define HH503_PHY_ECO_WLPHY_043_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_044_LEN	32
#define	HH503_PHY_ECO_WLPHY_044_OFFSET	0
#define HH503_PHY_ECO_WLPHY_044_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_045_LEN	32
#define	HH503_PHY_ECO_WLPHY_045_OFFSET	0
#define HH503_PHY_ECO_WLPHY_045_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_046_LEN	32
#define	HH503_PHY_ECO_WLPHY_046_OFFSET	0
#define HH503_PHY_ECO_WLPHY_046_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_047_LEN	32
#define	HH503_PHY_ECO_WLPHY_047_OFFSET	0
#define HH503_PHY_ECO_WLPHY_047_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_048_LEN	32
#define	HH503_PHY_ECO_WLPHY_048_OFFSET	0
#define HH503_PHY_ECO_WLPHY_048_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_049_LEN	32
#define	HH503_PHY_ECO_WLPHY_049_OFFSET	0
#define HH503_PHY_ECO_WLPHY_049_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_050_LEN	32
#define	HH503_PHY_ECO_WLPHY_050_OFFSET	0
#define HH503_PHY_ECO_WLPHY_050_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_051_LEN	32
#define	HH503_PHY_ECO_WLPHY_051_OFFSET	0
#define HH503_PHY_ECO_WLPHY_051_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_052_LEN	32
#define	HH503_PHY_ECO_WLPHY_052_OFFSET	0
#define HH503_PHY_ECO_WLPHY_052_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_053_LEN	32
#define	HH503_PHY_ECO_WLPHY_053_OFFSET	0
#define HH503_PHY_ECO_WLPHY_053_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_054_LEN	32
#define	HH503_PHY_ECO_WLPHY_054_OFFSET	0
#define HH503_PHY_ECO_WLPHY_054_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_055_LEN	32
#define	HH503_PHY_ECO_WLPHY_055_OFFSET	0
#define HH503_PHY_ECO_WLPHY_055_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_056_LEN	32
#define	HH503_PHY_ECO_WLPHY_056_OFFSET	0
#define HH503_PHY_ECO_WLPHY_056_MASK 0xFFFFFFFF

#define HH503_PHY_DPD_RX_FIFO_FULL_0CH_LEN 1
#define HH503_PHY_DPD_RX_FIFO_FULL_0CH_OFFSET  17
#define HH503_PHY_DPD_RX_FIFO_FULL_0CH_MASK 0x20000
#define HH503_PHY_DPD_RX_FIFO_ALMOST_FULL_0CH_LEN  1
#define HH503_PHY_DPD_RX_FIFO_ALMOST_FULL_0CH_OFFSET   16
#define HH503_PHY_DPD_RX_FIFO_ALMOST_FULL_0CH_MASK 0x10000
#define HH503_PHY_DPD_RX_FIFO_EMPTY_0CH_LEN    1
#define HH503_PHY_DPD_RX_FIFO_EMPTY_0CH_OFFSET 15
#define HH503_PHY_DPD_RX_FIFO_EMPTY_0CH_MASK 0x8000
#define HH503_PHY_DPD_RX_FIFO_FULL_1CH_LEN 1
#define HH503_PHY_DPD_RX_FIFO_FULL_1CH_OFFSET  14
#define HH503_PHY_DPD_RX_FIFO_FULL_1CH_MASK 0x4000
#define HH503_PHY_DPD_RX_FIFO_ALMOST_FULL_1CH_LEN  1
#define HH503_PHY_DPD_RX_FIFO_ALMOST_FULL_1CH_OFFSET   13
#define HH503_PHY_DPD_RX_FIFO_ALMOST_FULL_1CH_MASK 0x2000
#define HH503_PHY_DPD_RX_FIFO_EMPTY_1CH_LEN    1
#define HH503_PHY_DPD_RX_FIFO_EMPTY_1CH_OFFSET 12
#define HH503_PHY_DPD_RX_FIFO_EMPTY_1CH_MASK 0x1000
#define HH503_PHY_RX_FIFO_FULL_0CH_LEN 1
#define HH503_PHY_RX_FIFO_FULL_0CH_OFFSET  11
#define HH503_PHY_RX_FIFO_FULL_0CH_MASK 0x800
#define HH503_PHY_RX_FIFO_ALMOST_FULL_0CH_LEN  1
#define HH503_PHY_RX_FIFO_ALMOST_FULL_0CH_OFFSET   10
#define HH503_PHY_RX_FIFO_ALMOST_FULL_0CH_MASK 0x400
#define HH503_PHY_RX_FIFO_EMPTY_0CH_LEN    1
#define HH503_PHY_RX_FIFO_EMPTY_0CH_OFFSET 9
#define HH503_PHY_RX_FIFO_EMPTY_0CH_MASK 0x200
#define HH503_PHY_TX_FIFO_FULL_0CH_LEN 1
#define HH503_PHY_TX_FIFO_FULL_0CH_OFFSET  8
#define HH503_PHY_TX_FIFO_FULL_0CH_MASK 0x100
#define HH503_PHY_TX_FIFO_ALMOST_FULL_0CH_LEN  1
#define HH503_PHY_TX_FIFO_ALMOST_FULL_0CH_OFFSET   7
#define HH503_PHY_TX_FIFO_ALMOST_FULL_0CH_MASK 0x80
#define HH503_PHY_TX_FIFO_EMPTY_0CH_LEN    1
#define HH503_PHY_TX_FIFO_EMPTY_0CH_OFFSET 6
#define HH503_PHY_TX_FIFO_EMPTY_0CH_MASK 0x40
#define HH503_PHY_RX_FIFO_FULL_1CH_LEN 1
#define HH503_PHY_RX_FIFO_FULL_1CH_OFFSET  5
#define HH503_PHY_RX_FIFO_FULL_1CH_MASK 0x20
#define HH503_PHY_RX_FIFO_ALMOST_FULL_1CH_LEN  1
#define HH503_PHY_RX_FIFO_ALMOST_FULL_1CH_OFFSET   4
#define HH503_PHY_RX_FIFO_ALMOST_FULL_1CH_MASK 0x10
#define HH503_PHY_RX_FIFO_EMPTY_1CH_LEN    1
#define HH503_PHY_RX_FIFO_EMPTY_1CH_OFFSET 3
#define HH503_PHY_RX_FIFO_EMPTY_1CH_MASK 0x8
#define HH503_PHY_TX_FIFO_FULL_1CH_LEN 1
#define HH503_PHY_TX_FIFO_FULL_1CH_OFFSET  2
#define HH503_PHY_TX_FIFO_FULL_1CH_MASK 0x4
#define HH503_PHY_TX_FIFO_ALMOST_FULL_1CH_LEN  1
#define HH503_PHY_TX_FIFO_ALMOST_FULL_1CH_OFFSET   1
#define HH503_PHY_TX_FIFO_ALMOST_FULL_1CH_MASK 0x2
#define HH503_PHY_TX_FIFO_EMPTY_1CH_LEN    1
#define HH503_PHY_TX_FIFO_EMPTY_1CH_OFFSET 0
#define HH503_PHY_TX_FIFO_EMPTY_1CH_MASK 0x1
#define HH503_PHY_RPT_DC_DBB_VALUE_UPDATE_FLAG_LEN 28
#define HH503_PHY_RPT_DC_DBB_VALUE_UPDATE_FLAG_OFFSET  0
#define HH503_PHY_RPT_DC_DBB_VALUE_UPDATE_FLAG_MASK 0xFFFFFFF
#define HH503_PHY_WLAN_SAMPLE_FIFO_EMPTY_LEN   1
#define HH503_PHY_WLAN_SAMPLE_FIFO_EMPTY_OFFSET    21
#define HH503_PHY_WLAN_SAMPLE_FIFO_EMPTY_MASK 0x200000
#define HH503_PHY_WLAN_SAMPLE_FIFO_OVERFLOW_LEN    1
#define HH503_PHY_WLAN_SAMPLE_FIFO_OVERFLOW_OFFSET 20
#define HH503_PHY_WLAN_SAMPLE_FIFO_OVERFLOW_MASK 0x100000
#define HH503_PHY_WLAN_GEN_FIFO_OVERFLOW_LEN   1
#define HH503_PHY_WLAN_GEN_FIFO_OVERFLOW_OFFSET    19
#define HH503_PHY_WLAN_GEN_FIFO_OVERFLOW_MASK 0x80000
#define HH503_PHY_WLAN_GEN_FIFO_UNDERFLOW_LEN  1
#define HH503_PHY_WLAN_GEN_FIFO_UNDERFLOW_OFFSET   18
#define HH503_PHY_WLAN_GEN_FIFO_UNDERFLOW_MASK 0x40000
#define HH503_PHY_DPD_RX_FIFO_FULL_ALM_NEG_0CH_LEN 1
#define HH503_PHY_DPD_RX_FIFO_FULL_ALM_NEG_0CH_OFFSET  17
#define HH503_PHY_DPD_RX_FIFO_FULL_ALM_NEG_0CH_MASK 0x20000
#define HH503_PHY_DPD_RX_FIFO_ALMOST_FULL_ALM_NEG_0CH_LEN  1
#define HH503_PHY_DPD_RX_FIFO_ALMOST_FULL_ALM_NEG_0CH_OFFSET   16
#define HH503_PHY_DPD_RX_FIFO_ALMOST_FULL_ALM_NEG_0CH_MASK 0x10000
#define HH503_PHY_DPD_RX_FIFO_EMPTY_ALM_NEG_0CH_LEN    1
#define HH503_PHY_DPD_RX_FIFO_EMPTY_ALM_NEG_0CH_OFFSET 15
#define HH503_PHY_DPD_RX_FIFO_EMPTY_ALM_NEG_0CH_MASK 0x8000
#define HH503_PHY_DPD_RX_FIFO_FULL_ALM_NEG_1CH_LEN 1
#define HH503_PHY_DPD_RX_FIFO_FULL_ALM_NEG_1CH_OFFSET  14
#define HH503_PHY_DPD_RX_FIFO_FULL_ALM_NEG_1CH_MASK 0x4000
#define HH503_PHY_DPD_RX_FIFO_ALMOST_FULL_ALM_NEG_1CH_LEN  1
#define HH503_PHY_DPD_RX_FIFO_ALMOST_FULL_ALM_NEG_1CH_OFFSET   13
#define HH503_PHY_DPD_RX_FIFO_ALMOST_FULL_ALM_NEG_1CH_MASK 0x2000
#define HH503_PHY_DPD_RX_FIFO_EMPTY_ALM_NEG_1CH_LEN    1
#define HH503_PHY_DPD_RX_FIFO_EMPTY_ALM_NEG_1CH_OFFSET 12
#define HH503_PHY_DPD_RX_FIFO_EMPTY_ALM_NEG_1CH_MASK 0x1000
#define HH503_PHY_RX_FIFO_FULL_ALM_NEG_0CH_LEN 1
#define HH503_PHY_RX_FIFO_FULL_ALM_NEG_0CH_OFFSET  11
#define HH503_PHY_RX_FIFO_FULL_ALM_NEG_0CH_MASK 0x800
#define HH503_PHY_RX_FIFO_ALMOST_FULL_ALM_NEG_0CH_LEN  1
#define HH503_PHY_RX_FIFO_ALMOST_FULL_ALM_NEG_0CH_OFFSET   10
#define HH503_PHY_RX_FIFO_ALMOST_FULL_ALM_NEG_0CH_MASK 0x400
#define HH503_PHY_RX_FIFO_EMPTY_ALM_NEG_0CH_LEN    1
#define HH503_PHY_RX_FIFO_EMPTY_ALM_NEG_0CH_OFFSET 9
#define HH503_PHY_RX_FIFO_EMPTY_ALM_NEG_0CH_MASK 0x200
#define HH503_PHY_TX_FIFO_FULL_ALM_NEG_0CH_LEN 1
#define HH503_PHY_TX_FIFO_FULL_ALM_NEG_0CH_OFFSET  8
#define HH503_PHY_TX_FIFO_FULL_ALM_NEG_0CH_MASK 0x100
#define HH503_PHY_TX_FIFO_ALMOST_FULL_ALM_NEG_0CH_LEN  1
#define HH503_PHY_TX_FIFO_ALMOST_FULL_ALM_NEG_0CH_OFFSET   7
#define HH503_PHY_TX_FIFO_ALMOST_FULL_ALM_NEG_0CH_MASK 0x80
#define HH503_PHY_TX_FIFO_EMPTY_ALM_NEG_0CH_LEN    1
#define HH503_PHY_TX_FIFO_EMPTY_ALM_NEG_0CH_OFFSET 6
#define HH503_PHY_TX_FIFO_EMPTY_ALM_NEG_0CH_MASK 0x40
#define HH503_PHY_RX_FIFO_FULL_ALM_NEG_1CH_LEN 1
#define HH503_PHY_RX_FIFO_FULL_ALM_NEG_1CH_OFFSET  5
#define HH503_PHY_RX_FIFO_FULL_ALM_NEG_1CH_MASK 0x20
#define HH503_PHY_RX_FIFO_ALMOST_FULL_ALM_NEG_1CH_LEN  1
#define HH503_PHY_RX_FIFO_ALMOST_FULL_ALM_NEG_1CH_OFFSET   4
#define HH503_PHY_RX_FIFO_ALMOST_FULL_ALM_NEG_1CH_MASK 0x10
#define HH503_PHY_RX_FIFO_EMPTY_ALM_NEG_1CH_LEN    1
#define HH503_PHY_RX_FIFO_EMPTY_ALM_NEG_1CH_OFFSET 3
#define HH503_PHY_RX_FIFO_EMPTY_ALM_NEG_1CH_MASK 0x8
#define HH503_PHY_TX_FIFO_FULL_ALM_NEG_1CH_LEN 1
#define HH503_PHY_TX_FIFO_FULL_ALM_NEG_1CH_OFFSET  2
#define HH503_PHY_TX_FIFO_FULL_ALM_NEG_1CH_MASK 0x4
#define HH503_PHY_TX_FIFO_ALMOST_FULL_ALM_NEG_1CH_LEN  1
#define HH503_PHY_TX_FIFO_ALMOST_FULL_ALM_NEG_1CH_OFFSET   1
#define HH503_PHY_TX_FIFO_ALMOST_FULL_ALM_NEG_1CH_MASK 0x2
#define HH503_PHY_TX_FIFO_EMPTY_ALM_NEG_1CH_LEN    1
#define HH503_PHY_TX_FIFO_EMPTY_ALM_NEG_1CH_OFFSET 0
#define HH503_PHY_TX_FIFO_EMPTY_ALM_NEG_1CH_MASK 0x1
#define HH503_PHY_CFG_TRX_IQ_CALI_MUX_LEN  1
#define HH503_PHY_CFG_TRX_IQ_CALI_MUX_OFFSET   13
#define HH503_PHY_CFG_TRX_IQ_CALI_MUX_MASK 0x2000
#define HH503_PHY_RPT_RX_FFT_DONE_LEN  1
#define HH503_PHY_RPT_RX_FFT_DONE_OFFSET   12
#define HH503_PHY_RPT_RX_FFT_DONE_MASK 0x1000
#define HH503_PHY_CFG_TRX_IQ_FFT_SHIFT_EN_LEN  1
#define HH503_PHY_CFG_TRX_IQ_FFT_SHIFT_EN_OFFSET   11
#define HH503_PHY_CFG_TRX_IQ_FFT_SHIFT_EN_MASK 0x800
#define HH503_PHY_CFG_TX_TONE_TIME_COMP_BYPASS_LEN 1
#define HH503_PHY_CFG_TX_TONE_TIME_COMP_BYPASS_OFFSET  10
#define HH503_PHY_CFG_TX_TONE_TIME_COMP_BYPASS_MASK 0x400
#define HH503_PHY_CFG_TRX_BW_MODE_LEN  2
#define HH503_PHY_CFG_TRX_BW_MODE_OFFSET   8
#define HH503_PHY_CFG_TRX_BW_MODE_MASK 0x300
#define HH503_PHY_CFG_TONE_FREQ_NUM_LEN    3
#define HH503_PHY_CFG_TONE_FREQ_NUM_OFFSET 5
#define HH503_PHY_CFG_TONE_FREQ_NUM_MASK 0xE0
#define HH503_PHY_CFG_IQ_SYM_NUM_LEN   4
#define HH503_PHY_CFG_IQ_SYM_NUM_OFFSET    1
#define HH503_PHY_CFG_IQ_SYM_NUM_MASK 0x1E
#define HH503_PHY_CFG_TRX_IQ_CALI_EN_LEN   1
#define HH503_PHY_CFG_TRX_IQ_CALI_EN_OFFSET    0
#define HH503_PHY_CFG_TRX_IQ_CALI_EN_MASK 0x1
#define HH503_PHY_CFG_TRX_IQ_SYM_DLY_LEN   16
#define HH503_PHY_CFG_TRX_IQ_SYM_DLY_OFFSET    16
#define HH503_PHY_CFG_TRX_IQ_SYM_DLY_MASK 0xFFFF0000
#define HH503_PHY_CFG_TRX_IQ_START_DLY_LEN 16
#define HH503_PHY_CFG_TRX_IQ_START_DLY_OFFSET  0
#define HH503_PHY_CFG_TRX_IQ_START_DLY_MASK 0xFFFF
#define HH503_PHY_CFG_VLD_FREQ_SEL_LEN 1
#define HH503_PHY_CFG_VLD_FREQ_SEL_OFFSET  0
#define HH503_PHY_CFG_VLD_FREQ_SEL_MASK 0x1
#define HH503_PHY_CFG_TX_DC_EN_LEN 2
#define HH503_PHY_CFG_TX_DC_EN_OFFSET  0
#define HH503_PHY_CFG_TX_DC_EN_MASK 0x3
#define HH503_PHY_CFG_TX_DC_IVALUE_LEN 24
#define HH503_PHY_CFG_TX_DC_IVALUE_OFFSET  0
#define HH503_PHY_CFG_TX_DC_IVALUE_MASK 0xFFFFFF
#define HH503_PHY_CFG_TX_DC_QVALUE_LEN 24
#define HH503_PHY_CFG_TX_DC_QVALUE_OFFSET  0
#define HH503_PHY_CFG_TX_DC_QVALUE_MASK 0xFFFFFF
#define HH503_PHY_SA_POWER_LEN 17
#define HH503_PHY_SA_POWER_OFFSET  6
#define HH503_PHY_SA_POWER_MASK 0x7FFFC0
#define HH503_PHY_RPT_POWER_SA_READY_LEN   1
#define HH503_PHY_RPT_POWER_SA_READY_OFFSET    5
#define HH503_PHY_RPT_POWER_SA_READY_MASK 0x20
#define HH503_PHY_CFG_SA_EN_LEN    1
#define HH503_PHY_CFG_SA_EN_OFFSET 4
#define HH503_PHY_CFG_SA_EN_MASK 0x10
#define HH503_PHY_CFG_SA_PHASE_SEL_LEN 2
#define HH503_PHY_CFG_SA_PHASE_SEL_OFFSET  2
#define HH503_PHY_CFG_SA_PHASE_SEL_MASK 0xC
#define HH503_PHY_CFG_SA_SYMN_LEN  2
#define HH503_PHY_CFG_SA_SYMN_OFFSET   0
#define HH503_PHY_CFG_SA_SYMN_MASK 0x3
#define HH503_PHY_CFG_TONE_MODE_LEN    3
#define HH503_PHY_CFG_TONE_MODE_OFFSET 6
#define HH503_PHY_CFG_TONE_MODE_MASK 0x1C0
#define HH503_PHY_CFG_TONE_MASK_LEN    2
#define HH503_PHY_CFG_TONE_MASK_OFFSET 4
#define HH503_PHY_CFG_TONE_MASK_MASK 0x30
#define HH503_PHY_CFG_TONE_AMP_LEN 3
#define HH503_PHY_CFG_TONE_AMP_OFFSET  1
#define HH503_PHY_CFG_TONE_AMP_MASK 0xE
#define HH503_PHY_CFG_TONE_EN_LEN  1
#define HH503_PHY_CFG_TONE_EN_OFFSET   0
#define HH503_PHY_CFG_TONE_EN_MASK 0x1
#define HH503_PHY_CFG_RX_TIME_COMP_BYPASS_IN_DFE_LEN   1
#define HH503_PHY_CFG_RX_TIME_COMP_BYPASS_IN_DFE_OFFSET    6
#define HH503_PHY_CFG_RX_TIME_COMP_BYPASS_IN_DFE_MASK 0x40
#define HH503_PHY_CFG_RX1_TIME_COMP_BYPASS_LEN 1
#define HH503_PHY_CFG_RX1_TIME_COMP_BYPASS_OFFSET  5
#define HH503_PHY_CFG_RX1_TIME_COMP_BYPASS_MASK 0x20
#define HH503_PHY_CFG_FREQ_COMP_BYPASS_LEN 1
#define HH503_PHY_CFG_FREQ_COMP_BYPASS_OFFSET  3
#define HH503_PHY_CFG_FREQ_COMP_BYPASS_MASK 0x8
#define HH503_PHY_CFG_TIME_COMP_BYPASS_CH1_LEN 1
#define HH503_PHY_CFG_TIME_COMP_BYPASS_CH1_OFFSET  1
#define HH503_PHY_CFG_TIME_COMP_BYPASS_CH1_MASK 0x2
#define HH503_PHY_CFG_TIME_COMP_BYPASS_CH0_LEN 1
#define HH503_PHY_CFG_TIME_COMP_BYPASS_CH0_OFFSET  0
#define HH503_PHY_CFG_TIME_COMP_BYPASS_CH0_MASK 0x1
#define HH503_PHY_CFG_TX_DC_COMP_BYPASS_LEN    2
#define HH503_PHY_CFG_TX_DC_COMP_BYPASS_OFFSET 0
#define HH503_PHY_CFG_TX_DC_COMP_BYPASS_MASK 0x3
#define HH503_PHY_CFG_TX1_DC0_COMP_I_LEN   12
#define HH503_PHY_CFG_TX1_DC0_COMP_I_OFFSET    12
#define HH503_PHY_CFG_TX1_DC0_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC0_COMP_I_LEN   12
#define HH503_PHY_CFG_TX0_DC0_COMP_I_OFFSET    0
#define HH503_PHY_CFG_TX0_DC0_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC0_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX1_DC0_COMP_Q_OFFSET    12
#define HH503_PHY_CFG_TX1_DC0_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC0_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX0_DC0_COMP_Q_OFFSET    0
#define HH503_PHY_CFG_TX0_DC0_COMP_Q_MASK 0xFFF
#define HH503_PHY_CFG_TX_PWR_COMP_BYPASS_LEN   2
#define HH503_PHY_CFG_TX_PWR_COMP_BYPASS_OFFSET    0
#define HH503_PHY_CFG_TX_PWR_COMP_BYPASS_MASK 0x3
#define HH503_PHY_CFG_PA1_CAL_VAL_LEN  7
#define HH503_PHY_CFG_PA1_CAL_VAL_OFFSET   7
#define HH503_PHY_CFG_PA1_CAL_VAL_MASK 0x3F80
#define HH503_PHY_CFG_PA0_CAL_VAL_LEN  7
#define HH503_PHY_CFG_PA0_CAL_VAL_OFFSET   0
#define HH503_PHY_CFG_PA0_CAL_VAL_MASK 0x7F
#define HH503_PHY_CFG_RX_IQ_COMP_BYPASS_LEN    2
#define HH503_PHY_CFG_RX_IQ_COMP_BYPASS_OFFSET 0
#define HH503_PHY_CFG_RX_IQ_COMP_BYPASS_MASK 0x3
#define HH503_PHY_CFG_RX1_IQ_COMP_E_VAL_LEN    8
#define HH503_PHY_CFG_RX1_IQ_COMP_E_VAL_OFFSET 8
#define HH503_PHY_CFG_RX1_IQ_COMP_E_VAL_MASK 0xFF00
#define HH503_PHY_CFG_RX0_IQ_COMP_E_VAL_LEN    8
#define HH503_PHY_CFG_RX0_IQ_COMP_E_VAL_OFFSET 0
#define HH503_PHY_CFG_RX0_IQ_COMP_E_VAL_MASK 0xFF
#define HH503_PHY_CFG_RX1_IQ_COMP_P_VAL_LEN    9
#define HH503_PHY_CFG_RX1_IQ_COMP_P_VAL_OFFSET 9
#define HH503_PHY_CFG_RX1_IQ_COMP_P_VAL_MASK 0x3FE00
#define HH503_PHY_CFG_RX0_IQ_COMP_P_VAL_LEN    9
#define HH503_PHY_CFG_RX0_IQ_COMP_P_VAL_OFFSET 0
#define HH503_PHY_CFG_RX0_IQ_COMP_P_VAL_MASK 0x1FF
#define HH503_PHY_CFG_RX_DC_COMP_BYPASS_LEN    2
#define HH503_PHY_CFG_RX_DC_COMP_BYPASS_OFFSET 0
#define HH503_PHY_CFG_RX_DC_COMP_BYPASS_MASK 0x3
#define HH503_PHY_CFG_RX1_DC_COMP_I_LEN    10
#define HH503_PHY_CFG_RX1_DC_COMP_I_OFFSET 10
#define HH503_PHY_CFG_RX1_DC_COMP_I_MASK 0xFFC00
#define HH503_PHY_CFG_RX0_DC_COMP_I_LEN    10
#define HH503_PHY_CFG_RX0_DC_COMP_I_OFFSET 0
#define HH503_PHY_CFG_RX0_DC_COMP_I_MASK 0x3FF
#define HH503_PHY_CFG_RX1_DC_COMP_Q_LEN    10
#define HH503_PHY_CFG_RX1_DC_COMP_Q_OFFSET 10
#define HH503_PHY_CFG_RX1_DC_COMP_Q_MASK 0xFFC00
#define HH503_PHY_CFG_RX0_DC_COMP_Q_LEN    10
#define HH503_PHY_CFG_RX0_DC_COMP_Q_OFFSET 0
#define HH503_PHY_CFG_RX0_DC_COMP_Q_MASK 0x3FF
#define HH503_PHY_CFG_ACCUM_EN_LEN 1
#define HH503_PHY_CFG_ACCUM_EN_OFFSET  0
#define HH503_PHY_CFG_ACCUM_EN_MASK 0x1
#define HH503_PHY_CFG_ACCUM_LEN_LEN    5
#define HH503_PHY_CFG_ACCUM_LEN_OFFSET 0
#define HH503_PHY_CFG_ACCUM_LEN_MASK 0x1F
#define HH503_PHY_CFG_ACCUM_TIMES_LEN  12
#define HH503_PHY_CFG_ACCUM_TIMES_OFFSET   0
#define HH503_PHY_CFG_ACCUM_TIMES_MASK 0xFFF
#define HH503_PHY_POWER_ACCUM_DELAY_LEN    12
#define HH503_PHY_POWER_ACCUM_DELAY_OFFSET 0
#define HH503_PHY_POWER_ACCUM_DELAY_MASK 0xFFF
#define HH503_PHY_TX_POWER_RPT_OVER_LEN    1
#define HH503_PHY_TX_POWER_RPT_OVER_OFFSET 0
#define HH503_PHY_TX_POWER_RPT_OVER_MASK 0x1
#define HH503_PHY_EXT_IN_ADC_CLOCK_LEN 1
#define HH503_PHY_EXT_IN_ADC_CLOCK_OFFSET  0
#define HH503_PHY_EXT_IN_ADC_CLOCK_MASK 0x1
#define HH503_PHY_CFG_TX1_DC1_COMP_I_LEN   12
#define HH503_PHY_CFG_TX1_DC1_COMP_I_OFFSET    12
#define HH503_PHY_CFG_TX1_DC1_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC1_COMP_I_LEN   12
#define HH503_PHY_CFG_TX0_DC1_COMP_I_OFFSET    0
#define HH503_PHY_CFG_TX0_DC1_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC1_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX1_DC1_COMP_Q_OFFSET    12
#define HH503_PHY_CFG_TX1_DC1_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC1_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX0_DC1_COMP_Q_OFFSET    0
#define HH503_PHY_CFG_TX0_DC1_COMP_Q_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC2_COMP_I_LEN   12
#define HH503_PHY_CFG_TX1_DC2_COMP_I_OFFSET    12
#define HH503_PHY_CFG_TX1_DC2_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC2_COMP_I_LEN   12
#define HH503_PHY_CFG_TX0_DC2_COMP_I_OFFSET    0
#define HH503_PHY_CFG_TX0_DC2_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC2_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX1_DC2_COMP_Q_OFFSET    12
#define HH503_PHY_CFG_TX1_DC2_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC2_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX0_DC2_COMP_Q_OFFSET    0
#define HH503_PHY_CFG_TX0_DC2_COMP_Q_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC3_COMP_I_LEN   12
#define HH503_PHY_CFG_TX1_DC3_COMP_I_OFFSET    12
#define HH503_PHY_CFG_TX1_DC3_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC3_COMP_I_LEN   12
#define HH503_PHY_CFG_TX0_DC3_COMP_I_OFFSET    0
#define HH503_PHY_CFG_TX0_DC3_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC3_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX1_DC3_COMP_Q_OFFSET    12
#define HH503_PHY_CFG_TX1_DC3_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC3_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX0_DC3_COMP_Q_OFFSET    0
#define HH503_PHY_CFG_TX0_DC3_COMP_Q_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC4_COMP_I_LEN   12
#define HH503_PHY_CFG_TX1_DC4_COMP_I_OFFSET    12
#define HH503_PHY_CFG_TX1_DC4_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC4_COMP_I_LEN   12
#define HH503_PHY_CFG_TX0_DC4_COMP_I_OFFSET    0
#define HH503_PHY_CFG_TX0_DC4_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC4_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX1_DC4_COMP_Q_OFFSET    12
#define HH503_PHY_CFG_TX1_DC4_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC4_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX0_DC4_COMP_Q_OFFSET    0
#define HH503_PHY_CFG_TX0_DC4_COMP_Q_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC5_COMP_I_LEN   12
#define HH503_PHY_CFG_TX1_DC5_COMP_I_OFFSET    12
#define HH503_PHY_CFG_TX1_DC5_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC5_COMP_I_LEN   12
#define HH503_PHY_CFG_TX0_DC5_COMP_I_OFFSET    0
#define HH503_PHY_CFG_TX0_DC5_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC5_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX1_DC5_COMP_Q_OFFSET    12
#define HH503_PHY_CFG_TX1_DC5_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC5_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX0_DC5_COMP_Q_OFFSET    0
#define HH503_PHY_CFG_TX0_DC5_COMP_Q_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC6_COMP_I_LEN   12
#define HH503_PHY_CFG_TX1_DC6_COMP_I_OFFSET    12
#define HH503_PHY_CFG_TX1_DC6_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC6_COMP_I_LEN   12
#define HH503_PHY_CFG_TX0_DC6_COMP_I_OFFSET    0
#define HH503_PHY_CFG_TX0_DC6_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC6_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX1_DC6_COMP_Q_OFFSET    12
#define HH503_PHY_CFG_TX1_DC6_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC6_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX0_DC6_COMP_Q_OFFSET    0
#define HH503_PHY_CFG_TX0_DC6_COMP_Q_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC7_COMP_I_LEN   12
#define HH503_PHY_CFG_TX1_DC7_COMP_I_OFFSET    12
#define HH503_PHY_CFG_TX1_DC7_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC7_COMP_I_LEN   12
#define HH503_PHY_CFG_TX0_DC7_COMP_I_OFFSET    0
#define HH503_PHY_CFG_TX0_DC7_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC7_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX1_DC7_COMP_Q_OFFSET    12
#define HH503_PHY_CFG_TX1_DC7_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC7_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX0_DC7_COMP_Q_OFFSET    0
#define HH503_PHY_CFG_TX0_DC7_COMP_Q_MASK 0xFFF
#define HH503_PHY_REG_RX_FIFO_EN_LEN   2
#define HH503_PHY_REG_RX_FIFO_EN_OFFSET    2
#define HH503_PHY_REG_RX_FIFO_EN_MASK 0xC
#define HH503_PHY_REG_TX_FIFO_EN_LEN   2
#define HH503_PHY_REG_TX_FIFO_EN_OFFSET    0
#define HH503_PHY_REG_TX_FIFO_EN_MASK 0x3
#define HH503_PHY_TX_FIFO_RD_LATENCY_LEN   4
#define HH503_PHY_TX_FIFO_RD_LATENCY_OFFSET    4
#define HH503_PHY_TX_FIFO_RD_LATENCY_MASK 0xF0
#define HH503_PHY_RX_FIFO_RD_LATENCY_LEN   4
#define HH503_PHY_RX_FIFO_RD_LATENCY_OFFSET    0
#define HH503_PHY_RX_FIFO_RD_LATENCY_MASK 0xF
#define HH503_PHY_CFG_DEBUG_SAMPLE_CH_SEL_LEN  2
#define HH503_PHY_CFG_DEBUG_SAMPLE_CH_SEL_OFFSET   22
#define HH503_PHY_CFG_DEBUG_SAMPLE_CH_SEL_MASK 0xC00000
#define HH503_PHY_CFG_DEBUG_DAMPLE_DATA_TH_LEN 9
#define HH503_PHY_CFG_DEBUG_DAMPLE_DATA_TH_OFFSET  13
#define HH503_PHY_CFG_DEBUG_DAMPLE_DATA_TH_MASK 0x3FE000
#define HH503_PHY_CFG_DEBUG_SAMPLE_END_MODE_LEN    5
#define HH503_PHY_CFG_DEBUG_SAMPLE_END_MODE_OFFSET 8
#define HH503_PHY_CFG_DEBUG_SAMPLE_END_MODE_MASK 0x1F00
#define HH503_PHY_CFG_DEBUG_SAMPLE_START_MODE_LEN  5
#define HH503_PHY_CFG_DEBUG_SAMPLE_START_MODE_OFFSET   3
#define HH503_PHY_CFG_DEBUG_SAMPLE_START_MODE_MASK 0xF8
#define HH503_PHY_CFG_DEBUG_SAMPLE_EN_LEN  1
#define HH503_PHY_CFG_DEBUG_SAMPLE_EN_OFFSET   2
#define HH503_PHY_CFG_DEBUG_SAMPLE_EN_MASK 0x4
#define HH503_PHY_CFG_SAMPLE_CH_SEL_LEN    2
#define HH503_PHY_CFG_SAMPLE_CH_SEL_OFFSET 0
#define HH503_PHY_CFG_SAMPLE_CH_SEL_MASK 0x3
#define HH503_PHY_CFG_SAMPLE_MCS_LEN   6
#define HH503_PHY_CFG_SAMPLE_MCS_OFFSET    24
#define HH503_PHY_CFG_SAMPLE_MCS_MASK 0x3F000000
#define HH503_PHY_CFG_FRAME_DATA_LENGTH_LEN    24
#define HH503_PHY_CFG_FRAME_DATA_LENGTH_OFFSET 0
#define HH503_PHY_CFG_FRAME_DATA_LENGTH_MASK 0xFFFFFF
#define HH503_PHY_TXPOST_0COEFF_LEN    10
#define HH503_PHY_TXPOST_0COEFF_OFFSET 0
#define HH503_PHY_TXPOST_0COEFF_MASK 0x3FF
#define HH503_PHY_TXPOST_1COEFF_LEN    10
#define HH503_PHY_TXPOST_1COEFF_OFFSET 0
#define HH503_PHY_TXPOST_1COEFF_MASK 0x3FF
#define HH503_PHY_INTXPOSTFILTBYPASSN_LEN  1
#define HH503_PHY_INTXPOSTFILTBYPASSN_OFFSET   0
#define HH503_PHY_INTXPOSTFILTBYPASSN_MASK 0x1
#define HH503_PHY_CFG_11B_BOUNDARY_GAIN_LEN    6
#define HH503_PHY_CFG_11B_BOUNDARY_GAIN_OFFSET 26
#define HH503_PHY_CFG_11B_BOUNDARY_GAIN_MASK 0xFC000000
#define HH503_PHY_CFG_POW_GAIN_MRC_BYPASS_LEN  1
#define HH503_PHY_CFG_POW_GAIN_MRC_BYPASS_OFFSET   25
#define HH503_PHY_CFG_POW_GAIN_MRC_BYPASS_MASK 0x2000000
#define HH503_PHY_CFG_UNLOCKED_LEN 1
#define HH503_PHY_CFG_UNLOCKED_OFFSET  24
#define HH503_PHY_CFG_UNLOCKED_MASK 0x1000000
#define HH503_PHY_CFG_RESET_ALL_LEN    1
#define HH503_PHY_CFG_RESET_ALL_OFFSET 23
#define HH503_PHY_CFG_RESET_ALL_MASK 0x800000
#define HH503_PHY_CFG_ONEANT_DET_MRC_ENB_LEN   1
#define HH503_PHY_CFG_ONEANT_DET_MRC_ENB_OFFSET    22
#define HH503_PHY_CFG_ONEANT_DET_MRC_ENB_MASK 0x400000
#define HH503_PHY_CFG_ACQ_COARSE_ST_TIME_LEN   6
#define HH503_PHY_CFG_ACQ_COARSE_ST_TIME_OFFSET    16
#define HH503_PHY_CFG_ACQ_COARSE_ST_TIME_MASK 0x3F0000
#define HH503_PHY_ACQ_MULT_LEN 4
#define HH503_PHY_ACQ_MULT_OFFSET  12
#define HH503_PHY_ACQ_MULT_MASK 0xF000
#define HH503_PHY_DELAY_TIME_11B_LEN   12
#define HH503_PHY_DELAY_TIME_11B_OFFSET    0
#define HH503_PHY_DELAY_TIME_11B_MASK 0xFFF
#define HH503_PHY_CFG_TX11BLOCKEDUNLOCKED_LEN  1
#define HH503_PHY_CFG_TX11BLOCKEDUNLOCKED_OFFSET   17
#define HH503_PHY_CFG_TX11BLOCKEDUNLOCKED_MASK 0x20000
#define HH503_PHY_RXCNTRLOUT_LEN   8
#define HH503_PHY_RXCNTRLOUT_OFFSET    9
#define HH503_PHY_RXCNTRLOUT_MASK 0x1FE00
#define HH503_PHY_TXLENGTHHIGHOUT_LEN  1
#define HH503_PHY_TXLENGTHHIGHOUT_OFFSET   8
#define HH503_PHY_TXLENGTHHIGHOUT_MASK 0x100
#define HH503_PHY_TXCNTRLOUT_LEN   8
#define HH503_PHY_TXCNTRLOUT_OFFSET    0
#define HH503_PHY_TXCNTRLOUT_MASK 0xFF
#define HH503_PHY_SNRRAKELOWERTHOUT_LEN    8
#define HH503_PHY_SNRRAKELOWERTHOUT_OFFSET 24
#define HH503_PHY_SNRRAKELOWERTHOUT_MASK 0xFF000000
#define HH503_PHY_SNRRAKEUPPERTHOUT_LEN    8
#define HH503_PHY_SNRRAKEUPPERTHOUT_OFFSET 16
#define HH503_PHY_SNRRAKEUPPERTHOUT_MASK 0xFF0000
#define HH503_PHY_ACQTIMEOUTVLA_LEN    8
#define HH503_PHY_ACQTIMEOUTVLA_OFFSET 8
#define HH503_PHY_ACQTIMEOUTVLA_MASK 0xFF00
#define HH503_PHY_ACQTHRESHOUT_LEN 8
#define HH503_PHY_ACQTHRESHOUT_OFFSET  0
#define HH503_PHY_ACQTHRESHOUT_MASK 0xFF
#define HH503_PHY_CSBARKERTH11OUT_LEN  8
#define HH503_PHY_CSBARKERTH11OUT_OFFSET   24
#define HH503_PHY_CSBARKERTH11OUT_MASK 0xFF000000
#define HH503_PHY_TMCNTRL2OUT_LEN  8
#define HH503_PHY_TMCNTRL2OUT_OFFSET   16
#define HH503_PHY_TMCNTRL2OUT_MASK 0xFF0000
#define HH503_PHY_TMCNTRL1OUT_LEN  8
#define HH503_PHY_TMCNTRL1OUT_OFFSET   8
#define HH503_PHY_TMCNTRL1OUT_MASK 0xFF00
#define HH503_PHY_MPATHRAKETHOUT_LEN   8
#define HH503_PHY_MPATHRAKETHOUT_OFFSET    0
#define HH503_PHY_MPATHRAKETHOUT_MASK 0xFF
#define HH503_PHY_CSBARKERTH15OUT_LEN  8
#define HH503_PHY_CSBARKERTH15OUT_OFFSET   24
#define HH503_PHY_CSBARKERTH15OUT_MASK 0xFF000000
#define HH503_PHY_CSBARKERTH14OUT_LEN  8
#define HH503_PHY_CSBARKERTH14OUT_OFFSET   16
#define HH503_PHY_CSBARKERTH14OUT_MASK 0xFF0000
#define HH503_PHY_CSBARKERTH13OUT_LEN  8
#define HH503_PHY_CSBARKERTH13OUT_OFFSET   8
#define HH503_PHY_CSBARKERTH13OUT_MASK 0xFF00
#define HH503_PHY_CSBARKERTH12OUT_LEN  8
#define HH503_PHY_CSBARKERTH12OUT_OFFSET   0
#define HH503_PHY_CSBARKERTH12OUT_MASK 0xFF
#define HH503_PHY_CSBARKERTH23OUT_LEN  8
#define HH503_PHY_CSBARKERTH23OUT_OFFSET   24
#define HH503_PHY_CSBARKERTH23OUT_MASK 0xFF000000
#define HH503_PHY_CSBARKERTH22OUT_LEN  8
#define HH503_PHY_CSBARKERTH22OUT_OFFSET   16
#define HH503_PHY_CSBARKERTH22OUT_MASK 0xFF0000
#define HH503_PHY_CSBARKERTH21OUT_LEN  8
#define HH503_PHY_CSBARKERTH21OUT_OFFSET   8
#define HH503_PHY_CSBARKERTH21OUT_MASK 0xFF00
#define HH503_PHY_CSBARKERTH16OUT_LEN  8
#define HH503_PHY_CSBARKERTH16OUT_OFFSET   0
#define HH503_PHY_CSBARKERTH16OUT_MASK 0xFF
#define HH503_PHY_CSBARKERTH27OUT_LEN  8
#define HH503_PHY_CSBARKERTH27OUT_OFFSET   24
#define HH503_PHY_CSBARKERTH27OUT_MASK 0xFF000000
#define HH503_PHY_CSBARKERTH26OUT_LEN  8
#define HH503_PHY_CSBARKERTH26OUT_OFFSET   16
#define HH503_PHY_CSBARKERTH26OUT_MASK 0xFF0000
#define HH503_PHY_CSBARKERTH25OUT_LEN  8
#define HH503_PHY_CSBARKERTH25OUT_OFFSET   8
#define HH503_PHY_CSBARKERTH25OUT_MASK 0xFF00
#define HH503_PHY_CSBARKERTH24OUT_LEN  8
#define HH503_PHY_CSBARKERTH24OUT_OFFSET   0
#define HH503_PHY_CSBARKERTH24OUT_MASK 0xFF
#define HH503_PHY_ANTIPHASEHANGUPREG_LEN   8
#define HH503_PHY_ANTIPHASEHANGUPREG_OFFSET    8
#define HH503_PHY_ANTIPHASEHANGUPREG_MASK 0xFF00
#define HH503_PHY_RAKEESTDELAYOUT_LEN  8
#define HH503_PHY_RAKEESTDELAYOUT_OFFSET   0
#define HH503_PHY_RAKEESTDELAYOUT_MASK 0xFF
#define HH503_PHY_RAKEMULTIPATHCOUNTREG_LEN    8
#define HH503_PHY_RAKEMULTIPATHCOUNTREG_OFFSET 0
#define HH503_PHY_RAKEMULTIPATHCOUNTREG_MASK 0xFF
#define HH503_PHY_OUTTXPREFILTCOEFF2_LEN   10
#define HH503_PHY_OUTTXPREFILTCOEFF2_OFFSET    20
#define HH503_PHY_OUTTXPREFILTCOEFF2_MASK 0x3FF00000
#define HH503_PHY_OUTTXPREFILTCOEFF1_LEN   10
#define HH503_PHY_OUTTXPREFILTCOEFF1_OFFSET    10
#define HH503_PHY_OUTTXPREFILTCOEFF1_MASK 0xFFC00
#define HH503_PHY_OUTTXPREFILTCOEFF0_LEN   10
#define HH503_PHY_OUTTXPREFILTCOEFF0_OFFSET    0
#define HH503_PHY_OUTTXPREFILTCOEFF0_MASK 0x3FF
#define HH503_PHY_OUTTXPREFILTCOEFF4_LEN   10
#define HH503_PHY_OUTTXPREFILTCOEFF4_OFFSET    10
#define HH503_PHY_OUTTXPREFILTCOEFF4_MASK 0xFFC00
#define HH503_PHY_OUTTXPREFILTCOEFF3_LEN   10
#define HH503_PHY_OUTTXPREFILTCOEFF3_OFFSET    0
#define HH503_PHY_OUTTXPREFILTCOEFF3_MASK 0x3FF
#define HH503_PHY_RXHPF_COEF_LEN   10
#define HH503_PHY_RXHPF_COEF_OFFSET    10
#define HH503_PHY_RXHPF_COEF_MASK 0xFFC00
#define HH503_PHY_RXHPF_2COEF_LEN  10
#define HH503_PHY_RXHPF_2COEF_OFFSET   0
#define HH503_PHY_RXHPF_2COEF_MASK 0x3FF
#define HH503_PHY_CFG_11B_RX_LENGTH_MAX_LEN    12
#define HH503_PHY_CFG_11B_RX_LENGTH_MAX_OFFSET 1
#define HH503_PHY_CFG_11B_RX_LENGTH_MAX_MASK 0x1FFE
#define HH503_PHY_CFG_MRC_11B_ENB_LEN  1
#define HH503_PHY_CFG_MRC_11B_ENB_OFFSET   0
#define HH503_PHY_CFG_MRC_11B_ENB_MASK 0x1
#define HH503_PHY_CFG_CORR_THR_LEN 4
#define HH503_PHY_CFG_CORR_THR_OFFSET  21
#define HH503_PHY_CFG_CORR_THR_MASK 0x1E00000
#define HH503_PHY_CFG_CH0_POW_SEL_LEN  2
#define HH503_PHY_CFG_CH0_POW_SEL_OFFSET   19
#define HH503_PHY_CFG_CH0_POW_SEL_MASK 0x180000
#define HH503_PHY_CFG_ANT1_ACQ_RESET_LEN   1
#define HH503_PHY_CFG_ANT1_ACQ_RESET_OFFSET    18
#define HH503_PHY_CFG_ANT1_ACQ_RESET_MASK 0x40000
#define HH503_PHY_CFG_ANT0_ACQ_RESET_LEN   1
#define HH503_PHY_CFG_ANT0_ACQ_RESET_OFFSET    17
#define HH503_PHY_CFG_ANT0_ACQ_RESET_MASK 0x20000
#define HH503_PHY_CFG_SIGNAL_POW_THRD_LEN  8
#define HH503_PHY_CFG_SIGNAL_POW_THRD_OFFSET   9
#define HH503_PHY_CFG_SIGNAL_POW_THRD_MASK 0x1FE00
#define HH503_PHY_CFG_11B_SFD_MRC_DIS_LEN  1
#define HH503_PHY_CFG_11B_SFD_MRC_DIS_OFFSET   8
#define HH503_PHY_CFG_11B_SFD_MRC_DIS_MASK 0x100
#define HH503_PHY_CFG_AGC_GAIN_TH_FOR_MRC_LEN  8
#define HH503_PHY_CFG_AGC_GAIN_TH_FOR_MRC_OFFSET   0
#define HH503_PHY_CFG_AGC_GAIN_TH_FOR_MRC_MASK 0xFF
#define HH503_PHY_CFG_11B_RESERVED_LEN 9
#define HH503_PHY_CFG_11B_RESERVED_OFFSET  0
#define HH503_PHY_CFG_11B_RESERVED_MASK 0x1FF
#define HH503_PHY_CFG_11B_17W_LEN  32
#define HH503_PHY_CFG_11B_17W_OFFSET   0
#define HH503_PHY_CFG_11B_17W_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_11B_18W_LEN  32
#define HH503_PHY_CFG_11B_18W_OFFSET   0
#define HH503_PHY_CFG_11B_18W_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_11B_19W_LEN  32
#define HH503_PHY_CFG_11B_19W_OFFSET   0
#define HH503_PHY_CFG_11B_19W_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_11B_20W_LEN  32
#define HH503_PHY_CFG_11B_20W_OFFSET   0
#define HH503_PHY_CFG_11B_20W_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_MWO_TIME_CNT_TH_LEN  20
#define HH503_PHY_CFG_MWO_TIME_CNT_TH_OFFSET   0
#define HH503_PHY_CFG_MWO_TIME_CNT_TH_MASK 0xFFFFF
#define HH503_PHY_CFG_MWO_PWR_SEL_LEN  1
#define HH503_PHY_CFG_MWO_PWR_SEL_OFFSET   17
#define HH503_PHY_CFG_MWO_PWR_SEL_MASK 0x20000
#define HH503_PHY_CFG_MWO_DET_EN_LEN   1
#define HH503_PHY_CFG_MWO_DET_EN_OFFSET    16
#define HH503_PHY_CFG_MWO_DET_EN_MASK 0x10000
#define HH503_PHY_CFG_MWO_END_RSSI_TH_LEN  8
#define HH503_PHY_CFG_MWO_END_RSSI_TH_OFFSET   8
#define HH503_PHY_CFG_MWO_END_RSSI_TH_MASK 0xFF00
#define HH503_PHY_CFG_MWO_START_RSSI_TH_LEN    8
#define HH503_PHY_CFG_MWO_START_RSSI_TH_OFFSET 0
#define HH503_PHY_CFG_MWO_START_RSSI_TH_MASK 0xFF
#define HH503_PHY_CFG_DC_COMP_DBB_VGA_TH_LEN   6
#define HH503_PHY_CFG_DC_COMP_DBB_VGA_TH_OFFSET    12
#define HH503_PHY_CFG_DC_COMP_DBB_VGA_TH_MASK 0x3F000
#define HH503_PHY_DC_COMP_RF_LNA_UPDATE_BYPASS_LEN 1
#define HH503_PHY_DC_COMP_RF_LNA_UPDATE_BYPASS_OFFSET  11
#define HH503_PHY_DC_COMP_RF_LNA_UPDATE_BYPASS_MASK 0x800
#define HH503_PHY_DC_COMP_RF_UPDATE_BYPASS_LEN 1
#define HH503_PHY_DC_COMP_RF_UPDATE_BYPASS_OFFSET  10
#define HH503_PHY_DC_COMP_RF_UPDATE_BYPASS_MASK 0x400
#define HH503_PHY_ONLINE_DC_TRACKING_ENABLE_LEN    1
#define HH503_PHY_ONLINE_DC_TRACKING_ENABLE_OFFSET 9
#define HH503_PHY_ONLINE_DC_TRACKING_ENABLE_MASK 0x200
#define HH503_PHY_DC_DBB_TRACKING_ONLY_FLAG_LEN    1
#define HH503_PHY_DC_DBB_TRACKING_ONLY_FLAG_OFFSET 7
#define HH503_PHY_DC_DBB_TRACKING_ONLY_FLAG_MASK 0x80
#define HH503_PHY_DC_DBB_TRACKING_NUM_ULINE_LEN    5
#define HH503_PHY_DC_DBB_TRACKING_NUM_ULINE_OFFSET 2
#define HH503_PHY_DC_DBB_TRACKING_NUM_ULINE_MASK 0x7C
#define HH503_PHY_DC_DBB_F1_IIR_LEN    2
#define HH503_PHY_DC_DBB_F1_IIR_OFFSET 0
#define HH503_PHY_DC_DBB_F1_IIR_MASK 0x3
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA01_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA01_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA01_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA01_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA01_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA01_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA01_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA01_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA01_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA01_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA01_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA01_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA02_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA02_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA02_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA02_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA02_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA02_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA02_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA02_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA02_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA02_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA02_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA02_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA03_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA03_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA03_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA03_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA03_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA03_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA03_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA03_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA03_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA03_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA03_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA03_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA04_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA04_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA04_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA04_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA04_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA04_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA04_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA04_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA04_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA04_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA04_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA04_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA05_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA05_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA05_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA05_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA05_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA05_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA05_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA05_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA05_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA05_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA05_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA05_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA06_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA06_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA06_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA06_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA06_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA06_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA06_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA06_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA06_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA06_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA06_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA06_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA07_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA07_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA07_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA07_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA07_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA07_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA07_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA07_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA07_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA07_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA07_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA07_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA11_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA11_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA11_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA11_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA11_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA11_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA11_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA11_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA11_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA11_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA11_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA11_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA12_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA12_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA12_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA12_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA12_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA12_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA12_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA12_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA12_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA12_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA12_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA12_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA13_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA13_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA13_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA13_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA13_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA13_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA13_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA13_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA13_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA13_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA13_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA13_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA14_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA14_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA14_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA14_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA14_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA14_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA14_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA14_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA14_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA14_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA14_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA14_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA15_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA15_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA15_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA15_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA15_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA15_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA15_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA15_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA15_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA15_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA15_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA15_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA16_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA16_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA16_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA16_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA16_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA16_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA16_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA16_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA16_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA16_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA16_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA16_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA17_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA17_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA17_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA17_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA17_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA17_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA17_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA17_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA17_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA17_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA17_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA17_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA01_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA01_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA01_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA01_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA01_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA01_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA01_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA01_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA01_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA01_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA01_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA01_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA02_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA02_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA02_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA02_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA02_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA02_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA02_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA02_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA02_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA02_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA02_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA02_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA03_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA03_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA03_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA03_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA03_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA03_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA03_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA03_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA03_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA03_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA03_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA03_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA04_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA04_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA04_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA04_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA04_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA04_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA04_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA04_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA04_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA04_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA04_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA04_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA05_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA05_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA05_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA05_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA05_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA05_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA05_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA05_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA05_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA05_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA05_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA05_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA06_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA06_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA06_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA06_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA06_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA06_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA06_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA06_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA06_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA06_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA06_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA06_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA07_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA07_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA07_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA07_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA07_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA07_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA07_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA07_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA07_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA07_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA07_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA07_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA11_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA11_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA11_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA11_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA11_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA11_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA11_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA11_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA11_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA11_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA11_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA11_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA12_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA12_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA12_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA12_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA12_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA12_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA12_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA12_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA12_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA12_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA12_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA12_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA13_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA13_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA13_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA13_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA13_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA13_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA13_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA13_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA13_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA13_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA13_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA13_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA14_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA14_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA14_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA14_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA14_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA14_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA14_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA14_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA14_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA14_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA14_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA14_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA15_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA15_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA15_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA15_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA15_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA15_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA15_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA15_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA15_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA15_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA15_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA15_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA16_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA16_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA16_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA16_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA16_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA16_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA16_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA16_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA16_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA16_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA16_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA16_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA17_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA17_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA17_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA17_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA17_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA17_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA17_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA17_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA17_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA17_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA17_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA17_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA00_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA00_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA00_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA00_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA00_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA00_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA00_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA00_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA00_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA00_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA00_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA00_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA10_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA10_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA10_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA10_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA10_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA10_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA10_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA10_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA10_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA10_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA10_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX1_LNA10_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA00_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA00_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA00_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA00_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA00_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA00_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA00_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA00_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA00_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA00_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA00_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA00_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA10_RX0_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA10_RX0_I_OFFSET   24
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA10_RX0_I_MASK 0xFF000000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA10_RX0_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA10_RX0_Q_OFFSET   16
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA10_RX0_Q_MASK 0xFF0000
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA10_RX1_I_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA10_RX1_I_OFFSET   8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA10_RX1_I_MASK 0xFF00
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA10_RX1_Q_LEN  8
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA10_RX1_Q_OFFSET   0
#define HH503_PHY_CFG_DC_RF_COMP_NRX2_LNA10_RX1_Q_MASK 0xFF
#define HH503_PHY_CFG_TX1_DC8_COMP_I_LEN   12
#define HH503_PHY_CFG_TX1_DC8_COMP_I_OFFSET    12
#define HH503_PHY_CFG_TX1_DC8_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC8_COMP_I_LEN   12
#define HH503_PHY_CFG_TX0_DC8_COMP_I_OFFSET    0
#define HH503_PHY_CFG_TX0_DC8_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC8_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX1_DC8_COMP_Q_OFFSET    12
#define HH503_PHY_CFG_TX1_DC8_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC8_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX0_DC8_COMP_Q_OFFSET    0
#define HH503_PHY_CFG_TX0_DC8_COMP_Q_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC9_COMP_I_LEN   12
#define HH503_PHY_CFG_TX1_DC9_COMP_I_OFFSET    12
#define HH503_PHY_CFG_TX1_DC9_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC9_COMP_I_LEN   12
#define HH503_PHY_CFG_TX0_DC9_COMP_I_OFFSET    0
#define HH503_PHY_CFG_TX0_DC9_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC9_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX1_DC9_COMP_Q_OFFSET    12
#define HH503_PHY_CFG_TX1_DC9_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC9_COMP_Q_LEN   12
#define HH503_PHY_CFG_TX0_DC9_COMP_Q_OFFSET    0
#define HH503_PHY_CFG_TX0_DC9_COMP_Q_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC10_COMP_I_LEN  12
#define HH503_PHY_CFG_TX1_DC10_COMP_I_OFFSET   12
#define HH503_PHY_CFG_TX1_DC10_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC10_COMP_I_LEN  12
#define HH503_PHY_CFG_TX0_DC10_COMP_I_OFFSET   0
#define HH503_PHY_CFG_TX0_DC10_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC10_COMP_Q_LEN  12
#define HH503_PHY_CFG_TX1_DC10_COMP_Q_OFFSET   12
#define HH503_PHY_CFG_TX1_DC10_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC10_COMP_Q_LEN  12
#define HH503_PHY_CFG_TX0_DC10_COMP_Q_OFFSET   0
#define HH503_PHY_CFG_TX0_DC10_COMP_Q_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC11_COMP_I_LEN  12
#define HH503_PHY_CFG_TX1_DC11_COMP_I_OFFSET   12
#define HH503_PHY_CFG_TX1_DC11_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC11_COMP_I_LEN  12
#define HH503_PHY_CFG_TX0_DC11_COMP_I_OFFSET   0
#define HH503_PHY_CFG_TX0_DC11_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC11_COMP_Q_LEN  12
#define HH503_PHY_CFG_TX1_DC11_COMP_Q_OFFSET   12
#define HH503_PHY_CFG_TX1_DC11_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC11_COMP_Q_LEN  12
#define HH503_PHY_CFG_TX0_DC11_COMP_Q_OFFSET   0
#define HH503_PHY_CFG_TX0_DC11_COMP_Q_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC12_COMP_I_LEN  12
#define HH503_PHY_CFG_TX1_DC12_COMP_I_OFFSET   12
#define HH503_PHY_CFG_TX1_DC12_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC12_COMP_I_LEN  12
#define HH503_PHY_CFG_TX0_DC12_COMP_I_OFFSET   0
#define HH503_PHY_CFG_TX0_DC12_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC12_COMP_Q_LEN  12
#define HH503_PHY_CFG_TX1_DC12_COMP_Q_OFFSET   12
#define HH503_PHY_CFG_TX1_DC12_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC12_COMP_Q_LEN  12
#define HH503_PHY_CFG_TX0_DC12_COMP_Q_OFFSET   0
#define HH503_PHY_CFG_TX0_DC12_COMP_Q_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC13_COMP_I_LEN  12
#define HH503_PHY_CFG_TX1_DC13_COMP_I_OFFSET   12
#define HH503_PHY_CFG_TX1_DC13_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC13_COMP_I_LEN  12
#define HH503_PHY_CFG_TX0_DC13_COMP_I_OFFSET   0
#define HH503_PHY_CFG_TX0_DC13_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC13_COMP_Q_LEN  12
#define HH503_PHY_CFG_TX1_DC13_COMP_Q_OFFSET   12
#define HH503_PHY_CFG_TX1_DC13_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC13_COMP_Q_LEN  12
#define HH503_PHY_CFG_TX0_DC13_COMP_Q_OFFSET   0
#define HH503_PHY_CFG_TX0_DC13_COMP_Q_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC14_COMP_I_LEN  12
#define HH503_PHY_CFG_TX1_DC14_COMP_I_OFFSET   12
#define HH503_PHY_CFG_TX1_DC14_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC14_COMP_I_LEN  12
#define HH503_PHY_CFG_TX0_DC14_COMP_I_OFFSET   0
#define HH503_PHY_CFG_TX0_DC14_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC14_COMP_Q_LEN  12
#define HH503_PHY_CFG_TX1_DC14_COMP_Q_OFFSET   12
#define HH503_PHY_CFG_TX1_DC14_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC14_COMP_Q_LEN  12
#define HH503_PHY_CFG_TX0_DC14_COMP_Q_OFFSET   0
#define HH503_PHY_CFG_TX0_DC14_COMP_Q_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC15_COMP_I_LEN  12
#define HH503_PHY_CFG_TX1_DC15_COMP_I_OFFSET   12
#define HH503_PHY_CFG_TX1_DC15_COMP_I_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC15_COMP_I_LEN  12
#define HH503_PHY_CFG_TX0_DC15_COMP_I_OFFSET   0
#define HH503_PHY_CFG_TX0_DC15_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_TX1_DC15_COMP_Q_LEN  12
#define HH503_PHY_CFG_TX1_DC15_COMP_Q_OFFSET   12
#define HH503_PHY_CFG_TX1_DC15_COMP_Q_MASK 0xFFF000
#define HH503_PHY_CFG_TX0_DC15_COMP_Q_LEN  12
#define HH503_PHY_CFG_TX0_DC15_COMP_Q_OFFSET   0
#define HH503_PHY_CFG_TX0_DC15_COMP_Q_MASK 0xFFF
#define HH503_PHY_CFG_P2M_RX_RST_DLY_LEN   8
#define HH503_PHY_CFG_P2M_RX_RST_DLY_OFFSET    0
#define HH503_PHY_CFG_P2M_RX_RST_DLY_MASK 0xFF
#define HH503_PHY_CFG_TX_DFE_GROUP_DLY_LEN 9
#define HH503_PHY_CFG_TX_DFE_GROUP_DLY_OFFSET  16
#define HH503_PHY_CFG_TX_DFE_GROUP_DLY_MASK 0x1FF0000
#define HH503_PHY_CFG_TX_SCO_FIFO_AEM_TH_LEN   7
#define HH503_PHY_CFG_TX_SCO_FIFO_AEM_TH_OFFSET    8
#define HH503_PHY_CFG_TX_SCO_FIFO_AEM_TH_MASK 0x7F00
#define HH503_PHY_CFG_TX_SCO_FIFO_AF_TH_LEN    7
#define HH503_PHY_CFG_TX_SCO_FIFO_AF_TH_OFFSET 0
#define HH503_PHY_CFG_TX_SCO_FIFO_AF_TH_MASK 0x7F
#define HH503_PHY_CFG_TX_SCO_PHASE_OFFSET_LEN  13
#define HH503_PHY_CFG_TX_SCO_PHASE_OFFSET_OFFSET   16
#define HH503_PHY_CFG_TX_SCO_PHASE_OFFSET_MASK 0x1FFF0000
#define HH503_PHY_CFG_TX_SCO_PHASE_INVERSE_LEN 1
#define HH503_PHY_CFG_TX_SCO_PHASE_INVERSE_OFFSET  15
#define HH503_PHY_CFG_TX_SCO_PHASE_INVERSE_MASK 0x8000
#define HH503_PHY_CFG_TX_SCO_PHASE_MAN_LEN 13
#define HH503_PHY_CFG_TX_SCO_PHASE_MAN_OFFSET  2
#define HH503_PHY_CFG_TX_SCO_PHASE_MAN_MASK 0x7FFC
#define HH503_PHY_CFG_TX_SCO_MAN_LEN   1
#define HH503_PHY_CFG_TX_SCO_MAN_OFFSET    1
#define HH503_PHY_CFG_TX_SCO_MAN_MASK 0x2
#define HH503_PHY_CFG_TX_SCO_MODE_LEN  1
#define HH503_PHY_CFG_TX_SCO_MODE_OFFSET   0
#define HH503_PHY_CFG_TX_SCO_MODE_MASK 0x1
#define HH503_PHY_RF_TX_UP_TIME_LEN    10
#define HH503_PHY_RF_TX_UP_TIME_OFFSET 16
#define HH503_PHY_RF_TX_UP_TIME_MASK 0x3FF0000
#define HH503_PHY_RF_TX_DOWN_TIME_LEN  10
#define HH503_PHY_RF_TX_DOWN_TIME_OFFSET   0
#define HH503_PHY_RF_TX_DOWN_TIME_MASK 0x3FF
#define HH503_PHY_PHY_TX_UP_TIME_LEN   10
#define HH503_PHY_PHY_TX_UP_TIME_OFFSET    16
#define HH503_PHY_PHY_TX_UP_TIME_MASK 0x3FF0000
#define HH503_PHY_PHY_TX_DOWN_TIME_LEN 10
#define HH503_PHY_PHY_TX_DOWN_TIME_OFFSET  0
#define HH503_PHY_PHY_TX_DOWN_TIME_MASK 0x3FF
#define HH503_PHY_FEM_EN_CTRL_SEL_LEN  1
#define HH503_PHY_FEM_EN_CTRL_SEL_OFFSET   1
#define HH503_PHY_FEM_EN_CTRL_SEL_MASK 0x2
#define HH503_PHY_RF_EN_CTRL_SEL_LEN   1
#define HH503_PHY_RF_EN_CTRL_SEL_OFFSET    0
#define HH503_PHY_RF_EN_CTRL_SEL_MASK 0x1
#define HH503_PHY_RF_RX_EN_ADDR_LEN    10
#define HH503_PHY_RF_RX_EN_ADDR_OFFSET 16
#define HH503_PHY_RF_RX_EN_ADDR_MASK 0x3FF0000
#define HH503_PHY_RF_TX_EN_ADDR_LEN    10
#define HH503_PHY_RF_TX_EN_ADDR_OFFSET 0
#define HH503_PHY_RF_TX_EN_ADDR_MASK 0x3FF
#define HH503_PHY_RX_OFF_DLY_LEN   10
#define HH503_PHY_RX_OFF_DLY_OFFSET    16
#define HH503_PHY_RX_OFF_DLY_MASK 0x3FF0000
#define HH503_PHY_RX_ON_DLY_LEN    10
#define HH503_PHY_RX_ON_DLY_OFFSET 0
#define HH503_PHY_RX_ON_DLY_MASK 0x3FF
#define HH503_PHY_PA_OFF_DLY_LEN   10
#define HH503_PHY_PA_OFF_DLY_OFFSET    16
#define HH503_PHY_PA_OFF_DLY_MASK 0x3FF0000
#define HH503_PHY_PA_ON_DLY_LEN    10
#define HH503_PHY_PA_ON_DLY_OFFSET 0
#define HH503_PHY_PA_ON_DLY_MASK 0x3FF
#define HH503_PHY_FEM_FLAG_LEN 1
#define HH503_PHY_FEM_FLAG_OFFSET  0
#define HH503_PHY_FEM_FLAG_MASK 0x1
#define HH503_PHY_TX_SMART_ANT_DLY_LEN 8
#define HH503_PHY_TX_SMART_ANT_DLY_OFFSET  8
#define HH503_PHY_TX_SMART_ANT_DLY_MASK 0xFF00
#define HH503_PHY_RX_SMART_ANT_DLY_LEN 8
#define HH503_PHY_RX_SMART_ANT_DLY_OFFSET  0
#define HH503_PHY_RX_SMART_ANT_DLY_MASK 0xFF
#define HH503_PHY_PA1_3_DATA_LEN   3
#define HH503_PHY_PA1_3_DATA_OFFSET    21
#define HH503_PHY_PA1_3_DATA_MASK 0xE00000
#define HH503_PHY_PA1_2_DATA_LEN   3
#define HH503_PHY_PA1_2_DATA_OFFSET    18
#define HH503_PHY_PA1_2_DATA_MASK 0x1C0000
#define HH503_PHY_PA1_1_DATA_LEN   3
#define HH503_PHY_PA1_1_DATA_OFFSET    15
#define HH503_PHY_PA1_1_DATA_MASK 0x38000
#define HH503_PHY_PA1_0_DATA_LEN   3
#define HH503_PHY_PA1_0_DATA_OFFSET    12
#define HH503_PHY_PA1_0_DATA_MASK 0x7000
#define HH503_PHY_PA0_3_DATA_LEN   3
#define HH503_PHY_PA0_3_DATA_OFFSET    9
#define HH503_PHY_PA0_3_DATA_MASK 0xE00
#define HH503_PHY_PA0_2_DATA_LEN   3
#define HH503_PHY_PA0_2_DATA_OFFSET    6
#define HH503_PHY_PA0_2_DATA_MASK 0x1C0
#define HH503_PHY_PA0_1_DATA_LEN   3
#define HH503_PHY_PA0_1_DATA_OFFSET    3
#define HH503_PHY_PA0_1_DATA_MASK 0x38
#define HH503_PHY_PA0_0_DATA_LEN   3
#define HH503_PHY_PA0_0_DATA_OFFSET    0
#define HH503_PHY_PA0_0_DATA_MASK 0x7
#define HH503_PHY_CFG_PA_MODE_11N_3MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11N_3MCS_2D4G_OFFSET 30
#define HH503_PHY_CFG_PA_MODE_11N_3MCS_2D4G_MASK 0xC0000000
#define HH503_PHY_CFG_PA_MODE_11N_2MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11N_2MCS_2D4G_OFFSET 28
#define HH503_PHY_CFG_PA_MODE_11N_2MCS_2D4G_MASK 0x30000000
#define HH503_PHY_CFG_PA_MODE_11N_1MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11N_1MCS_2D4G_OFFSET 26
#define HH503_PHY_CFG_PA_MODE_11N_1MCS_2D4G_MASK 0xC000000
#define HH503_PHY_CFG_PA_MODE_11N_0MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11N_0MCS_2D4G_OFFSET 24
#define HH503_PHY_CFG_PA_MODE_11N_0MCS_2D4G_MASK 0x3000000
#define HH503_PHY_CFG_PA_MODE_11G_54M_LEN  2
#define HH503_PHY_CFG_PA_MODE_11G_54M_OFFSET   22
#define HH503_PHY_CFG_PA_MODE_11G_54M_MASK 0xC00000
#define HH503_PHY_CFG_PA_MODE_11G_48M_LEN  2
#define HH503_PHY_CFG_PA_MODE_11G_48M_OFFSET   20
#define HH503_PHY_CFG_PA_MODE_11G_48M_MASK 0x300000
#define HH503_PHY_CFG_PA_MODE_11G_36M_LEN  2
#define HH503_PHY_CFG_PA_MODE_11G_36M_OFFSET   18
#define HH503_PHY_CFG_PA_MODE_11G_36M_MASK 0xC0000
#define HH503_PHY_CFG_PA_MODE_11G_24M_LEN  2
#define HH503_PHY_CFG_PA_MODE_11G_24M_OFFSET   16
#define HH503_PHY_CFG_PA_MODE_11G_24M_MASK 0x30000
#define HH503_PHY_CFG_PA_MODE_11G_18M_LEN  2
#define HH503_PHY_CFG_PA_MODE_11G_18M_OFFSET   14
#define HH503_PHY_CFG_PA_MODE_11G_18M_MASK 0xC000
#define HH503_PHY_CFG_PA_MODE_11G_12M_LEN  2
#define HH503_PHY_CFG_PA_MODE_11G_12M_OFFSET   12
#define HH503_PHY_CFG_PA_MODE_11G_12M_MASK 0x3000
#define HH503_PHY_CFG_PA_MODE_11G_9M_LEN   2
#define HH503_PHY_CFG_PA_MODE_11G_9M_OFFSET    10
#define HH503_PHY_CFG_PA_MODE_11G_9M_MASK 0xC00
#define HH503_PHY_CFG_PA_MODE_11G_6M_LEN   2
#define HH503_PHY_CFG_PA_MODE_11G_6M_OFFSET    8
#define HH503_PHY_CFG_PA_MODE_11G_6M_MASK 0x300
#define HH503_PHY_CFG_PA_MODE_11B_11M_LEN  2
#define HH503_PHY_CFG_PA_MODE_11B_11M_OFFSET   6
#define HH503_PHY_CFG_PA_MODE_11B_11M_MASK 0xC0
#define HH503_PHY_CFG_PA_MODE_11B_5D5M_LEN 2
#define HH503_PHY_CFG_PA_MODE_11B_5D5M_OFFSET  4
#define HH503_PHY_CFG_PA_MODE_11B_5D5M_MASK 0x30
#define HH503_PHY_CFG_PA_MODE_11B_2M_LEN   2
#define HH503_PHY_CFG_PA_MODE_11B_2M_OFFSET    2
#define HH503_PHY_CFG_PA_MODE_11B_2M_MASK 0xC
#define HH503_PHY_CFG_PA_MODE_11B_1M_LEN   2
#define HH503_PHY_CFG_PA_MODE_11B_1M_OFFSET    0
#define HH503_PHY_CFG_PA_MODE_11B_1M_MASK 0x3
#define HH503_PHY_CFG_PA_MODE_11AC_2MCS_2D4G_LEN   2
#define HH503_PHY_CFG_PA_MODE_11AC_2MCS_2D4G_OFFSET    30
#define HH503_PHY_CFG_PA_MODE_11AC_2MCS_2D4G_MASK 0xC0000000
#define HH503_PHY_CFG_PA_MODE_11AC_1MCS_2D4G_LEN   2
#define HH503_PHY_CFG_PA_MODE_11AC_1MCS_2D4G_OFFSET    28
#define HH503_PHY_CFG_PA_MODE_11AC_1MCS_2D4G_MASK 0x30000000
#define HH503_PHY_CFG_PA_MODE_11AC_0MCS_2D4G_LEN   2
#define HH503_PHY_CFG_PA_MODE_11AC_0MCS_2D4G_OFFSET    26
#define HH503_PHY_CFG_PA_MODE_11AC_0MCS_2D4G_MASK 0xC000000
#define HH503_PHY_CFG_PA_MODE_11N40M_32MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11N40M_32MCS_2D4G_OFFSET 24
#define HH503_PHY_CFG_PA_MODE_11N40M_32MCS_2D4G_MASK 0x3000000
#define HH503_PHY_CFG_PA_MODE_11N40M_7MCS_2D4G_LEN 2
#define HH503_PHY_CFG_PA_MODE_11N40M_7MCS_2D4G_OFFSET  22
#define HH503_PHY_CFG_PA_MODE_11N40M_7MCS_2D4G_MASK 0xC00000
#define HH503_PHY_CFG_PA_MODE_11N40M_6MCS_2D4G_LEN 2
#define HH503_PHY_CFG_PA_MODE_11N40M_6MCS_2D4G_OFFSET  20
#define HH503_PHY_CFG_PA_MODE_11N40M_6MCS_2D4G_MASK 0x300000
#define HH503_PHY_CFG_PA_MODE_11N40M_5MCS_2D4G_LEN 2
#define HH503_PHY_CFG_PA_MODE_11N40M_5MCS_2D4G_OFFSET  18
#define HH503_PHY_CFG_PA_MODE_11N40M_5MCS_2D4G_MASK 0xC0000
#define HH503_PHY_CFG_PA_MODE_11N40M_4MCS_2D4G_LEN 2
#define HH503_PHY_CFG_PA_MODE_11N40M_4MCS_2D4G_OFFSET  16
#define HH503_PHY_CFG_PA_MODE_11N40M_4MCS_2D4G_MASK 0x30000
#define HH503_PHY_CFG_PA_MODE_11N40M_3MCS_2D4G_LEN 2
#define HH503_PHY_CFG_PA_MODE_11N40M_3MCS_2D4G_OFFSET  14
#define HH503_PHY_CFG_PA_MODE_11N40M_3MCS_2D4G_MASK 0xC000
#define HH503_PHY_CFG_PA_MODE_11N40M_2MCS_2D4G_LEN 2
#define HH503_PHY_CFG_PA_MODE_11N40M_2MCS_2D4G_OFFSET  12
#define HH503_PHY_CFG_PA_MODE_11N40M_2MCS_2D4G_MASK 0x3000
#define HH503_PHY_CFG_PA_MODE_11N40M_1MCS_2D4G_LEN 2
#define HH503_PHY_CFG_PA_MODE_11N40M_1MCS_2D4G_OFFSET  10
#define HH503_PHY_CFG_PA_MODE_11N40M_1MCS_2D4G_MASK 0xC00
#define HH503_PHY_CFG_PA_MODE_11N40M_0MCS_2D4G_LEN 2
#define HH503_PHY_CFG_PA_MODE_11N40M_0MCS_2D4G_OFFSET  8
#define HH503_PHY_CFG_PA_MODE_11N40M_0MCS_2D4G_MASK 0x300
#define HH503_PHY_CFG_PA_MODE_11N_7MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11N_7MCS_2D4G_OFFSET 6
#define HH503_PHY_CFG_PA_MODE_11N_7MCS_2D4G_MASK 0xC0
#define HH503_PHY_CFG_PA_MODE_11N_6MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11N_6MCS_2D4G_OFFSET 4
#define HH503_PHY_CFG_PA_MODE_11N_6MCS_2D4G_MASK 0x30
#define HH503_PHY_CFG_PA_MODE_11N_5MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11N_5MCS_2D4G_OFFSET 2
#define HH503_PHY_CFG_PA_MODE_11N_5MCS_2D4G_MASK 0xC
#define HH503_PHY_CFG_PA_MODE_11N_4MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11N_4MCS_2D4G_OFFSET 0
#define HH503_PHY_CFG_PA_MODE_11N_4MCS_2D4G_MASK 0x3
#define HH503_PHY_UPC0_0_DATA_LEN  8
#define HH503_PHY_UPC0_0_DATA_OFFSET   24
#define HH503_PHY_UPC0_0_DATA_MASK 0xFF000000
#define HH503_PHY_UPC0_1_DATA_LEN  8
#define HH503_PHY_UPC0_1_DATA_OFFSET   16
#define HH503_PHY_UPC0_1_DATA_MASK 0xFF0000
#define HH503_PHY_RESERV_3_WR_ADDR_LEN 10
#define HH503_PHY_RESERV_3_WR_ADDR_OFFSET  16
#define HH503_PHY_RESERV_3_WR_ADDR_MASK 0x3FF0000
#define HH503_PHY_CFG_RESERV_3_WR_EN_LEN   1
#define HH503_PHY_CFG_RESERV_3_WR_EN_OFFSET    10
#define HH503_PHY_CFG_RESERV_3_WR_EN_MASK 0x400
#define HH503_PHY_RESERV_3_WR_DLY_LEN  10
#define HH503_PHY_RESERV_3_WR_DLY_OFFSET   0
#define HH503_PHY_RESERV_3_WR_DLY_MASK 0x3FF
#define HH503_PHY_RESERV_3_WR_VALUE_1CH_LEN    16
#define HH503_PHY_RESERV_3_WR_VALUE_1CH_OFFSET 16
#define HH503_PHY_RESERV_3_WR_VALUE_1CH_MASK 0xFFFF0000
#define HH503_PHY_RESERV_3_WR_VALUE_0CH_LEN    16
#define HH503_PHY_RESERV_3_WR_VALUE_0CH_OFFSET 0
#define HH503_PHY_RESERV_3_WR_VALUE_0CH_MASK 0xFFFF
#define HH503_PHY_RESERV_4_WR_ADDR_LEN 10
#define HH503_PHY_RESERV_4_WR_ADDR_OFFSET  16
#define HH503_PHY_RESERV_4_WR_ADDR_MASK 0x3FF0000
#define HH503_PHY_CFG_RESERV_4_WR_EN_LEN   1
#define HH503_PHY_CFG_RESERV_4_WR_EN_OFFSET    10
#define HH503_PHY_CFG_RESERV_4_WR_EN_MASK 0x400
#define HH503_PHY_RESERV_4_WR_DLY_LEN  10
#define HH503_PHY_RESERV_4_WR_DLY_OFFSET   0
#define HH503_PHY_RESERV_4_WR_DLY_MASK 0x3FF
#define HH503_PHY_RESERV_4_WR_VALUE_1CH_LEN    16
#define HH503_PHY_RESERV_4_WR_VALUE_1CH_OFFSET 16
#define HH503_PHY_RESERV_4_WR_VALUE_1CH_MASK 0xFFFF0000
#define HH503_PHY_RESERV_4_WR_VALUE_0CH_LEN    16
#define HH503_PHY_RESERV_4_WR_VALUE_0CH_OFFSET 0
#define HH503_PHY_RESERV_4_WR_VALUE_0CH_MASK 0xFFFF
#define HH503_PHY_RESERV_5_WR_ADDR_LEN 10
#define HH503_PHY_RESERV_5_WR_ADDR_OFFSET  16
#define HH503_PHY_RESERV_5_WR_ADDR_MASK 0x3FF0000
#define HH503_PHY_CFG_RESERV_5_WR_EN_LEN   1
#define HH503_PHY_CFG_RESERV_5_WR_EN_OFFSET    10
#define HH503_PHY_CFG_RESERV_5_WR_EN_MASK 0x400
#define HH503_PHY_RESERV_5_WR_DLY_LEN  10
#define HH503_PHY_RESERV_5_WR_DLY_OFFSET   0
#define HH503_PHY_RESERV_5_WR_DLY_MASK 0x3FF
#define HH503_PHY_RESERV_5_WR_VALUE_1CH_LEN    16
#define HH503_PHY_RESERV_5_WR_VALUE_1CH_OFFSET 16
#define HH503_PHY_RESERV_5_WR_VALUE_1CH_MASK 0xFFFF0000
#define HH503_PHY_RESERV_5_WR_VALUE_0CH_LEN    16
#define HH503_PHY_RESERV_5_WR_VALUE_0CH_OFFSET 0
#define HH503_PHY_RESERV_5_WR_VALUE_0CH_MASK 0xFFFF
#define HH503_PHY_CFG_PA_MODE_11AX40M_7MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX40M_7MCS_2D4G_OFFSET 30
#define HH503_PHY_CFG_PA_MODE_11AX40M_7MCS_2D4G_MASK 0xC0000000
#define HH503_PHY_CFG_PA_MODE_11AX40M_6MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX40M_6MCS_2D4G_OFFSET 28
#define HH503_PHY_CFG_PA_MODE_11AX40M_6MCS_2D4G_MASK 0x30000000
#define HH503_PHY_CFG_PA_MODE_11AX40M_5MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX40M_5MCS_2D4G_OFFSET 26
#define HH503_PHY_CFG_PA_MODE_11AX40M_5MCS_2D4G_MASK 0xC000000
#define HH503_PHY_CFG_PA_MODE_11AX40M_4MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX40M_4MCS_2D4G_OFFSET 24
#define HH503_PHY_CFG_PA_MODE_11AX40M_4MCS_2D4G_MASK 0x3000000
#define HH503_PHY_CFG_PA_MODE_11AX40M_3MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX40M_3MCS_2D4G_OFFSET 22
#define HH503_PHY_CFG_PA_MODE_11AX40M_3MCS_2D4G_MASK 0xC00000
#define HH503_PHY_CFG_PA_MODE_11AX40M_2MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX40M_2MCS_2D4G_OFFSET 20
#define HH503_PHY_CFG_PA_MODE_11AX40M_2MCS_2D4G_MASK 0x300000
#define HH503_PHY_CFG_PA_MODE_11AX40M_1MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX40M_1MCS_2D4G_OFFSET 18
#define HH503_PHY_CFG_PA_MODE_11AX40M_1MCS_2D4G_MASK 0xC0000
#define HH503_PHY_CFG_PA_MODE_11AX40M_0MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX40M_0MCS_2D4G_OFFSET 16
#define HH503_PHY_CFG_PA_MODE_11AX40M_0MCS_2D4G_MASK 0x30000
#define HH503_PHY_CFG_PA_MODE_11AX20M_7MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX20M_7MCS_2D4G_OFFSET 14
#define HH503_PHY_CFG_PA_MODE_11AX20M_7MCS_2D4G_MASK 0xC000
#define HH503_PHY_CFG_PA_MODE_11AX20M_6MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX20M_6MCS_2D4G_OFFSET 12
#define HH503_PHY_CFG_PA_MODE_11AX20M_6MCS_2D4G_MASK 0x3000
#define HH503_PHY_CFG_PA_MODE_11AX20M_5MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX20M_5MCS_2D4G_OFFSET 10
#define HH503_PHY_CFG_PA_MODE_11AX20M_5MCS_2D4G_MASK 0xC00
#define HH503_PHY_CFG_PA_MODE_11AX20M_4MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX20M_4MCS_2D4G_OFFSET 8
#define HH503_PHY_CFG_PA_MODE_11AX20M_4MCS_2D4G_MASK 0x300
#define HH503_PHY_CFG_PA_MODE_11AX20M_3MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX20M_3MCS_2D4G_OFFSET 6
#define HH503_PHY_CFG_PA_MODE_11AX20M_3MCS_2D4G_MASK 0xC0
#define HH503_PHY_CFG_PA_MODE_11AX20M_2MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX20M_2MCS_2D4G_OFFSET 4
#define HH503_PHY_CFG_PA_MODE_11AX20M_2MCS_2D4G_MASK 0x30
#define HH503_PHY_CFG_PA_MODE_11AX20M_1MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX20M_1MCS_2D4G_OFFSET 2
#define HH503_PHY_CFG_PA_MODE_11AX20M_1MCS_2D4G_MASK 0xC
#define HH503_PHY_CFG_PA_MODE_11AX20M_0MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AX20M_0MCS_2D4G_OFFSET 0
#define HH503_PHY_CFG_PA_MODE_11AX20M_0MCS_2D4G_MASK 0x3
#define HH503_PHY_CFG_PA_MODE_11AC40M_6MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AC40M_6MCS_2D4G_OFFSET 30
#define HH503_PHY_CFG_PA_MODE_11AC40M_6MCS_2D4G_MASK 0xC0000000
#define HH503_PHY_CFG_PA_MODE_11AC40M_5MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AC40M_5MCS_2D4G_OFFSET 28
#define HH503_PHY_CFG_PA_MODE_11AC40M_5MCS_2D4G_MASK 0x30000000
#define HH503_PHY_CFG_PA_MODE_11AC40M_4MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AC40M_4MCS_2D4G_OFFSET 26
#define HH503_PHY_CFG_PA_MODE_11AC40M_4MCS_2D4G_MASK 0xC000000
#define HH503_PHY_CFG_PA_MODE_11AC40M_3MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AC40M_3MCS_2D4G_OFFSET 24
#define HH503_PHY_CFG_PA_MODE_11AC40M_3MCS_2D4G_MASK 0x3000000
#define HH503_PHY_CFG_PA_MODE_11AC40M_2MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AC40M_2MCS_2D4G_OFFSET 22
#define HH503_PHY_CFG_PA_MODE_11AC40M_2MCS_2D4G_MASK 0xC00000
#define HH503_PHY_CFG_PA_MODE_11AC40M_1MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AC40M_1MCS_2D4G_OFFSET 20
#define HH503_PHY_CFG_PA_MODE_11AC40M_1MCS_2D4G_MASK 0x300000
#define HH503_PHY_CFG_PA_MODE_11AC40M_0MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AC40M_0MCS_2D4G_OFFSET 18
#define HH503_PHY_CFG_PA_MODE_11AC40M_0MCS_2D4G_MASK 0xC0000
#define HH503_PHY_CFG_PA_MODE_11AC_11MCS_2D4G_LEN  2
#define HH503_PHY_CFG_PA_MODE_11AC_11MCS_2D4G_OFFSET   16
#define HH503_PHY_CFG_PA_MODE_11AC_11MCS_2D4G_MASK 0x30000
#define HH503_PHY_CFG_PA_MODE_11AC_10MCS_2D4G_LEN  2
#define HH503_PHY_CFG_PA_MODE_11AC_10MCS_2D4G_OFFSET   14
#define HH503_PHY_CFG_PA_MODE_11AC_10MCS_2D4G_MASK 0xC000
#define HH503_PHY_CFG_PA_MODE_11AC_9MCS_2D4G_LEN   2
#define HH503_PHY_CFG_PA_MODE_11AC_9MCS_2D4G_OFFSET    12
#define HH503_PHY_CFG_PA_MODE_11AC_9MCS_2D4G_MASK 0x3000
#define HH503_PHY_CFG_PA_MODE_11AC_8MCS_2D4G_LEN   2
#define HH503_PHY_CFG_PA_MODE_11AC_8MCS_2D4G_OFFSET    10
#define HH503_PHY_CFG_PA_MODE_11AC_8MCS_2D4G_MASK 0xC00
#define HH503_PHY_CFG_PA_MODE_11AC_7MCS_2D4G_LEN   2
#define HH503_PHY_CFG_PA_MODE_11AC_7MCS_2D4G_OFFSET    8
#define HH503_PHY_CFG_PA_MODE_11AC_7MCS_2D4G_MASK 0x300
#define HH503_PHY_CFG_PA_MODE_11AC_6MCS_2D4G_LEN   2
#define HH503_PHY_CFG_PA_MODE_11AC_6MCS_2D4G_OFFSET    6
#define HH503_PHY_CFG_PA_MODE_11AC_6MCS_2D4G_MASK 0xC0
#define HH503_PHY_CFG_PA_MODE_11AC_5MCS_2D4G_LEN   2
#define HH503_PHY_CFG_PA_MODE_11AC_5MCS_2D4G_OFFSET    4
#define HH503_PHY_CFG_PA_MODE_11AC_5MCS_2D4G_MASK 0x30
#define HH503_PHY_CFG_PA_MODE_11AC_4MCS_2D4G_LEN   2
#define HH503_PHY_CFG_PA_MODE_11AC_4MCS_2D4G_OFFSET    2
#define HH503_PHY_CFG_PA_MODE_11AC_4MCS_2D4G_MASK 0xC
#define HH503_PHY_CFG_PA_MODE_11AC_3MCS_2D4G_LEN   2
#define HH503_PHY_CFG_PA_MODE_11AC_3MCS_2D4G_OFFSET    0
#define HH503_PHY_CFG_PA_MODE_11AC_3MCS_2D4G_MASK 0x3
#define HH503_PHY_DAC_2_DATA_LEN   2
#define HH503_PHY_DAC_2_DATA_OFFSET    4
#define HH503_PHY_DAC_2_DATA_MASK 0x30
#define HH503_PHY_DAC_1_DATA_LEN   2
#define HH503_PHY_DAC_1_DATA_OFFSET    2
#define HH503_PHY_DAC_1_DATA_MASK 0xC
#define HH503_PHY_DAC_0_DATA_LEN   2
#define HH503_PHY_DAC_0_DATA_OFFSET    0
#define HH503_PHY_DAC_0_DATA_MASK 0x3
#define HH503_PHY_LPF_4_DATA_LEN   3
#define HH503_PHY_LPF_4_DATA_OFFSET    12
#define HH503_PHY_LPF_4_DATA_MASK 0x7000
#define HH503_PHY_LPF_3_DATA_LEN   3
#define HH503_PHY_LPF_3_DATA_OFFSET    9
#define HH503_PHY_LPF_3_DATA_MASK 0xE00
#define HH503_PHY_LPF_2_DATA_LEN   3
#define HH503_PHY_LPF_2_DATA_OFFSET    6
#define HH503_PHY_LPF_2_DATA_MASK 0x1C0
#define HH503_PHY_LPF_1_DATA_LEN   3
#define HH503_PHY_LPF_1_DATA_OFFSET    3
#define HH503_PHY_LPF_1_DATA_MASK 0x38
#define HH503_PHY_LPF_0_DATA_LEN   3
#define HH503_PHY_LPF_0_DATA_OFFSET    0
#define HH503_PHY_LPF_0_DATA_MASK 0x7
#define HH503_PHY_CFG_PDET_IQ_SEL_LEN  1
#define HH503_PHY_CFG_PDET_IQ_SEL_OFFSET   25
#define HH503_PHY_CFG_PDET_IQ_SEL_MASK 0x2000000
#define HH503_PHY_DYN_TX_POWER_CALI_LEN    1
#define HH503_PHY_DYN_TX_POWER_CALI_OFFSET 24
#define HH503_PHY_DYN_TX_POWER_CALI_MASK 0x1000000
#define HH503_PHY_CFG_POWER_TH_LEN 9
#define HH503_PHY_CFG_POWER_TH_OFFSET  9
#define HH503_PHY_CFG_POWER_TH_MASK 0x3FE00
#define HH503_PHY_CFG_SCALING_TH_LEN   9
#define HH503_PHY_CFG_SCALING_TH_OFFSET    0
#define HH503_PHY_CFG_SCALING_TH_MASK 0x1FF
#define HH503_PHY_DYN_TX_POWER_DLY_LEN 10
#define HH503_PHY_DYN_TX_POWER_DLY_OFFSET  0
#define HH503_PHY_DYN_TX_POWER_DLY_MASK 0x3FF
#define HH503_PHY_DYN_POWER_1_ADDR_LEN 10
#define HH503_PHY_DYN_POWER_1_ADDR_OFFSET  16
#define HH503_PHY_DYN_POWER_1_ADDR_MASK 0x3FF0000
#define HH503_PHY_DYN_POWER_0_ADDR_LEN 10
#define HH503_PHY_DYN_POWER_0_ADDR_OFFSET  0
#define HH503_PHY_DYN_POWER_0_ADDR_MASK 0x3FF
#define HH503_PHY_DYN_POWER_3_ADDR_LEN 10
#define HH503_PHY_DYN_POWER_3_ADDR_OFFSET  16
#define HH503_PHY_DYN_POWER_3_ADDR_MASK 0x3FF0000
#define HH503_PHY_DYN_POWER_2_ADDR_LEN 10
#define HH503_PHY_DYN_POWER_2_ADDR_OFFSET  0
#define HH503_PHY_DYN_POWER_2_ADDR_MASK 0x3FF
#define HH503_PHY_DYN_POWER_5_ADDR_LEN 10
#define HH503_PHY_DYN_POWER_5_ADDR_OFFSET  16
#define HH503_PHY_DYN_POWER_5_ADDR_MASK 0x3FF0000
#define HH503_PHY_DYN_POWER_4_ADDR_LEN 10
#define HH503_PHY_DYN_POWER_4_ADDR_OFFSET  0
#define HH503_PHY_DYN_POWER_4_ADDR_MASK 0x3FF
#define HH503_PHY_DYN_POWER_7_ADDR_LEN 10
#define HH503_PHY_DYN_POWER_7_ADDR_OFFSET  16
#define HH503_PHY_DYN_POWER_7_ADDR_MASK 0x3FF0000
#define HH503_PHY_DYN_POWER_6_ADDR_LEN 10
#define HH503_PHY_DYN_POWER_6_ADDR_OFFSET  0
#define HH503_PHY_DYN_POWER_6_ADDR_MASK 0x3FF
#define HH503_PHY_DYN_POWER_EN1_DATA_LEN   16
#define HH503_PHY_DYN_POWER_EN1_DATA_OFFSET    16
#define HH503_PHY_DYN_POWER_EN1_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_POWER_EN0_DATA_LEN   16
#define HH503_PHY_DYN_POWER_EN0_DATA_OFFSET    0
#define HH503_PHY_DYN_POWER_EN0_DATA_MASK 0xFFFF
#define HH503_PHY_DYN_POWER_EN3_DATA_LEN   16
#define HH503_PHY_DYN_POWER_EN3_DATA_OFFSET    16
#define HH503_PHY_DYN_POWER_EN3_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_POWER_EN2_DATA_LEN   16
#define HH503_PHY_DYN_POWER_EN2_DATA_OFFSET    0
#define HH503_PHY_DYN_POWER_EN2_DATA_MASK 0xFFFF
#define HH503_PHY_DYN_POWER_EN5_DATA_LEN   16
#define HH503_PHY_DYN_POWER_EN5_DATA_OFFSET    16
#define HH503_PHY_DYN_POWER_EN5_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_POWER_EN4_DATA_LEN   16
#define HH503_PHY_DYN_POWER_EN4_DATA_OFFSET    0
#define HH503_PHY_DYN_POWER_EN4_DATA_MASK 0xFFFF
#define HH503_PHY_DYN_POWER_EN7_DATA_LEN   16
#define HH503_PHY_DYN_POWER_EN7_DATA_OFFSET    16
#define HH503_PHY_DYN_POWER_EN7_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_POWER_EN6_DATA_LEN   16
#define HH503_PHY_DYN_POWER_EN6_DATA_OFFSET    0
#define HH503_PHY_DYN_POWER_EN6_DATA_MASK 0xFFFF
#define HH503_PHY_DYN_POWER_OFF1_DATA_LEN  16
#define HH503_PHY_DYN_POWER_OFF1_DATA_OFFSET   16
#define HH503_PHY_DYN_POWER_OFF1_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_POWER_OFF0_DATA_LEN  16
#define HH503_PHY_DYN_POWER_OFF0_DATA_OFFSET   0
#define HH503_PHY_DYN_POWER_OFF0_DATA_MASK 0xFFFF
#define HH503_PHY_DYN_POWER_OFF3_DATA_LEN  16
#define HH503_PHY_DYN_POWER_OFF3_DATA_OFFSET   16
#define HH503_PHY_DYN_POWER_OFF3_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_POWER_OFF2_DATA_LEN  16
#define HH503_PHY_DYN_POWER_OFF2_DATA_OFFSET   0
#define HH503_PHY_DYN_POWER_OFF2_DATA_MASK 0xFFFF
#define HH503_PHY_DYN_POWER_OFF5_DATA_LEN  16
#define HH503_PHY_DYN_POWER_OFF5_DATA_OFFSET   16
#define HH503_PHY_DYN_POWER_OFF5_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_POWER_OFF4_DATA_LEN  16
#define HH503_PHY_DYN_POWER_OFF4_DATA_OFFSET   0
#define HH503_PHY_DYN_POWER_OFF4_DATA_MASK 0xFFFF
#define HH503_PHY_DYN_POWER_OFF7_DATA_LEN  16
#define HH503_PHY_DYN_POWER_OFF7_DATA_OFFSET   16
#define HH503_PHY_DYN_POWER_OFF7_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_POWER_OFF6_DATA_LEN  16
#define HH503_PHY_DYN_POWER_OFF6_DATA_OFFSET   0
#define HH503_PHY_DYN_POWER_OFF6_DATA_MASK 0xFFFF
#define HH503_PHY_DYN_CHN_CTRL_EN_LEN  1
#define HH503_PHY_DYN_CHN_CTRL_EN_OFFSET   1
#define HH503_PHY_DYN_CHN_CTRL_EN_MASK 0x2
#define HH503_PHY_DYN_FEM_CTRL_LEN 1
#define HH503_PHY_DYN_FEM_CTRL_OFFSET  0
#define HH503_PHY_DYN_FEM_CTRL_MASK 0x1
#define HH503_PHY_DYN_CHN_1_ADDR_LEN   10
#define HH503_PHY_DYN_CHN_1_ADDR_OFFSET    16
#define HH503_PHY_DYN_CHN_1_ADDR_MASK 0x3FF0000
#define HH503_PHY_DYN_CHN_0_ADDR_LEN   10
#define HH503_PHY_DYN_CHN_0_ADDR_OFFSET    0
#define HH503_PHY_DYN_CHN_0_ADDR_MASK 0x3FF
#define HH503_PHY_DYN_CHN_3_ADDR_LEN   10
#define HH503_PHY_DYN_CHN_3_ADDR_OFFSET    16
#define HH503_PHY_DYN_CHN_3_ADDR_MASK 0x3FF0000
#define HH503_PHY_DYN_CHN_2_ADDR_LEN   10
#define HH503_PHY_DYN_CHN_2_ADDR_OFFSET    0
#define HH503_PHY_DYN_CHN_2_ADDR_MASK 0x3FF
#define HH503_PHY_DYN_CHN_5_ADDR_LEN   10
#define HH503_PHY_DYN_CHN_5_ADDR_OFFSET    16
#define HH503_PHY_DYN_CHN_5_ADDR_MASK 0x3FF0000
#define HH503_PHY_DYN_CHN_4_ADDR_LEN   10
#define HH503_PHY_DYN_CHN_4_ADDR_OFFSET    0
#define HH503_PHY_DYN_CHN_4_ADDR_MASK 0x3FF
#define HH503_PHY_DYN_CHN_7_ADDR_LEN   10
#define HH503_PHY_DYN_CHN_7_ADDR_OFFSET    16
#define HH503_PHY_DYN_CHN_7_ADDR_MASK 0x3FF0000
#define HH503_PHY_DYN_CHN_6_ADDR_LEN   10
#define HH503_PHY_DYN_CHN_6_ADDR_OFFSET    0
#define HH503_PHY_DYN_CHN_6_ADDR_MASK 0x3FF
#define HH503_PHY_DYN_CHN_EN1_DATA_LEN 16
#define HH503_PHY_DYN_CHN_EN1_DATA_OFFSET  16
#define HH503_PHY_DYN_CHN_EN1_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_CHN_EN0_DATA_LEN 16
#define HH503_PHY_DYN_CHN_EN0_DATA_OFFSET  0
#define HH503_PHY_DYN_CHN_EN0_DATA_MASK 0xFFFF
#define HH503_PHY_DYN_CHN_EN3_DATA_LEN 16
#define HH503_PHY_DYN_CHN_EN3_DATA_OFFSET  16
#define HH503_PHY_DYN_CHN_EN3_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_CHN_EN2_DATA_LEN 16
#define HH503_PHY_DYN_CHN_EN2_DATA_OFFSET  0
#define HH503_PHY_DYN_CHN_EN2_DATA_MASK 0xFFFF
#define HH503_PHY_DYN_CHN_EN5_DATA_LEN 16
#define HH503_PHY_DYN_CHN_EN5_DATA_OFFSET  16
#define HH503_PHY_DYN_CHN_EN5_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_CHN_EN4_DATA_LEN 16
#define HH503_PHY_DYN_CHN_EN4_DATA_OFFSET  0
#define HH503_PHY_DYN_CHN_EN4_DATA_MASK 0xFFFF
#define HH503_PHY_DYN_CHN_EN7_DATA_LEN 16
#define HH503_PHY_DYN_CHN_EN7_DATA_OFFSET  16
#define HH503_PHY_DYN_CHN_EN7_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_CHN_EN6_DATA_LEN 16
#define HH503_PHY_DYN_CHN_EN6_DATA_OFFSET  0
#define HH503_PHY_DYN_CHN_EN6_DATA_MASK 0xFFFF
#define HH503_PHY_DYN_CHN_OFF1_DATA_LEN    16
#define HH503_PHY_DYN_CHN_OFF1_DATA_OFFSET 16
#define HH503_PHY_DYN_CHN_OFF1_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_CHN_OFF0_DATA_LEN    16
#define HH503_PHY_DYN_CHN_OFF0_DATA_OFFSET 0
#define HH503_PHY_DYN_CHN_OFF0_DATA_MASK 0xFFFF
#define HH503_PHY_DYN_CHN_OFF3_DATA_LEN    16
#define HH503_PHY_DYN_CHN_OFF3_DATA_OFFSET 16
#define HH503_PHY_DYN_CHN_OFF3_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_CHN_OFF2_DATA_LEN    16
#define HH503_PHY_DYN_CHN_OFF2_DATA_OFFSET 0
#define HH503_PHY_DYN_CHN_OFF2_DATA_MASK 0xFFFF
#define HH503_PHY_DYN_CHN_OFF5_DATA_LEN    16
#define HH503_PHY_DYN_CHN_OFF5_DATA_OFFSET 16
#define HH503_PHY_DYN_CHN_OFF5_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_CHN_OFF4_DATA_LEN    16
#define HH503_PHY_DYN_CHN_OFF4_DATA_OFFSET 0
#define HH503_PHY_DYN_CHN_OFF4_DATA_MASK 0xFFFF
#define HH503_PHY_DYN_CHN_OFF7_DATA_LEN    16
#define HH503_PHY_DYN_CHN_OFF7_DATA_OFFSET 16
#define HH503_PHY_DYN_CHN_OFF7_DATA_MASK 0xFFFF0000
#define HH503_PHY_DYN_CHN_OFF6_DATA_LEN    16
#define HH503_PHY_DYN_CHN_OFF6_DATA_OFFSET 0
#define HH503_PHY_DYN_CHN_OFF6_DATA_MASK 0xFFFF
#define HH503_PHY_DAC_CLK_EXT_80M_LEN  4
#define HH503_PHY_DAC_CLK_EXT_80M_OFFSET   0
#define HH503_PHY_DAC_CLK_EXT_80M_MASK 0xF
#define HH503_PHY_ADC_CLK_GT_SEL_LEN   1
#define HH503_PHY_ADC_CLK_GT_SEL_OFFSET    0
#define HH503_PHY_ADC_CLK_GT_SEL_MASK 0x1
#define HH503_PHY_CFG_PA_MODE_11AC40M_11MCS_2D4G_LEN   2
#define HH503_PHY_CFG_PA_MODE_11AC40M_11MCS_2D4G_OFFSET    8
#define HH503_PHY_CFG_PA_MODE_11AC40M_11MCS_2D4G_MASK 0x300
#define HH503_PHY_CFG_PA_MODE_11AC40M_10MCS_2D4G_LEN   2
#define HH503_PHY_CFG_PA_MODE_11AC40M_10MCS_2D4G_OFFSET    6
#define HH503_PHY_CFG_PA_MODE_11AC40M_10MCS_2D4G_MASK 0xC0
#define HH503_PHY_CFG_PA_MODE_11AC40M_9MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AC40M_9MCS_2D4G_OFFSET 4
#define HH503_PHY_CFG_PA_MODE_11AC40M_9MCS_2D4G_MASK 0x30
#define HH503_PHY_CFG_PA_MODE_11AC40M_8MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AC40M_8MCS_2D4G_OFFSET 2
#define HH503_PHY_CFG_PA_MODE_11AC40M_8MCS_2D4G_MASK 0xC
#define HH503_PHY_CFG_PA_MODE_11AC40M_7MCS_2D4G_LEN    2
#define HH503_PHY_CFG_PA_MODE_11AC40M_7MCS_2D4G_OFFSET 0
#define HH503_PHY_CFG_PA_MODE_11AC40M_7MCS_2D4G_MASK 0x3
#define HH503_PHY_RF_RX_UP_TIME_LEN    10
#define HH503_PHY_RF_RX_UP_TIME_OFFSET 16
#define HH503_PHY_RF_RX_UP_TIME_MASK 0x3FF0000
#define HH503_PHY_RF_RX_DOWN_TIME_LEN  10
#define HH503_PHY_RF_RX_DOWN_TIME_OFFSET   0
#define HH503_PHY_RF_RX_DOWN_TIME_MASK 0x3FF
#define HH503_PHY_PHY_RX_UP_TIME_LEN   10
#define HH503_PHY_PHY_RX_UP_TIME_OFFSET    16
#define HH503_PHY_PHY_RX_UP_TIME_MASK 0x3FF0000
#define HH503_PHY_PHY_RX_DOWN_TIME_LEN 10
#define HH503_PHY_PHY_RX_DOWN_TIME_OFFSET  0
#define HH503_PHY_PHY_RX_DOWN_TIME_MASK 0x3FF
#define HH503_PHY_TX_OFF_DLY_LEN   10
#define HH503_PHY_TX_OFF_DLY_OFFSET    16
#define HH503_PHY_TX_OFF_DLY_MASK 0x3FF0000
#define HH503_PHY_TX_ON_DLY_LEN    10
#define HH503_PHY_TX_ON_DLY_OFFSET 0
#define HH503_PHY_TX_ON_DLY_MASK 0x3FF
#define HH503_PHY_RF_PA_DOWN_TIME_LEN  10
#define HH503_PHY_RF_PA_DOWN_TIME_OFFSET   16
#define HH503_PHY_RF_PA_DOWN_TIME_MASK 0x3FF0000
#define HH503_PHY_RF_PA_UP_TIME_LEN    10
#define HH503_PHY_RF_PA_UP_TIME_OFFSET 0
#define HH503_PHY_RF_PA_UP_TIME_MASK 0x3FF
#define HH503_PHY_RX_DC_ADDR_1CH_LEN   10
#define HH503_PHY_RX_DC_ADDR_1CH_OFFSET    10
#define HH503_PHY_RX_DC_ADDR_1CH_MASK 0xFFC00
#define HH503_PHY_RX_DC_ADDR_0CH_LEN   10
#define HH503_PHY_RX_DC_ADDR_0CH_OFFSET    0
#define HH503_PHY_RX_DC_ADDR_0CH_MASK 0x3FF
#define HH503_PHY_TPC_UPC_DLY_LEN  10
#define HH503_PHY_TPC_UPC_DLY_OFFSET   16
#define HH503_PHY_TPC_UPC_DLY_MASK 0x3FF0000
#define HH503_PHY_TPC_LPF_DLY_LEN  10
#define HH503_PHY_TPC_LPF_DLY_OFFSET   0
#define HH503_PHY_TPC_LPF_DLY_MASK 0x3FF
#define HH503_PHY_TPC_PA_DLY_LEN   10
#define HH503_PHY_TPC_PA_DLY_OFFSET    16
#define HH503_PHY_TPC_PA_DLY_MASK 0x3FF0000
#define HH503_PHY_TPC_DAC_DLY_LEN  10
#define HH503_PHY_TPC_DAC_DLY_OFFSET   0
#define HH503_PHY_TPC_DAC_DLY_MASK 0x3FF
#define HH503_PHY_CFG_TXDIV_START_DLY_LEN  10
#define HH503_PHY_CFG_TXDIV_START_DLY_OFFSET   16
#define HH503_PHY_CFG_TXDIV_START_DLY_MASK 0x3FF0000
#define HH503_PHY_TPC_PA_MODE_DLY_LEN  10
#define HH503_PHY_TPC_PA_MODE_DLY_OFFSET   0
#define HH503_PHY_TPC_PA_MODE_DLY_MASK 0x3FF
#define HH503_PHY_TPC_PA_BIAS_WR_DLY_LEN   10
#define HH503_PHY_TPC_PA_BIAS_WR_DLY_OFFSET    16
#define HH503_PHY_TPC_PA_BIAS_WR_DLY_MASK 0x3FF0000
#define HH503_PHY_CFG_MAX_TPC_DLY_LEN  10
#define HH503_PHY_CFG_MAX_TPC_DLY_OFFSET   0
#define HH503_PHY_CFG_MAX_TPC_DLY_MASK 0x3FF
#define HH503_PHY_PA_MODE_BYPASS_LEN   1
#define HH503_PHY_PA_MODE_BYPASS_OFFSET    14
#define HH503_PHY_PA_MODE_BYPASS_MASK 0x4000
#define HH503_PHY_TPC_BYPASS_LEN   1
#define HH503_PHY_TPC_BYPASS_OFFSET    13
#define HH503_PHY_TPC_BYPASS_MASK 0x2000
#define HH503_PHY_TPC_PWR_CTRL_LEN 1
#define HH503_PHY_TPC_PWR_CTRL_OFFSET  12
#define HH503_PHY_TPC_PWR_CTRL_MASK 0x1000
#define HH503_PHY_TPC_PWR_LEVEL_LEN    8
#define HH503_PHY_TPC_PWR_LEVEL_OFFSET 4
#define HH503_PHY_TPC_PWR_LEVEL_MASK 0xFF0
#define HH503_PHY_TPC_CFR_INDEX_LEN    2
#define HH503_PHY_TPC_CFR_INDEX_OFFSET 0
#define HH503_PHY_TPC_CFR_INDEX_MASK 0x3
#define HH503_PHY_TX_TEST_MODE_LEN 1
#define HH503_PHY_TX_TEST_MODE_OFFSET  3
#define HH503_PHY_TX_TEST_MODE_MASK 0x8
#define HH503_PHY_DAC_CTRL_LEN 1
#define HH503_PHY_DAC_CTRL_OFFSET  2
#define HH503_PHY_DAC_CTRL_MASK 0x4
#define HH503_PHY_MAC_SHUT_SLEEP_LEN   2
#define HH503_PHY_MAC_SHUT_SLEEP_OFFSET    0
#define HH503_PHY_MAC_SHUT_SLEEP_MASK 0x3
#define HH503_PHY_WR_RF_DC_VLD_LEN 1
#define HH503_PHY_WR_RF_DC_VLD_OFFSET  0
#define HH503_PHY_WR_RF_DC_VLD_MASK 0x1
#define HH503_PHY_RF_DC_ADDR_0CH_LEN   10
#define HH503_PHY_RF_DC_ADDR_0CH_OFFSET    16
#define HH503_PHY_RF_DC_ADDR_0CH_MASK 0x3FF0000
#define HH503_PHY_RF_DC_VALUE_0CH_LEN  16
#define HH503_PHY_RF_DC_VALUE_0CH_OFFSET   0
#define HH503_PHY_RF_DC_VALUE_0CH_MASK 0xFFFF
#define HH503_PHY_RF_DC_ADDR_1CH_LEN   10
#define HH503_PHY_RF_DC_ADDR_1CH_OFFSET    16
#define HH503_PHY_RF_DC_ADDR_1CH_MASK 0x3FF0000
#define HH503_PHY_RF_DC_VALUE_1CH_LEN  16
#define HH503_PHY_RF_DC_VALUE_1CH_OFFSET   0
#define HH503_PHY_RF_DC_VALUE_1CH_MASK 0xFFFF
#define HH503_PHY_WR_RF_DC_DLY_LEN 10
#define HH503_PHY_WR_RF_DC_DLY_OFFSET  0
#define HH503_PHY_WR_RF_DC_DLY_MASK 0x3FF
#define HH503_PHY_WR_RF_TEMP_VLD_LEN   1
#define HH503_PHY_WR_RF_TEMP_VLD_OFFSET    0
#define HH503_PHY_WR_RF_TEMP_VLD_MASK 0x1
#define HH503_PHY_RF_TEMP_VALUE_1CH_LEN    16
#define HH503_PHY_RF_TEMP_VALUE_1CH_OFFSET 16
#define HH503_PHY_RF_TEMP_VALUE_1CH_MASK 0xFFFF0000
#define HH503_PHY_RF_TEMP_VALUE_0CH_LEN    16
#define HH503_PHY_RF_TEMP_VALUE_0CH_OFFSET 0
#define HH503_PHY_RF_TEMP_VALUE_0CH_MASK 0xFFFF
#define HH503_PHY_RF_TEMP_ADDR_1CH_LEN 10
#define HH503_PHY_RF_TEMP_ADDR_1CH_OFFSET  20
#define HH503_PHY_RF_TEMP_ADDR_1CH_MASK 0x3FF00000
#define HH503_PHY_RF_TEMP_ADDR_0CH_LEN 10
#define HH503_PHY_RF_TEMP_ADDR_0CH_OFFSET  10
#define HH503_PHY_RF_TEMP_ADDR_0CH_MASK 0xFFC00
#define HH503_PHY_WR_RF_TEMP_DLY_LEN   10
#define HH503_PHY_WR_RF_TEMP_DLY_OFFSET    0
#define HH503_PHY_WR_RF_TEMP_DLY_MASK 0x3FF
#define HH503_PHY_ADC_STANDBY_TIME_LEN 10
#define HH503_PHY_ADC_STANDBY_TIME_OFFSET  16
#define HH503_PHY_ADC_STANDBY_TIME_MASK 0x3FF0000
#define HH503_PHY_DAC_STANDBY_TIME_LEN 10
#define HH503_PHY_DAC_STANDBY_TIME_OFFSET  0
#define HH503_PHY_DAC_STANDBY_TIME_MASK 0x3FF
#define HH503_PHY_A0_P_2P50_Q_LEN  12
#define HH503_PHY_A0_P_2P50_Q_OFFSET   16
#define HH503_PHY_A0_P_2P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_2P50_I_LEN  12
#define HH503_PHY_A0_P_2P50_I_OFFSET   0
#define HH503_PHY_A0_P_2P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_2P50_Q_LEN  12
#define HH503_PHY_B0_P_2P50_Q_OFFSET   16
#define HH503_PHY_B0_P_2P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_2P50_I_LEN  12
#define HH503_PHY_B0_P_2P50_I_OFFSET   0
#define HH503_PHY_B0_P_2P50_I_MASK 0xFFF
#define HH503_PHY_A0_P_7P50_Q_LEN  12
#define HH503_PHY_A0_P_7P50_Q_OFFSET   16
#define HH503_PHY_A0_P_7P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_7P50_I_LEN  12
#define HH503_PHY_A0_P_7P50_I_OFFSET   0
#define HH503_PHY_A0_P_7P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_7P50_Q_LEN  12
#define HH503_PHY_B0_P_7P50_Q_OFFSET   16
#define HH503_PHY_B0_P_7P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_7P50_I_LEN  12
#define HH503_PHY_B0_P_7P50_I_OFFSET   0
#define HH503_PHY_B0_P_7P50_I_MASK 0xFFF
#define HH503_PHY_A0_P_12P50_Q_LEN 12
#define HH503_PHY_A0_P_12P50_Q_OFFSET  16
#define HH503_PHY_A0_P_12P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_12P50_I_LEN 12
#define HH503_PHY_A0_P_12P50_I_OFFSET  0
#define HH503_PHY_A0_P_12P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_12P50_Q_LEN 12
#define HH503_PHY_B0_P_12P50_Q_OFFSET  16
#define HH503_PHY_B0_P_12P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_12P50_I_LEN 12
#define HH503_PHY_B0_P_12P50_I_OFFSET  0
#define HH503_PHY_B0_P_12P50_I_MASK 0xFFF
#define HH503_PHY_A0_P_17P50_Q_LEN 12
#define HH503_PHY_A0_P_17P50_Q_OFFSET  16
#define HH503_PHY_A0_P_17P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_17P50_I_LEN 12
#define HH503_PHY_A0_P_17P50_I_OFFSET  0
#define HH503_PHY_A0_P_17P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_17P50_Q_LEN 12
#define HH503_PHY_B0_P_17P50_Q_OFFSET  16
#define HH503_PHY_B0_P_17P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_17P50_I_LEN 12
#define HH503_PHY_B0_P_17P50_I_OFFSET  0
#define HH503_PHY_B0_P_17P50_I_MASK 0xFFF
#define HH503_PHY_A0_P_22P50_Q_LEN 12
#define HH503_PHY_A0_P_22P50_Q_OFFSET  16
#define HH503_PHY_A0_P_22P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_22P50_I_LEN 12
#define HH503_PHY_A0_P_22P50_I_OFFSET  0
#define HH503_PHY_A0_P_22P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_22P50_Q_LEN 12
#define HH503_PHY_B0_P_22P50_Q_OFFSET  16
#define HH503_PHY_B0_P_22P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_22P50_I_LEN 12
#define HH503_PHY_B0_P_22P50_I_OFFSET  0
#define HH503_PHY_B0_P_22P50_I_MASK 0xFFF
#define HH503_PHY_A0_P_27P50_Q_LEN 12
#define HH503_PHY_A0_P_27P50_Q_OFFSET  16
#define HH503_PHY_A0_P_27P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_27P50_I_LEN 12
#define HH503_PHY_A0_P_27P50_I_OFFSET  0
#define HH503_PHY_A0_P_27P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_27P50_Q_LEN 12
#define HH503_PHY_B0_P_27P50_Q_OFFSET  16
#define HH503_PHY_B0_P_27P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_27P50_I_LEN 12
#define HH503_PHY_B0_P_27P50_I_OFFSET  0
#define HH503_PHY_B0_P_27P50_I_MASK 0xFFF
#define HH503_PHY_A0_P_32P50_Q_LEN 12
#define HH503_PHY_A0_P_32P50_Q_OFFSET  16
#define HH503_PHY_A0_P_32P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_32P50_I_LEN 12
#define HH503_PHY_A0_P_32P50_I_OFFSET  0
#define HH503_PHY_A0_P_32P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_32P50_Q_LEN 12
#define HH503_PHY_B0_P_32P50_Q_OFFSET  16
#define HH503_PHY_B0_P_32P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_32P50_I_LEN 12
#define HH503_PHY_B0_P_32P50_I_OFFSET  0
#define HH503_PHY_B0_P_32P50_I_MASK 0xFFF
#define HH503_PHY_A0_P_37P50_Q_LEN 12
#define HH503_PHY_A0_P_37P50_Q_OFFSET  16
#define HH503_PHY_A0_P_37P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_37P50_I_LEN 12
#define HH503_PHY_A0_P_37P50_I_OFFSET  0
#define HH503_PHY_A0_P_37P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_37P50_Q_LEN 12
#define HH503_PHY_B0_P_37P50_Q_OFFSET  16
#define HH503_PHY_B0_P_37P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_37P50_I_LEN 12
#define HH503_PHY_B0_P_37P50_I_OFFSET  0
#define HH503_PHY_B0_P_37P50_I_MASK 0xFFF
#define HH503_PHY_A0_P_42P50_Q_LEN 12
#define HH503_PHY_A0_P_42P50_Q_OFFSET  16
#define HH503_PHY_A0_P_42P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_42P50_I_LEN 12
#define HH503_PHY_A0_P_42P50_I_OFFSET  0
#define HH503_PHY_A0_P_42P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_42P50_Q_LEN 12
#define HH503_PHY_B0_P_42P50_Q_OFFSET  16
#define HH503_PHY_B0_P_42P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_42P50_I_LEN 12
#define HH503_PHY_B0_P_42P50_I_OFFSET  0
#define HH503_PHY_B0_P_42P50_I_MASK 0xFFF
#define HH503_PHY_A0_P_47P50_Q_LEN 12
#define HH503_PHY_A0_P_47P50_Q_OFFSET  16
#define HH503_PHY_A0_P_47P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_47P50_I_LEN 12
#define HH503_PHY_A0_P_47P50_I_OFFSET  0
#define HH503_PHY_A0_P_47P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_47P50_Q_LEN 12
#define HH503_PHY_B0_P_47P50_Q_OFFSET  16
#define HH503_PHY_B0_P_47P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_47P50_I_LEN 12
#define HH503_PHY_B0_P_47P50_I_OFFSET  0
#define HH503_PHY_B0_P_47P50_I_MASK 0xFFF
#define HH503_PHY_A0_P_52P50_Q_LEN 12
#define HH503_PHY_A0_P_52P50_Q_OFFSET  16
#define HH503_PHY_A0_P_52P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_52P50_I_LEN 12
#define HH503_PHY_A0_P_52P50_I_OFFSET  0
#define HH503_PHY_A0_P_52P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_52P50_Q_LEN 12
#define HH503_PHY_B0_P_52P50_Q_OFFSET  16
#define HH503_PHY_B0_P_52P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_52P50_I_LEN 12
#define HH503_PHY_B0_P_52P50_I_OFFSET  0
#define HH503_PHY_B0_P_52P50_I_MASK 0xFFF
#define HH503_PHY_A0_P_57P50_Q_LEN 12
#define HH503_PHY_A0_P_57P50_Q_OFFSET  16
#define HH503_PHY_A0_P_57P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_57P50_I_LEN 12
#define HH503_PHY_A0_P_57P50_I_OFFSET  0
#define HH503_PHY_A0_P_57P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_57P50_Q_LEN 12
#define HH503_PHY_B0_P_57P50_Q_OFFSET  16
#define HH503_PHY_B0_P_57P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_57P50_I_LEN 12
#define HH503_PHY_B0_P_57P50_I_OFFSET  0
#define HH503_PHY_B0_P_57P50_I_MASK 0xFFF
#define HH503_PHY_A0_P_62P50_Q_LEN 12
#define HH503_PHY_A0_P_62P50_Q_OFFSET  16
#define HH503_PHY_A0_P_62P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_62P50_I_LEN 12
#define HH503_PHY_A0_P_62P50_I_OFFSET  0
#define HH503_PHY_A0_P_62P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_62P50_Q_LEN 12
#define HH503_PHY_B0_P_62P50_Q_OFFSET  16
#define HH503_PHY_B0_P_62P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_62P50_I_LEN 12
#define HH503_PHY_B0_P_62P50_I_OFFSET  0
#define HH503_PHY_B0_P_62P50_I_MASK 0xFFF
#define HH503_PHY_A0_P_67P50_Q_LEN 12
#define HH503_PHY_A0_P_67P50_Q_OFFSET  16
#define HH503_PHY_A0_P_67P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_67P50_I_LEN 12
#define HH503_PHY_A0_P_67P50_I_OFFSET  0
#define HH503_PHY_A0_P_67P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_67P50_Q_LEN 12
#define HH503_PHY_B0_P_67P50_Q_OFFSET  16
#define HH503_PHY_B0_P_67P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_67P50_I_LEN 12
#define HH503_PHY_B0_P_67P50_I_OFFSET  0
#define HH503_PHY_B0_P_67P50_I_MASK 0xFFF
#define HH503_PHY_A0_P_72P50_Q_LEN 12
#define HH503_PHY_A0_P_72P50_Q_OFFSET  16
#define HH503_PHY_A0_P_72P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_72P50_I_LEN 12
#define HH503_PHY_A0_P_72P50_I_OFFSET  0
#define HH503_PHY_A0_P_72P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_72P50_Q_LEN 12
#define HH503_PHY_B0_P_72P50_Q_OFFSET  16
#define HH503_PHY_B0_P_72P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_72P50_I_LEN 12
#define HH503_PHY_B0_P_72P50_I_OFFSET  0
#define HH503_PHY_B0_P_72P50_I_MASK 0xFFF
#define HH503_PHY_A0_P_77P50_Q_LEN 12
#define HH503_PHY_A0_P_77P50_Q_OFFSET  16
#define HH503_PHY_A0_P_77P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_P_77P50_I_LEN 12
#define HH503_PHY_A0_P_77P50_I_OFFSET  0
#define HH503_PHY_A0_P_77P50_I_MASK 0xFFF
#define HH503_PHY_B0_P_77P50_Q_LEN 12
#define HH503_PHY_B0_P_77P50_Q_OFFSET  16
#define HH503_PHY_B0_P_77P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_P_77P50_I_LEN 12
#define HH503_PHY_B0_P_77P50_I_OFFSET  0
#define HH503_PHY_B0_P_77P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_2P50_Q_LEN  12
#define HH503_PHY_A0_N_2P50_Q_OFFSET   16
#define HH503_PHY_A0_N_2P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_2P50_I_LEN  12
#define HH503_PHY_A0_N_2P50_I_OFFSET   0
#define HH503_PHY_A0_N_2P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_2P50_Q_LEN  12
#define HH503_PHY_B0_N_2P50_Q_OFFSET   16
#define HH503_PHY_B0_N_2P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_2P50_I_LEN  12
#define HH503_PHY_B0_N_2P50_I_OFFSET   0
#define HH503_PHY_B0_N_2P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_7P50_Q_LEN  12
#define HH503_PHY_A0_N_7P50_Q_OFFSET   16
#define HH503_PHY_A0_N_7P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_7P50_I_LEN  12
#define HH503_PHY_A0_N_7P50_I_OFFSET   0
#define HH503_PHY_A0_N_7P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_7P50_Q_LEN  12
#define HH503_PHY_B0_N_7P50_Q_OFFSET   16
#define HH503_PHY_B0_N_7P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_7P50_I_LEN  12
#define HH503_PHY_B0_N_7P50_I_OFFSET   0
#define HH503_PHY_B0_N_7P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_12P50_Q_LEN 12
#define HH503_PHY_A0_N_12P50_Q_OFFSET  16
#define HH503_PHY_A0_N_12P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_12P50_I_LEN 12
#define HH503_PHY_A0_N_12P50_I_OFFSET  0
#define HH503_PHY_A0_N_12P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_12P50_Q_LEN 12
#define HH503_PHY_B0_N_12P50_Q_OFFSET  16
#define HH503_PHY_B0_N_12P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_12P50_I_LEN 12
#define HH503_PHY_B0_N_12P50_I_OFFSET  0
#define HH503_PHY_B0_N_12P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_17P50_Q_LEN 12
#define HH503_PHY_A0_N_17P50_Q_OFFSET  16
#define HH503_PHY_A0_N_17P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_17P50_I_LEN 12
#define HH503_PHY_A0_N_17P50_I_OFFSET  0
#define HH503_PHY_A0_N_17P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_17P50_Q_LEN 12
#define HH503_PHY_B0_N_17P50_Q_OFFSET  16
#define HH503_PHY_B0_N_17P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_17P50_I_LEN 12
#define HH503_PHY_B0_N_17P50_I_OFFSET  0
#define HH503_PHY_B0_N_17P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_22P50_Q_LEN 12
#define HH503_PHY_A0_N_22P50_Q_OFFSET  16
#define HH503_PHY_A0_N_22P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_22P50_I_LEN 12
#define HH503_PHY_A0_N_22P50_I_OFFSET  0
#define HH503_PHY_A0_N_22P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_22P50_Q_LEN 12
#define HH503_PHY_B0_N_22P50_Q_OFFSET  16
#define HH503_PHY_B0_N_22P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_22P50_I_LEN 12
#define HH503_PHY_B0_N_22P50_I_OFFSET  0
#define HH503_PHY_B0_N_22P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_27P50_Q_LEN 12
#define HH503_PHY_A0_N_27P50_Q_OFFSET  16
#define HH503_PHY_A0_N_27P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_27P50_I_LEN 12
#define HH503_PHY_A0_N_27P50_I_OFFSET  0
#define HH503_PHY_A0_N_27P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_27P50_Q_LEN 12
#define HH503_PHY_B0_N_27P50_Q_OFFSET  16
#define HH503_PHY_B0_N_27P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_27P50_I_LEN 12
#define HH503_PHY_B0_N_27P50_I_OFFSET  0
#define HH503_PHY_B0_N_27P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_32P50_Q_LEN 12
#define HH503_PHY_A0_N_32P50_Q_OFFSET  16
#define HH503_PHY_A0_N_32P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_32P50_I_LEN 12
#define HH503_PHY_A0_N_32P50_I_OFFSET  0
#define HH503_PHY_A0_N_32P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_32P50_Q_LEN 12
#define HH503_PHY_B0_N_32P50_Q_OFFSET  16
#define HH503_PHY_B0_N_32P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_32P50_I_LEN 12
#define HH503_PHY_B0_N_32P50_I_OFFSET  0
#define HH503_PHY_B0_N_32P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_37P50_Q_LEN 12
#define HH503_PHY_A0_N_37P50_Q_OFFSET  16
#define HH503_PHY_A0_N_37P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_37P50_I_LEN 12
#define HH503_PHY_A0_N_37P50_I_OFFSET  0
#define HH503_PHY_A0_N_37P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_37P50_Q_LEN 12
#define HH503_PHY_B0_N_37P50_Q_OFFSET  16
#define HH503_PHY_B0_N_37P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_37P50_I_LEN 12
#define HH503_PHY_B0_N_37P50_I_OFFSET  0
#define HH503_PHY_B0_N_37P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_42P50_Q_LEN 12
#define HH503_PHY_A0_N_42P50_Q_OFFSET  16
#define HH503_PHY_A0_N_42P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_42P50_I_LEN 12
#define HH503_PHY_A0_N_42P50_I_OFFSET  0
#define HH503_PHY_A0_N_42P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_42P50_Q_LEN 12
#define HH503_PHY_B0_N_42P50_Q_OFFSET  16
#define HH503_PHY_B0_N_42P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_42P50_I_LEN 12
#define HH503_PHY_B0_N_42P50_I_OFFSET  0
#define HH503_PHY_B0_N_42P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_47P50_Q_LEN 12
#define HH503_PHY_A0_N_47P50_Q_OFFSET  16
#define HH503_PHY_A0_N_47P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_47P50_I_LEN 12
#define HH503_PHY_A0_N_47P50_I_OFFSET  0
#define HH503_PHY_A0_N_47P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_47P50_Q_LEN 12
#define HH503_PHY_B0_N_47P50_Q_OFFSET  16
#define HH503_PHY_B0_N_47P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_47P50_I_LEN 12
#define HH503_PHY_B0_N_47P50_I_OFFSET  0
#define HH503_PHY_B0_N_47P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_52P50_Q_LEN 12
#define HH503_PHY_A0_N_52P50_Q_OFFSET  16
#define HH503_PHY_A0_N_52P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_52P50_I_LEN 12
#define HH503_PHY_A0_N_52P50_I_OFFSET  0
#define HH503_PHY_A0_N_52P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_52P50_Q_LEN 12
#define HH503_PHY_B0_N_52P50_Q_OFFSET  16
#define HH503_PHY_B0_N_52P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_52P50_I_LEN 12
#define HH503_PHY_B0_N_52P50_I_OFFSET  0
#define HH503_PHY_B0_N_52P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_57P50_Q_LEN 12
#define HH503_PHY_A0_N_57P50_Q_OFFSET  16
#define HH503_PHY_A0_N_57P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_57P50_I_LEN 12
#define HH503_PHY_A0_N_57P50_I_OFFSET  0
#define HH503_PHY_A0_N_57P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_57P50_Q_LEN 12
#define HH503_PHY_B0_N_57P50_Q_OFFSET  16
#define HH503_PHY_B0_N_57P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_57P50_I_LEN 12
#define HH503_PHY_B0_N_57P50_I_OFFSET  0
#define HH503_PHY_B0_N_57P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_62P50_Q_LEN 12
#define HH503_PHY_A0_N_62P50_Q_OFFSET  16
#define HH503_PHY_A0_N_62P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_62P50_I_LEN 12
#define HH503_PHY_A0_N_62P50_I_OFFSET  0
#define HH503_PHY_A0_N_62P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_62P50_Q_LEN 12
#define HH503_PHY_B0_N_62P50_Q_OFFSET  16
#define HH503_PHY_B0_N_62P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_62P50_I_LEN 12
#define HH503_PHY_B0_N_62P50_I_OFFSET  0
#define HH503_PHY_B0_N_62P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_67P50_Q_LEN 12
#define HH503_PHY_A0_N_67P50_Q_OFFSET  16
#define HH503_PHY_A0_N_67P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_67P50_I_LEN 12
#define HH503_PHY_A0_N_67P50_I_OFFSET  0
#define HH503_PHY_A0_N_67P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_67P50_Q_LEN 12
#define HH503_PHY_B0_N_67P50_Q_OFFSET  16
#define HH503_PHY_B0_N_67P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_67P50_I_LEN 12
#define HH503_PHY_B0_N_67P50_I_OFFSET  0
#define HH503_PHY_B0_N_67P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_72P50_Q_LEN 12
#define HH503_PHY_A0_N_72P50_Q_OFFSET  16
#define HH503_PHY_A0_N_72P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_72P50_I_LEN 12
#define HH503_PHY_A0_N_72P50_I_OFFSET  0
#define HH503_PHY_A0_N_72P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_72P50_Q_LEN 12
#define HH503_PHY_B0_N_72P50_Q_OFFSET  16
#define HH503_PHY_B0_N_72P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_72P50_I_LEN 12
#define HH503_PHY_B0_N_72P50_I_OFFSET  0
#define HH503_PHY_B0_N_72P50_I_MASK 0xFFF
#define HH503_PHY_A0_N_77P50_Q_LEN 12
#define HH503_PHY_A0_N_77P50_Q_OFFSET  16
#define HH503_PHY_A0_N_77P50_Q_MASK 0xFFF0000
#define HH503_PHY_A0_N_77P50_I_LEN 12
#define HH503_PHY_A0_N_77P50_I_OFFSET  0
#define HH503_PHY_A0_N_77P50_I_MASK 0xFFF
#define HH503_PHY_B0_N_77P50_Q_LEN 12
#define HH503_PHY_B0_N_77P50_Q_OFFSET  16
#define HH503_PHY_B0_N_77P50_Q_MASK 0xFFF0000
#define HH503_PHY_B0_N_77P50_I_LEN 12
#define HH503_PHY_B0_N_77P50_I_OFFSET  0
#define HH503_PHY_B0_N_77P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_2P50_Q_LEN  12
#define HH503_PHY_A1_P_2P50_Q_OFFSET   16
#define HH503_PHY_A1_P_2P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_2P50_I_LEN  12
#define HH503_PHY_A1_P_2P50_I_OFFSET   0
#define HH503_PHY_A1_P_2P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_2P50_Q_LEN  12
#define HH503_PHY_B1_P_2P50_Q_OFFSET   16
#define HH503_PHY_B1_P_2P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_2P50_I_LEN  12
#define HH503_PHY_B1_P_2P50_I_OFFSET   0
#define HH503_PHY_B1_P_2P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_7P50_Q_LEN  12
#define HH503_PHY_A1_P_7P50_Q_OFFSET   16
#define HH503_PHY_A1_P_7P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_7P50_I_LEN  12
#define HH503_PHY_A1_P_7P50_I_OFFSET   0
#define HH503_PHY_A1_P_7P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_7P50_Q_LEN  12
#define HH503_PHY_B1_P_7P50_Q_OFFSET   16
#define HH503_PHY_B1_P_7P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_7P50_I_LEN  12
#define HH503_PHY_B1_P_7P50_I_OFFSET   0
#define HH503_PHY_B1_P_7P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_12P50_Q_LEN 12
#define HH503_PHY_A1_P_12P50_Q_OFFSET  16
#define HH503_PHY_A1_P_12P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_12P50_I_LEN 12
#define HH503_PHY_A1_P_12P50_I_OFFSET  0
#define HH503_PHY_A1_P_12P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_12P50_Q_LEN 12
#define HH503_PHY_B1_P_12P50_Q_OFFSET  16
#define HH503_PHY_B1_P_12P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_12P50_I_LEN 12
#define HH503_PHY_B1_P_12P50_I_OFFSET  0
#define HH503_PHY_B1_P_12P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_17P50_Q_LEN 12
#define HH503_PHY_A1_P_17P50_Q_OFFSET  16
#define HH503_PHY_A1_P_17P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_17P50_I_LEN 12
#define HH503_PHY_A1_P_17P50_I_OFFSET  0
#define HH503_PHY_A1_P_17P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_17P50_Q_LEN 12
#define HH503_PHY_B1_P_17P50_Q_OFFSET  16
#define HH503_PHY_B1_P_17P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_17P50_I_LEN 12
#define HH503_PHY_B1_P_17P50_I_OFFSET  0
#define HH503_PHY_B1_P_17P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_22P50_Q_LEN 12
#define HH503_PHY_A1_P_22P50_Q_OFFSET  16
#define HH503_PHY_A1_P_22P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_22P50_I_LEN 12
#define HH503_PHY_A1_P_22P50_I_OFFSET  0
#define HH503_PHY_A1_P_22P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_22P50_Q_LEN 12
#define HH503_PHY_B1_P_22P50_Q_OFFSET  16
#define HH503_PHY_B1_P_22P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_22P50_I_LEN 12
#define HH503_PHY_B1_P_22P50_I_OFFSET  0
#define HH503_PHY_B1_P_22P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_27P50_Q_LEN 12
#define HH503_PHY_A1_P_27P50_Q_OFFSET  16
#define HH503_PHY_A1_P_27P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_27P50_I_LEN 12
#define HH503_PHY_A1_P_27P50_I_OFFSET  0
#define HH503_PHY_A1_P_27P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_27P50_Q_LEN 12
#define HH503_PHY_B1_P_27P50_Q_OFFSET  16
#define HH503_PHY_B1_P_27P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_27P50_I_LEN 12
#define HH503_PHY_B1_P_27P50_I_OFFSET  0
#define HH503_PHY_B1_P_27P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_32P50_Q_LEN 12
#define HH503_PHY_A1_P_32P50_Q_OFFSET  16
#define HH503_PHY_A1_P_32P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_32P50_I_LEN 12
#define HH503_PHY_A1_P_32P50_I_OFFSET  0
#define HH503_PHY_A1_P_32P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_32P50_Q_LEN 12
#define HH503_PHY_B1_P_32P50_Q_OFFSET  16
#define HH503_PHY_B1_P_32P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_32P50_I_LEN 12
#define HH503_PHY_B1_P_32P50_I_OFFSET  0
#define HH503_PHY_B1_P_32P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_37P50_Q_LEN 12
#define HH503_PHY_A1_P_37P50_Q_OFFSET  16
#define HH503_PHY_A1_P_37P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_37P50_I_LEN 12
#define HH503_PHY_A1_P_37P50_I_OFFSET  0
#define HH503_PHY_A1_P_37P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_37P50_Q_LEN 12
#define HH503_PHY_B1_P_37P50_Q_OFFSET  16
#define HH503_PHY_B1_P_37P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_37P50_I_LEN 12
#define HH503_PHY_B1_P_37P50_I_OFFSET  0
#define HH503_PHY_B1_P_37P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_42P50_Q_LEN 12
#define HH503_PHY_A1_P_42P50_Q_OFFSET  16
#define HH503_PHY_A1_P_42P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_42P50_I_LEN 12
#define HH503_PHY_A1_P_42P50_I_OFFSET  0
#define HH503_PHY_A1_P_42P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_42P50_Q_LEN 12
#define HH503_PHY_B1_P_42P50_Q_OFFSET  16
#define HH503_PHY_B1_P_42P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_42P50_I_LEN 12
#define HH503_PHY_B1_P_42P50_I_OFFSET  0
#define HH503_PHY_B1_P_42P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_47P50_Q_LEN 12
#define HH503_PHY_A1_P_47P50_Q_OFFSET  16
#define HH503_PHY_A1_P_47P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_47P50_I_LEN 12
#define HH503_PHY_A1_P_47P50_I_OFFSET  0
#define HH503_PHY_A1_P_47P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_47P50_Q_LEN 12
#define HH503_PHY_B1_P_47P50_Q_OFFSET  16
#define HH503_PHY_B1_P_47P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_47P50_I_LEN 12
#define HH503_PHY_B1_P_47P50_I_OFFSET  0
#define HH503_PHY_B1_P_47P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_52P50_Q_LEN 12
#define HH503_PHY_A1_P_52P50_Q_OFFSET  16
#define HH503_PHY_A1_P_52P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_52P50_I_LEN 12
#define HH503_PHY_A1_P_52P50_I_OFFSET  0
#define HH503_PHY_A1_P_52P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_52P50_Q_LEN 12
#define HH503_PHY_B1_P_52P50_Q_OFFSET  16
#define HH503_PHY_B1_P_52P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_52P50_I_LEN 12
#define HH503_PHY_B1_P_52P50_I_OFFSET  0
#define HH503_PHY_B1_P_52P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_57P50_Q_LEN 12
#define HH503_PHY_A1_P_57P50_Q_OFFSET  16
#define HH503_PHY_A1_P_57P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_57P50_I_LEN 12
#define HH503_PHY_A1_P_57P50_I_OFFSET  0
#define HH503_PHY_A1_P_57P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_57P50_Q_LEN 12
#define HH503_PHY_B1_P_57P50_Q_OFFSET  16
#define HH503_PHY_B1_P_57P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_57P50_I_LEN 12
#define HH503_PHY_B1_P_57P50_I_OFFSET  0
#define HH503_PHY_B1_P_57P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_62P50_Q_LEN 12
#define HH503_PHY_A1_P_62P50_Q_OFFSET  16
#define HH503_PHY_A1_P_62P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_62P50_I_LEN 12
#define HH503_PHY_A1_P_62P50_I_OFFSET  0
#define HH503_PHY_A1_P_62P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_62P50_Q_LEN 12
#define HH503_PHY_B1_P_62P50_Q_OFFSET  16
#define HH503_PHY_B1_P_62P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_62P50_I_LEN 12
#define HH503_PHY_B1_P_62P50_I_OFFSET  0
#define HH503_PHY_B1_P_62P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_67P50_Q_LEN 12
#define HH503_PHY_A1_P_67P50_Q_OFFSET  16
#define HH503_PHY_A1_P_67P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_67P50_I_LEN 12
#define HH503_PHY_A1_P_67P50_I_OFFSET  0
#define HH503_PHY_A1_P_67P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_67P50_Q_LEN 12
#define HH503_PHY_B1_P_67P50_Q_OFFSET  16
#define HH503_PHY_B1_P_67P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_67P50_I_LEN 12
#define HH503_PHY_B1_P_67P50_I_OFFSET  0
#define HH503_PHY_B1_P_67P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_72P50_Q_LEN 12
#define HH503_PHY_A1_P_72P50_Q_OFFSET  16
#define HH503_PHY_A1_P_72P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_72P50_I_LEN 12
#define HH503_PHY_A1_P_72P50_I_OFFSET  0
#define HH503_PHY_A1_P_72P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_72P50_Q_LEN 12
#define HH503_PHY_B1_P_72P50_Q_OFFSET  16
#define HH503_PHY_B1_P_72P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_72P50_I_LEN 12
#define HH503_PHY_B1_P_72P50_I_OFFSET  0
#define HH503_PHY_B1_P_72P50_I_MASK 0xFFF
#define HH503_PHY_A1_P_77P50_Q_LEN 12
#define HH503_PHY_A1_P_77P50_Q_OFFSET  16
#define HH503_PHY_A1_P_77P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_P_77P50_I_LEN 12
#define HH503_PHY_A1_P_77P50_I_OFFSET  0
#define HH503_PHY_A1_P_77P50_I_MASK 0xFFF
#define HH503_PHY_B1_P_77P50_Q_LEN 12
#define HH503_PHY_B1_P_77P50_Q_OFFSET  16
#define HH503_PHY_B1_P_77P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_P_77P50_I_LEN 12
#define HH503_PHY_B1_P_77P50_I_OFFSET  0
#define HH503_PHY_B1_P_77P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_2P50_Q_LEN  12
#define HH503_PHY_A1_N_2P50_Q_OFFSET   16
#define HH503_PHY_A1_N_2P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_2P50_I_LEN  12
#define HH503_PHY_A1_N_2P50_I_OFFSET   0
#define HH503_PHY_A1_N_2P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_2P50_Q_LEN  12
#define HH503_PHY_B1_N_2P50_Q_OFFSET   16
#define HH503_PHY_B1_N_2P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_2P50_I_LEN  12
#define HH503_PHY_B1_N_2P50_I_OFFSET   0
#define HH503_PHY_B1_N_2P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_7P50_Q_LEN  12
#define HH503_PHY_A1_N_7P50_Q_OFFSET   16
#define HH503_PHY_A1_N_7P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_7P50_I_LEN  12
#define HH503_PHY_A1_N_7P50_I_OFFSET   0
#define HH503_PHY_A1_N_7P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_7P50_Q_LEN  12
#define HH503_PHY_B1_N_7P50_Q_OFFSET   16
#define HH503_PHY_B1_N_7P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_7P50_I_LEN  12
#define HH503_PHY_B1_N_7P50_I_OFFSET   0
#define HH503_PHY_B1_N_7P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_12P50_Q_LEN 12
#define HH503_PHY_A1_N_12P50_Q_OFFSET  16
#define HH503_PHY_A1_N_12P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_12P50_I_LEN 12
#define HH503_PHY_A1_N_12P50_I_OFFSET  0
#define HH503_PHY_A1_N_12P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_12P50_Q_LEN 12
#define HH503_PHY_B1_N_12P50_Q_OFFSET  16
#define HH503_PHY_B1_N_12P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_12P50_I_LEN 12
#define HH503_PHY_B1_N_12P50_I_OFFSET  0
#define HH503_PHY_B1_N_12P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_17P50_Q_LEN 12
#define HH503_PHY_A1_N_17P50_Q_OFFSET  16
#define HH503_PHY_A1_N_17P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_17P50_I_LEN 12
#define HH503_PHY_A1_N_17P50_I_OFFSET  0
#define HH503_PHY_A1_N_17P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_17P50_Q_LEN 12
#define HH503_PHY_B1_N_17P50_Q_OFFSET  16
#define HH503_PHY_B1_N_17P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_17P50_I_LEN 12
#define HH503_PHY_B1_N_17P50_I_OFFSET  0
#define HH503_PHY_B1_N_17P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_22P50_Q_LEN 12
#define HH503_PHY_A1_N_22P50_Q_OFFSET  16
#define HH503_PHY_A1_N_22P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_22P50_I_LEN 12
#define HH503_PHY_A1_N_22P50_I_OFFSET  0
#define HH503_PHY_A1_N_22P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_22P50_Q_LEN 12
#define HH503_PHY_B1_N_22P50_Q_OFFSET  16
#define HH503_PHY_B1_N_22P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_22P50_I_LEN 12
#define HH503_PHY_B1_N_22P50_I_OFFSET  0
#define HH503_PHY_B1_N_22P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_27P50_Q_LEN 12
#define HH503_PHY_A1_N_27P50_Q_OFFSET  16
#define HH503_PHY_A1_N_27P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_27P50_I_LEN 12
#define HH503_PHY_A1_N_27P50_I_OFFSET  0
#define HH503_PHY_A1_N_27P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_27P50_Q_LEN 12
#define HH503_PHY_B1_N_27P50_Q_OFFSET  16
#define HH503_PHY_B1_N_27P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_27P50_I_LEN 12
#define HH503_PHY_B1_N_27P50_I_OFFSET  0
#define HH503_PHY_B1_N_27P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_32P50_Q_LEN 12
#define HH503_PHY_A1_N_32P50_Q_OFFSET  16
#define HH503_PHY_A1_N_32P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_32P50_I_LEN 12
#define HH503_PHY_A1_N_32P50_I_OFFSET  0
#define HH503_PHY_A1_N_32P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_32P50_Q_LEN 12
#define HH503_PHY_B1_N_32P50_Q_OFFSET  16
#define HH503_PHY_B1_N_32P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_32P50_I_LEN 12
#define HH503_PHY_B1_N_32P50_I_OFFSET  0
#define HH503_PHY_B1_N_32P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_37P50_Q_LEN 12
#define HH503_PHY_A1_N_37P50_Q_OFFSET  16
#define HH503_PHY_A1_N_37P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_37P50_I_LEN 12
#define HH503_PHY_A1_N_37P50_I_OFFSET  0
#define HH503_PHY_A1_N_37P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_37P50_Q_LEN 12
#define HH503_PHY_B1_N_37P50_Q_OFFSET  16
#define HH503_PHY_B1_N_37P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_37P50_I_LEN 12
#define HH503_PHY_B1_N_37P50_I_OFFSET  0
#define HH503_PHY_B1_N_37P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_42P50_Q_LEN 12
#define HH503_PHY_A1_N_42P50_Q_OFFSET  16
#define HH503_PHY_A1_N_42P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_42P50_I_LEN 12
#define HH503_PHY_A1_N_42P50_I_OFFSET  0
#define HH503_PHY_A1_N_42P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_42P50_Q_LEN 12
#define HH503_PHY_B1_N_42P50_Q_OFFSET  16
#define HH503_PHY_B1_N_42P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_42P50_I_LEN 12
#define HH503_PHY_B1_N_42P50_I_OFFSET  0
#define HH503_PHY_B1_N_42P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_47P50_Q_LEN 12
#define HH503_PHY_A1_N_47P50_Q_OFFSET  16
#define HH503_PHY_A1_N_47P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_47P50_I_LEN 12
#define HH503_PHY_A1_N_47P50_I_OFFSET  0
#define HH503_PHY_A1_N_47P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_47P50_Q_LEN 12
#define HH503_PHY_B1_N_47P50_Q_OFFSET  16
#define HH503_PHY_B1_N_47P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_47P50_I_LEN 12
#define HH503_PHY_B1_N_47P50_I_OFFSET  0
#define HH503_PHY_B1_N_47P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_52P50_Q_LEN 12
#define HH503_PHY_A1_N_52P50_Q_OFFSET  16
#define HH503_PHY_A1_N_52P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_52P50_I_LEN 12
#define HH503_PHY_A1_N_52P50_I_OFFSET  0
#define HH503_PHY_A1_N_52P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_52P50_Q_LEN 12
#define HH503_PHY_B1_N_52P50_Q_OFFSET  16
#define HH503_PHY_B1_N_52P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_52P50_I_LEN 12
#define HH503_PHY_B1_N_52P50_I_OFFSET  0
#define HH503_PHY_B1_N_52P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_57P50_Q_LEN 12
#define HH503_PHY_A1_N_57P50_Q_OFFSET  16
#define HH503_PHY_A1_N_57P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_57P50_I_LEN 12
#define HH503_PHY_A1_N_57P50_I_OFFSET  0
#define HH503_PHY_A1_N_57P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_57P50_Q_LEN 12
#define HH503_PHY_B1_N_57P50_Q_OFFSET  16
#define HH503_PHY_B1_N_57P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_57P50_I_LEN 12
#define HH503_PHY_B1_N_57P50_I_OFFSET  0
#define HH503_PHY_B1_N_57P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_62P50_Q_LEN 12
#define HH503_PHY_A1_N_62P50_Q_OFFSET  16
#define HH503_PHY_A1_N_62P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_62P50_I_LEN 12
#define HH503_PHY_A1_N_62P50_I_OFFSET  0
#define HH503_PHY_A1_N_62P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_62P50_Q_LEN 12
#define HH503_PHY_B1_N_62P50_Q_OFFSET  16
#define HH503_PHY_B1_N_62P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_62P50_I_LEN 12
#define HH503_PHY_B1_N_62P50_I_OFFSET  0
#define HH503_PHY_B1_N_62P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_67P50_Q_LEN 12
#define HH503_PHY_A1_N_67P50_Q_OFFSET  16
#define HH503_PHY_A1_N_67P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_67P50_I_LEN 12
#define HH503_PHY_A1_N_67P50_I_OFFSET  0
#define HH503_PHY_A1_N_67P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_67P50_Q_LEN 12
#define HH503_PHY_B1_N_67P50_Q_OFFSET  16
#define HH503_PHY_B1_N_67P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_67P50_I_LEN 12
#define HH503_PHY_B1_N_67P50_I_OFFSET  0
#define HH503_PHY_B1_N_67P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_72P50_Q_LEN 12
#define HH503_PHY_A1_N_72P50_Q_OFFSET  16
#define HH503_PHY_A1_N_72P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_72P50_I_LEN 12
#define HH503_PHY_A1_N_72P50_I_OFFSET  0
#define HH503_PHY_A1_N_72P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_72P50_Q_LEN 12
#define HH503_PHY_B1_N_72P50_Q_OFFSET  16
#define HH503_PHY_B1_N_72P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_72P50_I_LEN 12
#define HH503_PHY_B1_N_72P50_I_OFFSET  0
#define HH503_PHY_B1_N_72P50_I_MASK 0xFFF
#define HH503_PHY_A1_N_77P50_Q_LEN 12
#define HH503_PHY_A1_N_77P50_Q_OFFSET  16
#define HH503_PHY_A1_N_77P50_Q_MASK 0xFFF0000
#define HH503_PHY_A1_N_77P50_I_LEN 12
#define HH503_PHY_A1_N_77P50_I_OFFSET  0
#define HH503_PHY_A1_N_77P50_I_MASK 0xFFF
#define HH503_PHY_B1_N_77P50_Q_LEN 12
#define HH503_PHY_B1_N_77P50_Q_OFFSET  16
#define HH503_PHY_B1_N_77P50_Q_MASK 0xFFF0000
#define HH503_PHY_B1_N_77P50_I_LEN 12
#define HH503_PHY_B1_N_77P50_I_OFFSET  0
#define HH503_PHY_B1_N_77P50_I_MASK 0xFFF
#define HH503_PHY_TX0_ALPHA_IQ_COMP_Q_LEN  12
#define HH503_PHY_TX0_ALPHA_IQ_COMP_Q_OFFSET   16
#define HH503_PHY_TX0_ALPHA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_TX0_ALPHA_IQ_COMP_I_LEN  12
#define HH503_PHY_TX0_ALPHA_IQ_COMP_I_OFFSET   0
#define HH503_PHY_TX0_ALPHA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_TX0_BETA_IQ_COMP_Q_LEN   12
#define HH503_PHY_TX0_BETA_IQ_COMP_Q_OFFSET    16
#define HH503_PHY_TX0_BETA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_TX0_BETA_IQ_COMP_I_LEN   12
#define HH503_PHY_TX0_BETA_IQ_COMP_I_OFFSET    0
#define HH503_PHY_TX0_BETA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_TX1_ALPHA_IQ_COMP_Q_LEN  12
#define HH503_PHY_TX1_ALPHA_IQ_COMP_Q_OFFSET   16
#define HH503_PHY_TX1_ALPHA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_TX1_ALPHA_IQ_COMP_I_LEN  12
#define HH503_PHY_TX1_ALPHA_IQ_COMP_I_OFFSET   0
#define HH503_PHY_TX1_ALPHA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_TX1_BETA_IQ_COMP_Q_LEN   12
#define HH503_PHY_TX1_BETA_IQ_COMP_Q_OFFSET    16
#define HH503_PHY_TX1_BETA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_TX1_BETA_IQ_COMP_I_LEN   12
#define HH503_PHY_TX1_BETA_IQ_COMP_I_OFFSET    0
#define HH503_PHY_TX1_BETA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_RX0_ALPHA_IQ_COMP_Q_LEN  12
#define HH503_PHY_RX0_ALPHA_IQ_COMP_Q_OFFSET   16
#define HH503_PHY_RX0_ALPHA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_RX0_ALPHA_IQ_COMP_I_LEN  12
#define HH503_PHY_RX0_ALPHA_IQ_COMP_I_OFFSET   0
#define HH503_PHY_RX0_ALPHA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_RX0_BETA_IQ_COMP_Q_LEN   12
#define HH503_PHY_RX0_BETA_IQ_COMP_Q_OFFSET    16
#define HH503_PHY_RX0_BETA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_RX0_BETA_IQ_COMP_I_LEN   12
#define HH503_PHY_RX0_BETA_IQ_COMP_I_OFFSET    0
#define HH503_PHY_RX0_BETA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_RX1_ALPHA_IQ_COMP_Q_LEN  12
#define HH503_PHY_RX1_ALPHA_IQ_COMP_Q_OFFSET   16
#define HH503_PHY_RX1_ALPHA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_RX1_ALPHA_IQ_COMP_I_LEN  12
#define HH503_PHY_RX1_ALPHA_IQ_COMP_I_OFFSET   0
#define HH503_PHY_RX1_ALPHA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_RX1_BETA_IQ_COMP_Q_LEN   12
#define HH503_PHY_RX1_BETA_IQ_COMP_Q_OFFSET    16
#define HH503_PHY_RX1_BETA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_RX1_BETA_IQ_COMP_I_LEN   12
#define HH503_PHY_RX1_BETA_IQ_COMP_I_OFFSET    0
#define HH503_PHY_RX1_BETA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_RX_SCO_U1_LEN    26
#define HH503_PHY_CFG_RX_SCO_U1_OFFSET 0
#define HH503_PHY_CFG_RX_SCO_U1_MASK 0x3FFFFFF
#define HH503_PHY_CFG_RX_SCO_U2_LEN    26
#define HH503_PHY_CFG_RX_SCO_U2_OFFSET 0
#define HH503_PHY_CFG_RX_SCO_U2_MASK 0x3FFFFFF
#define HH503_PHY_TPC_PA_BIAS_ADDR_LEN 10
#define HH503_PHY_TPC_PA_BIAS_ADDR_OFFSET  0
#define HH503_PHY_TPC_PA_BIAS_ADDR_MASK 0x3FF
#define HH503_PHY_CFG_CHN_SMOOTH_CG_BPS_LEN    1
#define HH503_PHY_CFG_CHN_SMOOTH_CG_BPS_OFFSET 23
#define HH503_PHY_CFG_CHN_SMOOTH_CG_BPS_MASK 0x800000
#define HH503_PHY_CFG_RX_DFT_CG_BPS_LEN    1
#define HH503_PHY_CFG_RX_DFT_CG_BPS_OFFSET 22
#define HH503_PHY_CFG_RX_DFT_CG_BPS_MASK 0x400000
#define HH503_PHY_CFG_RX_ACCUM_CG_BPS_LEN  1
#define HH503_PHY_CFG_RX_ACCUM_CG_BPS_OFFSET   21
#define HH503_PHY_CFG_RX_ACCUM_CG_BPS_MASK 0x200000
#define HH503_PHY_CFG_BW_CALI_CG_BPS_LEN   1
#define HH503_PHY_CFG_BW_CALI_CG_BPS_OFFSET    20
#define HH503_PHY_CFG_BW_CALI_CG_BPS_MASK 0x100000
#define HH503_PHY_CFG_RX1_LPF_160M_CG_BPS_LEN  1
#define HH503_PHY_CFG_RX1_LPF_160M_CG_BPS_OFFSET   19
#define HH503_PHY_CFG_RX1_LPF_160M_CG_BPS_MASK 0x80000
#define HH503_PHY_CFG_RX0_LPF_160M_CG_BPS_LEN  1
#define HH503_PHY_CFG_RX0_LPF_160M_CG_BPS_OFFSET   18
#define HH503_PHY_CFG_RX0_LPF_160M_CG_BPS_MASK 0x40000
#define HH503_PHY_CFG_TX1_FIR_2X_2_CG_BPS_LEN  1
#define HH503_PHY_CFG_TX1_FIR_2X_2_CG_BPS_OFFSET   17
#define HH503_PHY_CFG_TX1_FIR_2X_2_CG_BPS_MASK 0x20000
#define HH503_PHY_CFG_TX0_FIR_2X_2_CG_BPS_LEN  1
#define HH503_PHY_CFG_TX0_FIR_2X_2_CG_BPS_OFFSET   16
#define HH503_PHY_CFG_TX0_FIR_2X_2_CG_BPS_MASK 0x10000
#define HH503_PHY_CFG_TX1_FIR_2X_1_CG_BPS_LEN  1
#define HH503_PHY_CFG_TX1_FIR_2X_1_CG_BPS_OFFSET   15
#define HH503_PHY_CFG_TX1_FIR_2X_1_CG_BPS_MASK 0x8000
#define HH503_PHY_CFG_TX0_FIR_2X_1_CG_BPS_LEN  1
#define HH503_PHY_CFG_TX0_FIR_2X_1_CG_BPS_OFFSET   14
#define HH503_PHY_CFG_TX0_FIR_2X_1_CG_BPS_MASK 0x4000
#define HH503_PHY_CFG_TX1_TIME_COMP_CG_BPS_LEN 1
#define HH503_PHY_CFG_TX1_TIME_COMP_CG_BPS_OFFSET  13
#define HH503_PHY_CFG_TX1_TIME_COMP_CG_BPS_MASK 0x2000
#define HH503_PHY_CFG_TX0_TIME_COMP_CG_BPS_LEN 1
#define HH503_PHY_CFG_TX0_TIME_COMP_CG_BPS_OFFSET  12
#define HH503_PHY_CFG_TX0_TIME_COMP_CG_BPS_MASK 0x1000
#define HH503_PHY_CFG_TX1_IQ_MISMATCH_CG_BPS_LEN   1
#define HH503_PHY_CFG_TX1_IQ_MISMATCH_CG_BPS_OFFSET    11
#define HH503_PHY_CFG_TX1_IQ_MISMATCH_CG_BPS_MASK 0x800
#define HH503_PHY_CFG_TX0_IQ_MISMATCH_CG_BPS_LEN   1
#define HH503_PHY_CFG_TX0_IQ_MISMATCH_CG_BPS_OFFSET    10
#define HH503_PHY_CFG_TX0_IQ_MISMATCH_CG_BPS_MASK 0x400
#define HH503_PHY_CFG_TX1_SCO_CG_BPS_LEN   1
#define HH503_PHY_CFG_TX1_SCO_CG_BPS_OFFSET    9
#define HH503_PHY_CFG_TX1_SCO_CG_BPS_MASK 0x200
#define HH503_PHY_CFG_TX0_SCO_CG_BPS_LEN   1
#define HH503_PHY_CFG_TX0_SCO_CG_BPS_OFFSET    8
#define HH503_PHY_CFG_TX0_SCO_CG_BPS_MASK 0x100
#define HH503_PHY_CFG_RX1_IIR_CG_BPS_LEN   1
#define HH503_PHY_CFG_RX1_IIR_CG_BPS_OFFSET    7
#define HH503_PHY_CFG_RX1_IIR_CG_BPS_MASK 0x80
#define HH503_PHY_CFG_RX0_IIR_CG_BPS_LEN   1
#define HH503_PHY_CFG_RX0_IIR_CG_BPS_OFFSET    6
#define HH503_PHY_CFG_RX0_IIR_CG_BPS_MASK 0x40
#define HH503_PHY_CFG_RX1_SCO_CG_BPS_LEN   1
#define HH503_PHY_CFG_RX1_SCO_CG_BPS_OFFSET    5
#define HH503_PHY_CFG_RX1_SCO_CG_BPS_MASK 0x20
#define HH503_PHY_CFG_RX0_SCO_CG_BPS_LEN   1
#define HH503_PHY_CFG_RX0_SCO_CG_BPS_OFFSET    4
#define HH503_PHY_CFG_RX0_SCO_CG_BPS_MASK 0x10
#define HH503_PHY_CFG_RX_CHN_DEC_VTB_CG_BPS_LEN    1
#define HH503_PHY_CFG_RX_CHN_DEC_VTB_CG_BPS_OFFSET 3
#define HH503_PHY_CFG_RX_CHN_DEC_VTB_CG_BPS_MASK 0x8
#define HH503_PHY_CFG_ALTERN_INST_CG_BPS_LEN   1
#define HH503_PHY_CFG_ALTERN_INST_CG_BPS_OFFSET    2
#define HH503_PHY_CFG_ALTERN_INST_CG_BPS_MASK 0x4
#define HH503_PHY_CFG_SLIC_DIST_CG_BPS_LEN 1
#define HH503_PHY_CFG_SLIC_DIST_CG_BPS_OFFSET  1
#define HH503_PHY_CFG_SLIC_DIST_CG_BPS_MASK 0x2
#define HH503_PHY_CFG_RX1_MRC_CG_BPS_LEN   1
#define HH503_PHY_CFG_RX1_MRC_CG_BPS_OFFSET    0
#define HH503_PHY_CFG_RX1_MRC_CG_BPS_MASK 0x1
#define HH503_PHY_PA_BIAS_1_DATA_LEN   16
#define HH503_PHY_PA_BIAS_1_DATA_OFFSET    16
#define HH503_PHY_PA_BIAS_1_DATA_MASK 0xFFFF0000
#define HH503_PHY_PA_BIAS_0_DATA_LEN   16
#define HH503_PHY_PA_BIAS_0_DATA_OFFSET    0
#define HH503_PHY_PA_BIAS_0_DATA_MASK 0xFFFF
#define HH503_PHY_UPC1_0_DATA_LEN  8
#define HH503_PHY_UPC1_0_DATA_OFFSET   24
#define HH503_PHY_UPC1_0_DATA_MASK 0xFF000000
#define HH503_PHY_UPC1_1_DATA_LEN  8
#define HH503_PHY_UPC1_1_DATA_OFFSET   16
#define HH503_PHY_UPC1_1_DATA_MASK 0xFF0000
#define HH503_PHY_RESERV_6_WR_ADDR_LEN 10
#define HH503_PHY_RESERV_6_WR_ADDR_OFFSET  16
#define HH503_PHY_RESERV_6_WR_ADDR_MASK 0x3FF0000
#define HH503_PHY_CFG_RESERV_6_WR_EN_LEN   1
#define HH503_PHY_CFG_RESERV_6_WR_EN_OFFSET    10
#define HH503_PHY_CFG_RESERV_6_WR_EN_MASK 0x400
#define HH503_PHY_RESERV_6_WR_DLY_LEN  10
#define HH503_PHY_RESERV_6_WR_DLY_OFFSET   0
#define HH503_PHY_RESERV_6_WR_DLY_MASK 0x3FF
#define HH503_PHY_RESERV_6_WR_VALUE_1CH_LEN    16
#define HH503_PHY_RESERV_6_WR_VALUE_1CH_OFFSET 16
#define HH503_PHY_RESERV_6_WR_VALUE_1CH_MASK 0xFFFF0000
#define HH503_PHY_RESERV_6_WR_VALUE_0CH_LEN    16
#define HH503_PHY_RESERV_6_WR_VALUE_0CH_OFFSET 0
#define HH503_PHY_RESERV_6_WR_VALUE_0CH_MASK 0xFFFF
#define HH503_PHY_RESERV_7_WR_ADDR_LEN 10
#define HH503_PHY_RESERV_7_WR_ADDR_OFFSET  16
#define HH503_PHY_RESERV_7_WR_ADDR_MASK 0x3FF0000
#define HH503_PHY_CFG_RESERV_7_WR_EN_LEN   1
#define HH503_PHY_CFG_RESERV_7_WR_EN_OFFSET    10
#define HH503_PHY_CFG_RESERV_7_WR_EN_MASK 0x400
#define HH503_PHY_RESERV_7_WR_DLY_LEN  10
#define HH503_PHY_RESERV_7_WR_DLY_OFFSET   0
#define HH503_PHY_RESERV_7_WR_DLY_MASK 0x3FF
#define HH503_PHY_RESERV_7_WR_VALUE_1CH_LEN    16
#define HH503_PHY_RESERV_7_WR_VALUE_1CH_OFFSET 16
#define HH503_PHY_RESERV_7_WR_VALUE_1CH_MASK 0xFFFF0000
#define HH503_PHY_RESERV_7_WR_VALUE_0CH_LEN    16
#define HH503_PHY_RESERV_7_WR_VALUE_0CH_OFFSET 0
#define HH503_PHY_RESERV_7_WR_VALUE_0CH_MASK 0xFFFF
#define HH503_PHY_RESERV_8_WR_ADDR_LEN 10
#define HH503_PHY_RESERV_8_WR_ADDR_OFFSET  16
#define HH503_PHY_RESERV_8_WR_ADDR_MASK 0x3FF0000
#define HH503_PHY_CFG_RESERV_8_WR_EN_LEN   1
#define HH503_PHY_CFG_RESERV_8_WR_EN_OFFSET    10
#define HH503_PHY_CFG_RESERV_8_WR_EN_MASK 0x400
#define HH503_PHY_RESERV_8_WR_DLY_LEN  10
#define HH503_PHY_RESERV_8_WR_DLY_OFFSET   0
#define HH503_PHY_RESERV_8_WR_DLY_MASK 0x3FF
#define HH503_PHY_RESERV_8_WR_VALUE_1CH_LEN    16
#define HH503_PHY_RESERV_8_WR_VALUE_1CH_OFFSET 16
#define HH503_PHY_RESERV_8_WR_VALUE_1CH_MASK 0xFFFF0000
#define HH503_PHY_RESERV_8_WR_VALUE_0CH_LEN    16
#define HH503_PHY_RESERV_8_WR_VALUE_0CH_OFFSET 0
#define HH503_PHY_RESERV_8_WR_VALUE_0CH_MASK 0xFFFF
#define HH503_PHY_CFG_COEX_SLNA_READY_BPS_TIME_LEN 16
#define HH503_PHY_CFG_COEX_SLNA_READY_BPS_TIME_OFFSET  16
#define HH503_PHY_CFG_COEX_SLNA_READY_BPS_TIME_MASK 0xFFFF0000
#define HH503_PHY_CFG_COEX_SLNA_CONTROLLER_BPS_LEN 1
#define HH503_PHY_CFG_COEX_SLNA_CONTROLLER_BPS_OFFSET  3
#define HH503_PHY_CFG_COEX_SLNA_CONTROLLER_BPS_MASK 0x8
#define HH503_PHY_CFG_COEX_SLNA_EN_BPS_LEN 1
#define HH503_PHY_CFG_COEX_SLNA_EN_BPS_OFFSET  2
#define HH503_PHY_CFG_COEX_SLNA_EN_BPS_MASK 0x4
#define HH503_PHY_CFG_COEX_SLNA_READY_BPS_LEN  1
#define HH503_PHY_CFG_COEX_SLNA_READY_BPS_OFFSET   1
#define HH503_PHY_CFG_COEX_SLNA_READY_BPS_MASK 0x2
#define HH503_PHY_CFG_COEX_MODE_SELECT_BPS_LEN 1
#define HH503_PHY_CFG_COEX_MODE_SELECT_BPS_OFFSET  0
#define HH503_PHY_CFG_COEX_MODE_SELECT_BPS_MASK 0x1
#define HH503_PHY_CFG_IQ_MISMATCH_COEF00_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF00_0_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF00_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF01_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF01_0_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF01_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF02_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF02_0_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF02_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF03_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF03_0_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF03_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF04_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF04_0_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF04_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF05_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF05_0_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF05_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF06_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF06_0_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF06_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF07_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF07_0_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF07_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF08_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF08_0_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF08_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF09_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF09_0_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF09_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF10_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF10_0_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF10_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF11_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF11_0_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF11_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF12_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF12_0_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF12_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF13_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF13_0_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF13_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF14_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF14_0_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF14_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF15_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF15_0_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF15_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF16_0_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF16_0_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF16_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF16_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF16_1_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF16_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF00_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF00_1_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF00_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF01_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF01_1_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF01_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF02_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF02_1_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF02_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF03_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF03_1_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF03_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF04_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF04_1_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF04_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF05_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF05_1_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF05_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF06_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF06_1_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF06_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF07_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF07_1_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF07_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF08_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF08_1_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF08_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF09_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF09_1_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF09_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF10_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF10_1_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF10_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF11_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF11_1_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF11_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF12_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF12_1_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF12_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF13_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF13_1_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF13_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_COEF14_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF14_1_OFFSET  16
#define HH503_PHY_CFG_IQ_MISMATCH_COEF14_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_COEF15_1_LEN 11
#define HH503_PHY_CFG_IQ_MISMATCH_COEF15_1_OFFSET  0
#define HH503_PHY_CFG_IQ_MISMATCH_COEF15_1_MASK 0x7FF
#define HH503_PHY_CH0_5G_160_PHASE_LEN 5
#define HH503_PHY_CH0_5G_160_PHASE_OFFSET  20
#define HH503_PHY_CH0_5G_160_PHASE_MASK 0x1F00000
#define HH503_PHY_CH0_5G_80_PHASE_LEN  5
#define HH503_PHY_CH0_5G_80_PHASE_OFFSET   15
#define HH503_PHY_CH0_5G_80_PHASE_MASK 0xF8000
#define HH503_PHY_CH0_5G_2040_PHASE_LEN    5
#define HH503_PHY_CH0_5G_2040_PHASE_OFFSET 10
#define HH503_PHY_CH0_5G_2040_PHASE_MASK 0x7C00
#define HH503_PHY_CH0_2G_2040_PHASE_LEN    5
#define HH503_PHY_CH0_2G_2040_PHASE_OFFSET 5
#define HH503_PHY_CH0_2G_2040_PHASE_MASK 0x3E0
#define HH503_PHY_CH0_11B_PHASE_LEN    5
#define HH503_PHY_CH0_11B_PHASE_OFFSET 0
#define HH503_PHY_CH0_11B_PHASE_MASK 0x1F
#define HH503_PHY_CH1_5G_160_PHASE_LEN 5
#define HH503_PHY_CH1_5G_160_PHASE_OFFSET  20
#define HH503_PHY_CH1_5G_160_PHASE_MASK 0x1F00000
#define HH503_PHY_CH1_5G_80_PHASE_LEN  5
#define HH503_PHY_CH1_5G_80_PHASE_OFFSET   15
#define HH503_PHY_CH1_5G_80_PHASE_MASK 0xF8000
#define HH503_PHY_CH1_5G_2040_PHASE_LEN    5
#define HH503_PHY_CH1_5G_2040_PHASE_OFFSET 10
#define HH503_PHY_CH1_5G_2040_PHASE_MASK 0x7C00
#define HH503_PHY_CH1_2G_2040_PHASE_LEN    5
#define HH503_PHY_CH1_2G_2040_PHASE_OFFSET 5
#define HH503_PHY_CH1_2G_2040_PHASE_MASK 0x3E0
#define HH503_PHY_CH1_11B_PHASE_LEN    5
#define HH503_PHY_CH1_11B_PHASE_OFFSET 0
#define HH503_PHY_CH1_11B_PHASE_MASK 0x1F
#define HH503_PHY_CFG_DPD_GT_DACCLK_DLY_LEN    8
#define HH503_PHY_CFG_DPD_GT_DACCLK_DLY_OFFSET 0
#define HH503_PHY_CFG_DPD_GT_DACCLK_DLY_MASK 0xFF
#define HH503_PHY_CFG_COEX_RST_PHY_RX_EN_BYPASS_LEN    1
#define HH503_PHY_CFG_COEX_RST_PHY_RX_EN_BYPASS_OFFSET 1
#define HH503_PHY_CFG_COEX_RST_PHY_RX_EN_BYPASS_MASK 0x2
#define HH503_PHY_CFG_ADC_STANDBY_COEX_BYPASS_LEN  1
#define HH503_PHY_CFG_ADC_STANDBY_COEX_BYPASS_OFFSET   0
#define HH503_PHY_CFG_ADC_STANDBY_COEX_BYPASS_MASK 0x1
#define HH503_PHY_CFG_RF_WR_INTERVAL_LEN   10
#define HH503_PHY_CFG_RF_WR_INTERVAL_OFFSET    0
#define HH503_PHY_CFG_RF_WR_INTERVAL_MASK 0x3FF
#define HH503_PHY_CFG_TXDIV_EN_LEN 1
#define HH503_PHY_CFG_TXDIV_EN_OFFSET  0
#define HH503_PHY_CFG_TXDIV_EN_MASK 0x1
#define HH503_PHY_CFG_RXDIV_EN_LEN 1
#define HH503_PHY_CFG_RXDIV_EN_OFFSET  0
#define HH503_PHY_CFG_RXDIV_EN_MASK 0x1
#define HH503_PHY_CFG_ABB_CALI_DLY_LEN 10
#define HH503_PHY_CFG_ABB_CALI_DLY_OFFSET  16
#define HH503_PHY_CFG_ABB_CALI_DLY_MASK 0x3FF0000
#define HH503_PHY_CFG_RXDIV_START_DLY_LEN  10
#define HH503_PHY_CFG_RXDIV_START_DLY_OFFSET   0
#define HH503_PHY_CFG_RXDIV_START_DLY_MASK 0x3FF
#define HH503_PHY_RESERV_1_WR_ADDR_LEN 10
#define HH503_PHY_RESERV_1_WR_ADDR_OFFSET  16
#define HH503_PHY_RESERV_1_WR_ADDR_MASK 0x3FF0000
#define HH503_PHY_CFG_RESERV_1_WR_EN_LEN   1
#define HH503_PHY_CFG_RESERV_1_WR_EN_OFFSET    10
#define HH503_PHY_CFG_RESERV_1_WR_EN_MASK 0x400
#define HH503_PHY_RESERV_1_WR_DLY_LEN  10
#define HH503_PHY_RESERV_1_WR_DLY_OFFSET   0
#define HH503_PHY_RESERV_1_WR_DLY_MASK 0x3FF
#define HH503_PHY_RESERV_1_WR_VALUE_1CH_LEN    16
#define HH503_PHY_RESERV_1_WR_VALUE_1CH_OFFSET 16
#define HH503_PHY_RESERV_1_WR_VALUE_1CH_MASK 0xFFFF0000
#define HH503_PHY_RESERV_1_WR_VALUE_0CH_LEN    16
#define HH503_PHY_RESERV_1_WR_VALUE_0CH_OFFSET 0
#define HH503_PHY_RESERV_1_WR_VALUE_0CH_MASK 0xFFFF
#define HH503_PHY_RESERV_2_WR_ADDR_LEN 10
#define HH503_PHY_RESERV_2_WR_ADDR_OFFSET  16
#define HH503_PHY_RESERV_2_WR_ADDR_MASK 0x3FF0000
#define HH503_PHY_CFG_RESERV_2_WR_EN_LEN   1
#define HH503_PHY_CFG_RESERV_2_WR_EN_OFFSET    10
#define HH503_PHY_CFG_RESERV_2_WR_EN_MASK 0x400
#define HH503_PHY_RESERV_2_WR_DLY_LEN  10
#define HH503_PHY_RESERV_2_WR_DLY_OFFSET   0
#define HH503_PHY_RESERV_2_WR_DLY_MASK 0x3FF
#define HH503_PHY_RESERV_2_WR_VALUE_1CH_LEN    16
#define HH503_PHY_RESERV_2_WR_VALUE_1CH_OFFSET 16
#define HH503_PHY_RESERV_2_WR_VALUE_1CH_MASK 0xFFFF0000
#define HH503_PHY_RESERV_2_WR_VALUE_0CH_LEN    16
#define HH503_PHY_RESERV_2_WR_VALUE_0CH_OFFSET 0
#define HH503_PHY_RESERV_2_WR_VALUE_0CH_MASK 0xFFFF
#define HH503_PHY_CFG_2D4G_FEM_SW_SET_LEN  8
#define HH503_PHY_CFG_2D4G_FEM_SW_SET_OFFSET   16
#define HH503_PHY_CFG_2D4G_FEM_SW_SET_MASK 0xFF0000
#define HH503_PHY_CFG_2D4G_FEM_POLAR_LEN   8
#define HH503_PHY_CFG_2D4G_FEM_POLAR_OFFSET    8
#define HH503_PHY_CFG_2D4G_FEM_POLAR_MASK 0xFF00
#define HH503_PHY_CFG_FEM1_2D4G_PA_EN_SW_LEN   1
#define HH503_PHY_CFG_FEM1_2D4G_PA_EN_SW_OFFSET    7
#define HH503_PHY_CFG_FEM1_2D4G_PA_EN_SW_MASK 0x80
#define HH503_PHY_CFG_FEM1_2D4G_TX_EN_SW_LEN   1
#define HH503_PHY_CFG_FEM1_2D4G_TX_EN_SW_OFFSET    6
#define HH503_PHY_CFG_FEM1_2D4G_TX_EN_SW_MASK 0x40
#define HH503_PHY_CFG_FEM1_2D4G_RX_EN_SW_LEN   1
#define HH503_PHY_CFG_FEM1_2D4G_RX_EN_SW_OFFSET    5
#define HH503_PHY_CFG_FEM1_2D4G_RX_EN_SW_MASK 0x20
#define HH503_PHY_CFG_FEM1_2D4G_EX_LNA_EN_SW_LEN   1
#define HH503_PHY_CFG_FEM1_2D4G_EX_LNA_EN_SW_OFFSET    4
#define HH503_PHY_CFG_FEM1_2D4G_EX_LNA_EN_SW_MASK 0x10
#define HH503_PHY_CFG_FEM0_2D4G_PA_EN_SW_LEN   1
#define HH503_PHY_CFG_FEM0_2D4G_PA_EN_SW_OFFSET    3
#define HH503_PHY_CFG_FEM0_2D4G_PA_EN_SW_MASK 0x8
#define HH503_PHY_CFG_FEM0_2D4G_TX_EN_SW_LEN   1
#define HH503_PHY_CFG_FEM0_2D4G_TX_EN_SW_OFFSET    2
#define HH503_PHY_CFG_FEM0_2D4G_TX_EN_SW_MASK 0x4
#define HH503_PHY_CFG_FEM0_2D4G_RX_EN_SW_LEN   1
#define HH503_PHY_CFG_FEM0_2D4G_RX_EN_SW_OFFSET    1
#define HH503_PHY_CFG_FEM0_2D4G_RX_EN_SW_MASK 0x2
#define HH503_PHY_CFG_FEM0_2D4G_EX_LNA_EN_SW_LEN   1
#define HH503_PHY_CFG_FEM0_2D4G_EX_LNA_EN_SW_OFFSET    0
#define HH503_PHY_CFG_FEM0_2D4G_EX_LNA_EN_SW_MASK 0x1
#define HH503_PHY_CFG_FEM_5G_POW_CTL_SEL_LEN   1
#define HH503_PHY_CFG_FEM_5G_POW_CTL_SEL_OFFSET    26
#define HH503_PHY_CFG_FEM_5G_POW_CTL_SEL_MASK 0x4000000
#define HH503_PHY_CFG_FEM_5G_POW_CTL_LEN   2
#define HH503_PHY_CFG_FEM_5G_POW_CTL_OFFSET    24
#define HH503_PHY_CFG_FEM_5G_POW_CTL_MASK 0x3000000
#define HH503_PHY_CFG_5G_FEM_SW_SET_LEN    8
#define HH503_PHY_CFG_5G_FEM_SW_SET_OFFSET 16
#define HH503_PHY_CFG_5G_FEM_SW_SET_MASK 0xFF0000
#define HH503_PHY_CFG_5G_FEM_POLAR_LEN 8
#define HH503_PHY_CFG_5G_FEM_POLAR_OFFSET  8
#define HH503_PHY_CFG_5G_FEM_POLAR_MASK 0xFF00
#define HH503_PHY_CFG_FEM1_5G_TX_EN_SW_LEN 1
#define HH503_PHY_CFG_FEM1_5G_TX_EN_SW_OFFSET  7
#define HH503_PHY_CFG_FEM1_5G_TX_EN_SW_MASK 0x80
#define HH503_PHY_CFG_FEM1_5G_RX_EN_SW_LEN 1
#define HH503_PHY_CFG_FEM1_5G_RX_EN_SW_OFFSET  6
#define HH503_PHY_CFG_FEM1_5G_RX_EN_SW_MASK 0x40
#define HH503_PHY_CFG_FEM1_5G_LNA_EN_SW_LEN    1
#define HH503_PHY_CFG_FEM1_5G_LNA_EN_SW_OFFSET 5
#define HH503_PHY_CFG_FEM1_5G_LNA_EN_SW_MASK 0x20
#define HH503_PHY_CFG_FEM1_5G_LOW_POWER_SW_LEN 1
#define HH503_PHY_CFG_FEM1_5G_LOW_POWER_SW_OFFSET  4
#define HH503_PHY_CFG_FEM1_5G_LOW_POWER_SW_MASK 0x10
#define HH503_PHY_CFG_FEM0_5G_TX_EN_SW_LEN 1
#define HH503_PHY_CFG_FEM0_5G_TX_EN_SW_OFFSET  3
#define HH503_PHY_CFG_FEM0_5G_TX_EN_SW_MASK 0x8
#define HH503_PHY_CFG_FEM0_5G_RX_EN_SW_LEN 1
#define HH503_PHY_CFG_FEM0_5G_RX_EN_SW_OFFSET  2
#define HH503_PHY_CFG_FEM0_5G_RX_EN_SW_MASK 0x4
#define HH503_PHY_CFG_FEM0_5G_LNA_EN_SW_LEN    1
#define HH503_PHY_CFG_FEM0_5G_LNA_EN_SW_OFFSET 1
#define HH503_PHY_CFG_FEM0_5G_LNA_EN_SW_MASK 0x2
#define HH503_PHY_CFG_FEM0_5G_LOW_POWER_SW_LEN 1
#define HH503_PHY_CFG_FEM0_5G_LOW_POWER_SW_OFFSET  0
#define HH503_PHY_CFG_FEM0_5G_LOW_POWER_SW_MASK 0x1
#define HH503_PHY_CFG_RX_SCO_U1_CH1_LEN    26
#define HH503_PHY_CFG_RX_SCO_U1_CH1_OFFSET 0
#define HH503_PHY_CFG_RX_SCO_U1_CH1_MASK 0x3FFFFFF
#define HH503_PHY_CFG_RX_SCO_U2_CH1_LEN    26
#define HH503_PHY_CFG_RX_SCO_U2_CH1_OFFSET 0
#define HH503_PHY_CFG_RX_SCO_U2_CH1_MASK 0x3FFFFFF
#define HH503_PHY_CFG_RX1_IIR_BYPASS_LEN   1
#define HH503_PHY_CFG_RX1_IIR_BYPASS_OFFSET    3
#define HH503_PHY_CFG_RX1_IIR_BYPASS_MASK 0x8
#define HH503_PHY_CFG_RX0_IIR_BYPASS_LEN   1
#define HH503_PHY_CFG_RX0_IIR_BYPASS_OFFSET    2
#define HH503_PHY_CFG_RX0_IIR_BYPASS_MASK 0x4
#define HH503_PHY_CFG_RX1_SCO_BYPASS_LEN   1
#define HH503_PHY_CFG_RX1_SCO_BYPASS_OFFSET    1
#define HH503_PHY_CFG_RX1_SCO_BYPASS_MASK 0x2
#define HH503_PHY_CFG_RX0_SCO_BYPASS_LEN   1
#define HH503_PHY_CFG_RX0_SCO_BYPASS_OFFSET    0
#define HH503_PHY_CFG_RX0_SCO_BYPASS_MASK 0x1
#define HH503_PHY_FEM_5G_PA_EN_0CH_LEN 1
#define HH503_PHY_FEM_5G_PA_EN_0CH_OFFSET  19
#define HH503_PHY_FEM_5G_PA_EN_0CH_MASK 0x80000
#define HH503_PHY_FEM_5G_PA_EN_1CH_LEN 1
#define HH503_PHY_FEM_5G_PA_EN_1CH_OFFSET  18
#define HH503_PHY_FEM_5G_PA_EN_1CH_MASK 0x40000
#define HH503_PHY_FEM_2D4G_PA_EN_0CH_LEN   1
#define HH503_PHY_FEM_2D4G_PA_EN_0CH_OFFSET    17
#define HH503_PHY_FEM_2D4G_PA_EN_0CH_MASK 0x20000
#define HH503_PHY_FEM_2D4G_PA_EN_1CH_LEN   1
#define HH503_PHY_FEM_2D4G_PA_EN_1CH_OFFSET    16
#define HH503_PHY_FEM_2D4G_PA_EN_1CH_MASK 0x10000
#define HH503_PHY_FEM_5G_TX_EN_0CH_LEN 1
#define HH503_PHY_FEM_5G_TX_EN_0CH_OFFSET  15
#define HH503_PHY_FEM_5G_TX_EN_0CH_MASK 0x8000
#define HH503_PHY_FEM_5G_TX_EN_1CH_LEN 1
#define HH503_PHY_FEM_5G_TX_EN_1CH_OFFSET  14
#define HH503_PHY_FEM_5G_TX_EN_1CH_MASK 0x4000
#define HH503_PHY_FEM_2D4G_TX_EN_0CH_LEN   1
#define HH503_PHY_FEM_2D4G_TX_EN_0CH_OFFSET    13
#define HH503_PHY_FEM_2D4G_TX_EN_0CH_MASK 0x2000
#define HH503_PHY_FEM_2D4G_TX_EN_1CH_LEN   1
#define HH503_PHY_FEM_2D4G_TX_EN_1CH_OFFSET    12
#define HH503_PHY_FEM_2D4G_TX_EN_1CH_MASK 0x1000
#define HH503_PHY_FEM_5G_RX_EN_0CH_LEN 1
#define HH503_PHY_FEM_5G_RX_EN_0CH_OFFSET  11
#define HH503_PHY_FEM_5G_RX_EN_0CH_MASK 0x800
#define HH503_PHY_FEM_5G_RX_EN_1CH_LEN 1
#define HH503_PHY_FEM_5G_RX_EN_1CH_OFFSET  10
#define HH503_PHY_FEM_5G_RX_EN_1CH_MASK 0x400
#define HH503_PHY_FEM_2D4G_RX_EN_0CH_LEN   1
#define HH503_PHY_FEM_2D4G_RX_EN_0CH_OFFSET    9
#define HH503_PHY_FEM_2D4G_RX_EN_0CH_MASK 0x200
#define HH503_PHY_FEM_2D4G_RX_EN_1CH_LEN   1
#define HH503_PHY_FEM_2D4G_RX_EN_1CH_OFFSET    8
#define HH503_PHY_FEM_2D4G_RX_EN_1CH_MASK 0x100
#define HH503_PHY_FEM_5G_EX_LNA_EN_LEN 1
#define HH503_PHY_FEM_5G_EX_LNA_EN_OFFSET  1
#define HH503_PHY_FEM_5G_EX_LNA_EN_MASK 0x2
#define HH503_PHY_FEM_2D4G_EX_LNA_EN_LEN   1
#define HH503_PHY_FEM_2D4G_EX_LNA_EN_OFFSET    0
#define HH503_PHY_FEM_2D4G_EX_LNA_EN_MASK 0x1
#define HH503_PHY_RPT_TX_POWER_LEVEL_LEN   8
#define HH503_PHY_RPT_TX_POWER_LEVEL_OFFSET    0
#define HH503_PHY_RPT_TX_POWER_LEVEL_MASK 0xFF
#define HH503_PHY_CFG0_CFR_STORE_RADDR_I_LEN   5
#define HH503_PHY_CFG0_CFR_STORE_RADDR_I_OFFSET    24
#define HH503_PHY_CFG0_CFR_STORE_RADDR_I_MASK 0x1F000000
#define HH503_PHY_CFG0_CFR_STORE_RD_I_LEN  1
#define HH503_PHY_CFG0_CFR_STORE_RD_I_OFFSET   20
#define HH503_PHY_CFG0_CFR_STORE_RD_I_MASK 0x100000
#define HH503_PHY_CFG0_CFR_STORE_WADDR_I_LEN   5
#define HH503_PHY_CFG0_CFR_STORE_WADDR_I_OFFSET    12
#define HH503_PHY_CFG0_CFR_STORE_WADDR_I_MASK 0x1F000
#define HH503_PHY_CFG0_CFR_STORE_WE_I_LEN  1
#define HH503_PHY_CFG0_CFR_STORE_WE_I_OFFSET   8
#define HH503_PHY_CFG0_CFR_STORE_WE_I_MASK 0x100
#define HH503_PHY_CFG0_CFR_PK_CNT_RST_I_LEN    1
#define HH503_PHY_CFG0_CFR_PK_CNT_RST_I_OFFSET 0
#define HH503_PHY_CFG0_CFR_PK_CNT_RST_I_MASK 0x1
#define HH503_PHY_CFG1_CFR_STORE_RADDR_I_LEN   5
#define HH503_PHY_CFG1_CFR_STORE_RADDR_I_OFFSET    24
#define HH503_PHY_CFG1_CFR_STORE_RADDR_I_MASK 0x1F000000
#define HH503_PHY_CFG1_CFR_STORE_RD_I_LEN  1
#define HH503_PHY_CFG1_CFR_STORE_RD_I_OFFSET   20
#define HH503_PHY_CFG1_CFR_STORE_RD_I_MASK 0x100000
#define HH503_PHY_CFG1_CFR_STORE_WADDR_I_LEN   5
#define HH503_PHY_CFG1_CFR_STORE_WADDR_I_OFFSET    12
#define HH503_PHY_CFG1_CFR_STORE_WADDR_I_MASK 0x1F000
#define HH503_PHY_CFG1_CFR_STORE_WE_I_LEN  1
#define HH503_PHY_CFG1_CFR_STORE_WE_I_OFFSET   8
#define HH503_PHY_CFG1_CFR_STORE_WE_I_MASK 0x100
#define HH503_PHY_CFG1_CFR_PK_CNT_RST_I_LEN    1
#define HH503_PHY_CFG1_CFR_PK_CNT_RST_I_OFFSET 0
#define HH503_PHY_CFG1_CFR_PK_CNT_RST_I_MASK 0x1
#define HH503_PHY_CFG0_CFR_STORE_WDATA_I_LEN   22
#define HH503_PHY_CFG0_CFR_STORE_WDATA_I_OFFSET    0
#define HH503_PHY_CFG0_CFR_STORE_WDATA_I_MASK 0x3FFFFF
#define HH503_PHY_CFG1_CFR_STORE_WDATA_I_LEN   22
#define HH503_PHY_CFG1_CFR_STORE_WDATA_I_OFFSET    0
#define HH503_PHY_CFG1_CFR_STORE_WDATA_I_MASK 0x3FFFFF
#define HH503_PHY_CFG0_AFIR_CONV_TIME_I_LEN    21
#define HH503_PHY_CFG0_AFIR_CONV_TIME_I_OFFSET 8
#define HH503_PHY_CFG0_AFIR_CONV_TIME_I_MASK 0x1FFFFF00
#define HH503_PHY_CFG0_AFIR_LMS_STEP_I_LEN 4
#define HH503_PHY_CFG0_AFIR_LMS_STEP_I_OFFSET  4
#define HH503_PHY_CFG0_AFIR_LMS_STEP_I_MASK 0xF0
#define HH503_PHY_CFG0_AFIR_LMS_RESTART_I_LEN  1
#define HH503_PHY_CFG0_AFIR_LMS_RESTART_I_OFFSET   2
#define HH503_PHY_CFG0_AFIR_LMS_RESTART_I_MASK 0x4
#define HH503_PHY_CFG0_AFIR_UPDATE_DISABLE_I_LEN   1
#define HH503_PHY_CFG0_AFIR_UPDATE_DISABLE_I_OFFSET    1
#define HH503_PHY_CFG0_AFIR_UPDATE_DISABLE_I_MASK 0x2
#define HH503_PHY_CFG0_AFIR_EN_I_LEN   1
#define HH503_PHY_CFG0_AFIR_EN_I_OFFSET    0
#define HH503_PHY_CFG0_AFIR_EN_I_MASK 0x1
#define HH503_PHY_CFG1_AFIR_CONV_TIME_I_LEN    21
#define HH503_PHY_CFG1_AFIR_CONV_TIME_I_OFFSET 8
#define HH503_PHY_CFG1_AFIR_CONV_TIME_I_MASK 0x1FFFFF00
#define HH503_PHY_CFG1_AFIR_LMS_STEP_I_LEN 4
#define HH503_PHY_CFG1_AFIR_LMS_STEP_I_OFFSET  4
#define HH503_PHY_CFG1_AFIR_LMS_STEP_I_MASK 0xF0
#define HH503_PHY_CFG1_AFIR_LMS_RESTART_I_LEN  1
#define HH503_PHY_CFG1_AFIR_LMS_RESTART_I_OFFSET   2
#define HH503_PHY_CFG1_AFIR_LMS_RESTART_I_MASK 0x4
#define HH503_PHY_CFG1_AFIR_UPDATE_DISABLE_I_LEN   1
#define HH503_PHY_CFG1_AFIR_UPDATE_DISABLE_I_OFFSET    1
#define HH503_PHY_CFG1_AFIR_UPDATE_DISABLE_I_MASK 0x2
#define HH503_PHY_CFG1_AFIR_EN_I_LEN   1
#define HH503_PHY_CFG1_AFIR_EN_I_OFFSET    0
#define HH503_PHY_CFG1_AFIR_EN_I_MASK 0x1
#define HH503_PHY_CFG0_LUT_LEAKAGE_MUX_I_LEN   3
#define HH503_PHY_CFG0_LUT_LEAKAGE_MUX_I_OFFSET    4
#define HH503_PHY_CFG0_LUT_LEAKAGE_MUX_I_MASK 0x70
#define HH503_PHY_CFG0_LUT_LEAKAGE_EN_I_LEN    1
#define HH503_PHY_CFG0_LUT_LEAKAGE_EN_I_OFFSET 0
#define HH503_PHY_CFG0_LUT_LEAKAGE_EN_I_MASK 0x1
#define HH503_PHY_CFG1_LUT_LEAKAGE_MUX_I_LEN   3
#define HH503_PHY_CFG1_LUT_LEAKAGE_MUX_I_OFFSET    4
#define HH503_PHY_CFG1_LUT_LEAKAGE_MUX_I_MASK 0x70
#define HH503_PHY_CFG1_LUT_LEAKAGE_EN_I_LEN    1
#define HH503_PHY_CFG1_LUT_LEAKAGE_EN_I_OFFSET 0
#define HH503_PHY_CFG1_LUT_LEAKAGE_EN_I_MASK 0x1
#define HH503_PHY_CFG1_SW_FREQ_TPC_BW_I_LEN    12
#define HH503_PHY_CFG1_SW_FREQ_TPC_BW_I_OFFSET 17
#define HH503_PHY_CFG1_SW_FREQ_TPC_BW_I_MASK 0x1FFE0000
#define HH503_PHY_CFG1_SW_SEL_I_LEN    1
#define HH503_PHY_CFG1_SW_SEL_I_OFFSET 16
#define HH503_PHY_CFG1_SW_SEL_I_MASK 0x10000
#define HH503_PHY_CFG0_SW_FREQ_TPC_BW_I_LEN    12
#define HH503_PHY_CFG0_SW_FREQ_TPC_BW_I_OFFSET 1
#define HH503_PHY_CFG0_SW_FREQ_TPC_BW_I_MASK 0x1FFE
#define HH503_PHY_CFG0_SW_SEL_I_LEN    1
#define HH503_PHY_CFG0_SW_SEL_I_OFFSET 0
#define HH503_PHY_CFG0_SW_SEL_I_MASK 0x1
#define HH503_PHY_CFG0_EST_PERIOD_I_LEN    19
#define HH503_PHY_CFG0_EST_PERIOD_I_OFFSET 4
#define HH503_PHY_CFG0_EST_PERIOD_I_MASK 0x7FFFF0
#define HH503_PHY_CFG0_GAIN_CTRL_EN_I_LEN  1
#define HH503_PHY_CFG0_GAIN_CTRL_EN_I_OFFSET   0
#define HH503_PHY_CFG0_GAIN_CTRL_EN_I_MASK 0x1
#define HH503_PHY_CFG1_EST_PERIOD_I_LEN    19
#define HH503_PHY_CFG1_EST_PERIOD_I_OFFSET 4
#define HH503_PHY_CFG1_EST_PERIOD_I_MASK 0x7FFFF0
#define HH503_PHY_CFG1_GAIN_CTRL_EN_I_LEN  1
#define HH503_PHY_CFG1_GAIN_CTRL_EN_I_OFFSET   0
#define HH503_PHY_CFG1_GAIN_CTRL_EN_I_MASK 0x1
#define HH503_PHY_CFG0_DPD_GRAD_SHIFT_I_LEN    4
#define HH503_PHY_CFG0_DPD_GRAD_SHIFT_I_OFFSET 28
#define HH503_PHY_CFG0_DPD_GRAD_SHIFT_I_MASK 0xF0000000
#define HH503_PHY_CFG0_DPD_MULT_VALUE_I_LEN    7
#define HH503_PHY_CFG0_DPD_MULT_VALUE_I_OFFSET 20
#define HH503_PHY_CFG0_DPD_MULT_VALUE_I_MASK 0x7F00000
#define HH503_PHY_CFG0_DPD_ATTN_LOG2_I_LEN 2
#define HH503_PHY_CFG0_DPD_ATTN_LOG2_I_OFFSET  16
#define HH503_PHY_CFG0_DPD_ATTN_LOG2_I_MASK 0x30000
#define HH503_PHY_CFG0_DPD_EN_I_LEN    1
#define HH503_PHY_CFG0_DPD_EN_I_OFFSET 0
#define HH503_PHY_CFG0_DPD_EN_I_MASK 0x1
#define HH503_PHY_CFG1_DPD_GRAD_SHIFT_I_LEN    4
#define HH503_PHY_CFG1_DPD_GRAD_SHIFT_I_OFFSET 28
#define HH503_PHY_CFG1_DPD_GRAD_SHIFT_I_MASK 0xF0000000
#define HH503_PHY_CFG1_DPD_MULT_VALUE_I_LEN    7
#define HH503_PHY_CFG1_DPD_MULT_VALUE_I_OFFSET 20
#define HH503_PHY_CFG1_DPD_MULT_VALUE_I_MASK 0x7F00000
#define HH503_PHY_CFG1_DPD_ATTN_LOG2_I_LEN 2
#define HH503_PHY_CFG1_DPD_ATTN_LOG2_I_OFFSET  16
#define HH503_PHY_CFG1_DPD_ATTN_LOG2_I_MASK 0x30000
#define HH503_PHY_CFG1_DPD_EN_I_LEN    1
#define HH503_PHY_CFG1_DPD_EN_I_OFFSET 0
#define HH503_PHY_CFG1_DPD_EN_I_MASK 0x1
#define HH503_PHY_CFG1_DPD_PD_SHIFT_I_LEN  4
#define HH503_PHY_CFG1_DPD_PD_SHIFT_I_OFFSET   12
#define HH503_PHY_CFG1_DPD_PD_SHIFT_I_MASK 0xF000
#define HH503_PHY_CFG0_DPD_PD_SHIFT_I_LEN  4
#define HH503_PHY_CFG0_DPD_PD_SHIFT_I_OFFSET   8
#define HH503_PHY_CFG0_DPD_PD_SHIFT_I_MASK 0xF00
#define HH503_PHY_CFG1_DPD_CORE_EN_I_LEN   1
#define HH503_PHY_CFG1_DPD_CORE_EN_I_OFFSET    4
#define HH503_PHY_CFG1_DPD_CORE_EN_I_MASK 0x10
#define HH503_PHY_CFG0_DPD_CORE_EN_I_LEN   1
#define HH503_PHY_CFG0_DPD_CORE_EN_I_OFFSET    0
#define HH503_PHY_CFG0_DPD_CORE_EN_I_MASK 0x1
#define HH503_PHY_CFG0_DPD_RSV_I_LEN   32
#define HH503_PHY_CFG0_DPD_RSV_I_OFFSET    0
#define HH503_PHY_CFG0_DPD_RSV_I_MASK 0xFFFFFFFF
#define HH503_PHY_CFG1_DPD_RSV_I_LEN   32
#define HH503_PHY_CFG1_DPD_RSV_I_OFFSET    0
#define HH503_PHY_CFG1_DPD_RSV_I_MASK 0xFFFFFFFF
#define HH503_PHY_CFG0_OFFCALI_FREQ_TPC_BW_I_LEN   12
#define HH503_PHY_CFG0_OFFCALI_FREQ_TPC_BW_I_OFFSET    4
#define HH503_PHY_CFG0_OFFCALI_FREQ_TPC_BW_I_MASK 0xFFF0
#define HH503_PHY_CFG0_LUT_UPDATE_DISABLE_I_LEN    1
#define HH503_PHY_CFG0_LUT_UPDATE_DISABLE_I_OFFSET 0
#define HH503_PHY_CFG0_LUT_UPDATE_DISABLE_I_MASK 0x1
#define HH503_PHY_CFG1_OFFCALI_FREQ_TPC_BW_I_LEN   12
#define HH503_PHY_CFG1_OFFCALI_FREQ_TPC_BW_I_OFFSET    4
#define HH503_PHY_CFG1_OFFCALI_FREQ_TPC_BW_I_MASK 0xFFF0
#define HH503_PHY_CFG1_LUT_UPDATE_DISABLE_I_LEN    1
#define HH503_PHY_CFG1_LUT_UPDATE_DISABLE_I_OFFSET 0
#define HH503_PHY_CFG1_LUT_UPDATE_DISABLE_I_MASK 0x1
#define HH503_PHY_CFG0_LUT_ODD_WADDR_I_LEN 5
#define HH503_PHY_CFG0_LUT_ODD_WADDR_I_OFFSET  15
#define HH503_PHY_CFG0_LUT_ODD_WADDR_I_MASK 0xF8000
#define HH503_PHY_CFG0_LUT_ODD_WE_I_LEN    1
#define HH503_PHY_CFG0_LUT_ODD_WE_I_OFFSET 12
#define HH503_PHY_CFG0_LUT_ODD_WE_I_MASK 0x1000
#define HH503_PHY_CFG0_LUT_EVEN_WADDR_I_LEN    5
#define HH503_PHY_CFG0_LUT_EVEN_WADDR_I_OFFSET 4
#define HH503_PHY_CFG0_LUT_EVEN_WADDR_I_MASK 0x1F0
#define HH503_PHY_CFG0_LUT_EVEN_WE_I_LEN   1
#define HH503_PHY_CFG0_LUT_EVEN_WE_I_OFFSET    0
#define HH503_PHY_CFG0_LUT_EVEN_WE_I_MASK 0x1
#define HH503_PHY_CFG1_LUT_ODD_WADDR_I_LEN 5
#define HH503_PHY_CFG1_LUT_ODD_WADDR_I_OFFSET  15
#define HH503_PHY_CFG1_LUT_ODD_WADDR_I_MASK 0xF8000
#define HH503_PHY_CFG1_LUT_ODD_WE_I_LEN    1
#define HH503_PHY_CFG1_LUT_ODD_WE_I_OFFSET 12
#define HH503_PHY_CFG1_LUT_ODD_WE_I_MASK 0x1000
#define HH503_PHY_CFG1_LUT_EVEN_WADDR_I_LEN    5
#define HH503_PHY_CFG1_LUT_EVEN_WADDR_I_OFFSET 4
#define HH503_PHY_CFG1_LUT_EVEN_WADDR_I_MASK 0x1F0
#define HH503_PHY_CFG1_LUT_EVEN_WE_I_LEN   1
#define HH503_PHY_CFG1_LUT_EVEN_WE_I_OFFSET    0
#define HH503_PHY_CFG1_LUT_EVEN_WE_I_MASK 0x1
#define HH503_PHY_CFG0_LUT_EVEN_WDATA_I_LEN    32
#define HH503_PHY_CFG0_LUT_EVEN_WDATA_I_OFFSET 0
#define HH503_PHY_CFG0_LUT_EVEN_WDATA_I_MASK 0xFFFFFFFF
#define HH503_PHY_CFG1_LUT_EVEN_WDATA_I_LEN    32
#define HH503_PHY_CFG1_LUT_EVEN_WDATA_I_OFFSET 0
#define HH503_PHY_CFG1_LUT_EVEN_WDATA_I_MASK 0xFFFFFFFF
#define HH503_PHY_CFG0_LUT_ODD_WDATA_I_LEN 32
#define HH503_PHY_CFG0_LUT_ODD_WDATA_I_OFFSET  0
#define HH503_PHY_CFG0_LUT_ODD_WDATA_I_MASK 0xFFFFFFFF
#define HH503_PHY_CFG1_LUT_ODD_WDATA_I_LEN 32
#define HH503_PHY_CFG1_LUT_ODD_WDATA_I_OFFSET  0
#define HH503_PHY_CFG1_LUT_ODD_WDATA_I_MASK 0xFFFFFFFF
#define HH503_PHY_CFG0_LUT_ODD_RADDR_I_LEN 5
#define HH503_PHY_CFG0_LUT_ODD_RADDR_I_OFFSET  16
#define HH503_PHY_CFG0_LUT_ODD_RADDR_I_MASK 0x1F0000
#define HH503_PHY_CFG0_LUT_ODD_RD_I_LEN    1
#define HH503_PHY_CFG0_LUT_ODD_RD_I_OFFSET 12
#define HH503_PHY_CFG0_LUT_ODD_RD_I_MASK 0x1000
#define HH503_PHY_CFG0_LUT_EVEN_RADDR_I_LEN    5
#define HH503_PHY_CFG0_LUT_EVEN_RADDR_I_OFFSET 4
#define HH503_PHY_CFG0_LUT_EVEN_RADDR_I_MASK 0x1F0
#define HH503_PHY_CFG0_LUT_EVEN_RD_I_LEN   1
#define HH503_PHY_CFG0_LUT_EVEN_RD_I_OFFSET    0
#define HH503_PHY_CFG0_LUT_EVEN_RD_I_MASK 0x1
#define HH503_PHY_CFG1_LUT_ODD_RADDR_I_LEN 5
#define HH503_PHY_CFG1_LUT_ODD_RADDR_I_OFFSET  16
#define HH503_PHY_CFG1_LUT_ODD_RADDR_I_MASK 0x1F0000
#define HH503_PHY_CFG1_LUT_ODD_RD_I_LEN    1
#define HH503_PHY_CFG1_LUT_ODD_RD_I_OFFSET 12
#define HH503_PHY_CFG1_LUT_ODD_RD_I_MASK 0x1000
#define HH503_PHY_CFG1_LUT_EVEN_RADDR_I_LEN    5
#define HH503_PHY_CFG1_LUT_EVEN_RADDR_I_OFFSET 4
#define HH503_PHY_CFG1_LUT_EVEN_RADDR_I_MASK 0x1F0
#define HH503_PHY_CFG1_LUT_EVEN_RD_I_LEN   1
#define HH503_PHY_CFG1_LUT_EVEN_RD_I_OFFSET    0
#define HH503_PHY_CFG1_LUT_EVEN_RD_I_MASK 0x1
#define HH503_PHY_CFG0_FB_ERROR_SHIFT_I_LEN    4
#define HH503_PHY_CFG0_FB_ERROR_SHIFT_I_OFFSET 12
#define HH503_PHY_CFG0_FB_ERROR_SHIFT_I_MASK 0xF000
#define HH503_PHY_CFG0_FB_ATTN_LOG2_I_LEN  2
#define HH503_PHY_CFG0_FB_ATTN_LOG2_I_OFFSET   8
#define HH503_PHY_CFG0_FB_ATTN_LOG2_I_MASK 0x300
#define HH503_PHY_CFG0_FB_MULT_VALUE_I_LEN 7
#define HH503_PHY_CFG0_FB_MULT_VALUE_I_OFFSET  0
#define HH503_PHY_CFG0_FB_MULT_VALUE_I_MASK 0x7F
#define HH503_PHY_CFG1_FB_ERROR_SHIFT_I_LEN    4
#define HH503_PHY_CFG1_FB_ERROR_SHIFT_I_OFFSET 12
#define HH503_PHY_CFG1_FB_ERROR_SHIFT_I_MASK 0xF000
#define HH503_PHY_CFG1_FB_ATTN_LOG2_I_LEN  2
#define HH503_PHY_CFG1_FB_ATTN_LOG2_I_OFFSET   8
#define HH503_PHY_CFG1_FB_ATTN_LOG2_I_MASK 0x300
#define HH503_PHY_CFG1_FB_MULT_VALUE_I_LEN 7
#define HH503_PHY_CFG1_FB_MULT_VALUE_I_OFFSET  0
#define HH503_PHY_CFG1_FB_MULT_VALUE_I_MASK 0x7F
#define HH503_PHY_CFG0_FB_SWAP_RE_IM_TX_I_LEN  1
#define HH503_PHY_CFG0_FB_SWAP_RE_IM_TX_I_OFFSET   20
#define HH503_PHY_CFG0_FB_SWAP_RE_IM_TX_I_MASK 0x100000
#define HH503_PHY_CFG0_FB_INV_IM_TX_I_LEN  1
#define HH503_PHY_CFG0_FB_INV_IM_TX_I_OFFSET   16
#define HH503_PHY_CFG0_FB_INV_IM_TX_I_MASK 0x10000
#define HH503_PHY_CFG0_FB_INV_RE_TX_I_LEN  1
#define HH503_PHY_CFG0_FB_INV_RE_TX_I_OFFSET   12
#define HH503_PHY_CFG0_FB_INV_RE_TX_I_MASK 0x1000
#define HH503_PHY_CFG0_FB_SWAP_RE_IM_RX_I_LEN  1
#define HH503_PHY_CFG0_FB_SWAP_RE_IM_RX_I_OFFSET   8
#define HH503_PHY_CFG0_FB_SWAP_RE_IM_RX_I_MASK 0x100
#define HH503_PHY_CFG0_FB_INV_IM_RX_I_LEN  1
#define HH503_PHY_CFG0_FB_INV_IM_RX_I_OFFSET   4
#define HH503_PHY_CFG0_FB_INV_IM_RX_I_MASK 0x10
#define HH503_PHY_CFG0_FB_INV_RE_RX_I_LEN  1
#define HH503_PHY_CFG0_FB_INV_RE_RX_I_OFFSET   0
#define HH503_PHY_CFG0_FB_INV_RE_RX_I_MASK 0x1
#define HH503_PHY_CFG1_FB_SWAP_RE_IM_TX_I_LEN  1
#define HH503_PHY_CFG1_FB_SWAP_RE_IM_TX_I_OFFSET   20
#define HH503_PHY_CFG1_FB_SWAP_RE_IM_TX_I_MASK 0x100000
#define HH503_PHY_CFG1_FB_INV_IM_TX_I_LEN  1
#define HH503_PHY_CFG1_FB_INV_IM_TX_I_OFFSET   16
#define HH503_PHY_CFG1_FB_INV_IM_TX_I_MASK 0x10000
#define HH503_PHY_CFG1_FB_INV_RE_TX_I_LEN  1
#define HH503_PHY_CFG1_FB_INV_RE_TX_I_OFFSET   12
#define HH503_PHY_CFG1_FB_INV_RE_TX_I_MASK 0x1000
#define HH503_PHY_CFG1_FB_SWAP_RE_IM_RX_I_LEN  1
#define HH503_PHY_CFG1_FB_SWAP_RE_IM_RX_I_OFFSET   8
#define HH503_PHY_CFG1_FB_SWAP_RE_IM_RX_I_MASK 0x100
#define HH503_PHY_CFG1_FB_INV_IM_RX_I_LEN  1
#define HH503_PHY_CFG1_FB_INV_IM_RX_I_OFFSET   4
#define HH503_PHY_CFG1_FB_INV_IM_RX_I_MASK 0x10
#define HH503_PHY_CFG1_FB_INV_RE_RX_I_LEN  1
#define HH503_PHY_CFG1_FB_INV_RE_RX_I_OFFSET   0
#define HH503_PHY_CFG1_FB_INV_RE_RX_I_MASK 0x1
#define HH503_PHY_CFG0_FB_TX_DELAY_I_LEN   9
#define HH503_PHY_CFG0_FB_TX_DELAY_I_OFFSET    0
#define HH503_PHY_CFG0_FB_TX_DELAY_I_MASK 0x1FF
#define HH503_PHY_CFG1_FB_TX_DELAY_I_LEN   9
#define HH503_PHY_CFG1_FB_TX_DELAY_I_OFFSET    0
#define HH503_PHY_CFG1_FB_TX_DELAY_I_MASK 0x1FF
#define HH503_PHY_CFG0_FB_GAIN_STEP_1_TIME_I_LEN   16
#define HH503_PHY_CFG0_FB_GAIN_STEP_1_TIME_I_OFFSET    16
#define HH503_PHY_CFG0_FB_GAIN_STEP_1_TIME_I_MASK 0xFFFF0000
#define HH503_PHY_CFG0_FB_GAIN_LMS_STEP_1_I_LEN    4
#define HH503_PHY_CFG0_FB_GAIN_LMS_STEP_1_I_OFFSET 12
#define HH503_PHY_CFG0_FB_GAIN_LMS_STEP_1_I_MASK 0xF000
#define HH503_PHY_CFG0_FB_GAIN_LMS_STEP_0_I_LEN    4
#define HH503_PHY_CFG0_FB_GAIN_LMS_STEP_0_I_OFFSET 8
#define HH503_PHY_CFG0_FB_GAIN_LMS_STEP_0_I_MASK 0xF00
#define HH503_PHY_CFG0_FB_GAIN_RESTART_CONFIG_I_LEN    2
#define HH503_PHY_CFG0_FB_GAIN_RESTART_CONFIG_I_OFFSET 6
#define HH503_PHY_CFG0_FB_GAIN_RESTART_CONFIG_I_MASK 0xC0
#define HH503_PHY_CFG0_FB_GAIN_AVG_MODE_I_LEN  2
#define HH503_PHY_CFG0_FB_GAIN_AVG_MODE_I_OFFSET   4
#define HH503_PHY_CFG0_FB_GAIN_AVG_MODE_I_MASK 0x30
#define HH503_PHY_CFG0_FB_GAIN_LMS_RESTART_I_LEN   1
#define HH503_PHY_CFG0_FB_GAIN_LMS_RESTART_I_OFFSET    0
#define HH503_PHY_CFG0_FB_GAIN_LMS_RESTART_I_MASK 0x1
#define HH503_PHY_CFG1_FB_GAIN_STEP_1_TIME_I_LEN   16
#define HH503_PHY_CFG1_FB_GAIN_STEP_1_TIME_I_OFFSET    16
#define HH503_PHY_CFG1_FB_GAIN_STEP_1_TIME_I_MASK 0xFFFF0000
#define HH503_PHY_CFG1_FB_GAIN_LMS_STEP_1_I_LEN    4
#define HH503_PHY_CFG1_FB_GAIN_LMS_STEP_1_I_OFFSET 12
#define HH503_PHY_CFG1_FB_GAIN_LMS_STEP_1_I_MASK 0xF000
#define HH503_PHY_CFG1_FB_GAIN_LMS_STEP_0_I_LEN    4
#define HH503_PHY_CFG1_FB_GAIN_LMS_STEP_0_I_OFFSET 8
#define HH503_PHY_CFG1_FB_GAIN_LMS_STEP_0_I_MASK 0xF00
#define HH503_PHY_CFG1_FB_GAIN_RESTART_CONFIG_I_LEN    2
#define HH503_PHY_CFG1_FB_GAIN_RESTART_CONFIG_I_OFFSET 6
#define HH503_PHY_CFG1_FB_GAIN_RESTART_CONFIG_I_MASK 0xC0
#define HH503_PHY_CFG1_FB_GAIN_AVG_MODE_I_LEN  2
#define HH503_PHY_CFG1_FB_GAIN_AVG_MODE_I_OFFSET   4
#define HH503_PHY_CFG1_FB_GAIN_AVG_MODE_I_MASK 0x30
#define HH503_PHY_CFG1_FB_GAIN_LMS_RESTART_I_LEN   1
#define HH503_PHY_CFG1_FB_GAIN_LMS_RESTART_I_OFFSET    0
#define HH503_PHY_CFG1_FB_GAIN_LMS_RESTART_I_MASK 0x1
#define HH503_PHY_CFG0_FB_GAIN_CONV_TIME_I_LEN 16
#define HH503_PHY_CFG0_FB_GAIN_CONV_TIME_I_OFFSET  0
#define HH503_PHY_CFG0_FB_GAIN_CONV_TIME_I_MASK 0xFFFF
#define HH503_PHY_CFG1_FB_GAIN_CONV_TIME_I_LEN 16
#define HH503_PHY_CFG1_FB_GAIN_CONV_TIME_I_OFFSET  0
#define HH503_PHY_CFG1_FB_GAIN_CONV_TIME_I_MASK 0xFFFF
#define HH503_PHY_CFG0_FB_CORR_ADDR_OFFSET_I_LEN   9
#define HH503_PHY_CFG0_FB_CORR_ADDR_OFFSET_I_OFFSET    8
#define HH503_PHY_CFG0_FB_CORR_ADDR_OFFSET_I_MASK 0x1FF00
#define HH503_PHY_CFG0_FB_CORR_OFFSET_EN_I_LEN 1
#define HH503_PHY_CFG0_FB_CORR_OFFSET_EN_I_OFFSET  4
#define HH503_PHY_CFG0_FB_CORR_OFFSET_EN_I_MASK 0x10
#define HH503_PHY_CFG0_FB_USE_CORR_RAM_I_LEN   1
#define HH503_PHY_CFG0_FB_USE_CORR_RAM_I_OFFSET    0
#define HH503_PHY_CFG0_FB_USE_CORR_RAM_I_MASK 0x1
#define HH503_PHY_CFG1_FB_CORR_ADDR_OFFSET_I_LEN   9
#define HH503_PHY_CFG1_FB_CORR_ADDR_OFFSET_I_OFFSET    8
#define HH503_PHY_CFG1_FB_CORR_ADDR_OFFSET_I_MASK 0x1FF00
#define HH503_PHY_CFG1_FB_CORR_OFFSET_EN_I_LEN 1
#define HH503_PHY_CFG1_FB_CORR_OFFSET_EN_I_OFFSET  4
#define HH503_PHY_CFG1_FB_CORR_OFFSET_EN_I_MASK 0x10
#define HH503_PHY_CFG_FB_CORR_RAM_WDATA_IM_I_LEN   13
#define HH503_PHY_CFG_FB_CORR_RAM_WDATA_IM_I_OFFSET    16
#define HH503_PHY_CFG_FB_CORR_RAM_WDATA_IM_I_MASK 0x1FFF0000
#define HH503_PHY_CFG_FB_CORR_RAM_WDATA_RE_I_LEN   13
#define HH503_PHY_CFG_FB_CORR_RAM_WDATA_RE_I_OFFSET    0
#define HH503_PHY_CFG_FB_CORR_RAM_WDATA_RE_I_MASK 0x1FFF
#define HH503_PHY_CFG_FB_CORR_RAM_WE_I_LEN 1
#define HH503_PHY_CFG_FB_CORR_RAM_WE_I_OFFSET  13
#define HH503_PHY_CFG_FB_CORR_RAM_WE_I_MASK 0x2000
#define HH503_PHY_CFG_FORCE_DPD_LUT_UPDATE_ENABLE_CH1_LEN  1
#define HH503_PHY_CFG_FORCE_DPD_LUT_UPDATE_ENABLE_CH1_OFFSET   12
#define HH503_PHY_CFG_FORCE_DPD_LUT_UPDATE_ENABLE_CH1_MASK 0x1000
#define HH503_PHY_CFG_FORCE_DPD_ENABLE_CH1_LEN 1
#define HH503_PHY_CFG_FORCE_DPD_ENABLE_CH1_OFFSET  11
#define HH503_PHY_CFG_FORCE_DPD_ENABLE_CH1_MASK 0x800
#define HH503_PHY_CFG_FORCE_DPD_LUT_UPDATE_ENABLE_CH0_LEN  1
#define HH503_PHY_CFG_FORCE_DPD_LUT_UPDATE_ENABLE_CH0_OFFSET   10
#define HH503_PHY_CFG_FORCE_DPD_LUT_UPDATE_ENABLE_CH0_MASK 0x400
#define HH503_PHY_CFG_FORCE_DPD_ENABLE_CH0_LEN 1
#define HH503_PHY_CFG_FORCE_DPD_ENABLE_CH0_OFFSET  9
#define HH503_PHY_CFG_FORCE_DPD_ENABLE_CH0_MASK 0x200
#define HH503_PHY_CFG_FB_CORR_RAM_WADDR_I_LEN  9
#define HH503_PHY_CFG_FB_CORR_RAM_WADDR_I_OFFSET   0
#define HH503_PHY_CFG_FB_CORR_RAM_WADDR_I_MASK 0x1FF
#define HH503_PHY_CFG0_FB_CORR_STEP_I_LEN  3
#define HH503_PHY_CFG0_FB_CORR_STEP_I_OFFSET   28
#define HH503_PHY_CFG0_FB_CORR_STEP_I_MASK 0x70000000
#define HH503_PHY_CFG0_FB_CORR_DEPTH_I_LEN 8
#define HH503_PHY_CFG0_FB_CORR_DEPTH_I_OFFSET  20
#define HH503_PHY_CFG0_FB_CORR_DEPTH_I_MASK 0xFF00000
#define HH503_PHY_CFG0_FB_CORR_DLY_END_I_LEN   8
#define HH503_PHY_CFG0_FB_CORR_DLY_END_I_OFFSET    12
#define HH503_PHY_CFG0_FB_CORR_DLY_END_I_MASK 0xFF000
#define HH503_PHY_CFG0_FB_CORR_DLY_BEG_I_LEN   8
#define HH503_PHY_CFG0_FB_CORR_DLY_BEG_I_OFFSET    4
#define HH503_PHY_CFG0_FB_CORR_DLY_BEG_I_MASK 0xFF0
#define HH503_PHY_CFG0_FB_CORR_CALC_RESTART_I_LEN  1
#define HH503_PHY_CFG0_FB_CORR_CALC_RESTART_I_OFFSET   0
#define HH503_PHY_CFG0_FB_CORR_CALC_RESTART_I_MASK 0x1
#define HH503_PHY_CFG1_FB_CORR_STEP_I_LEN  3
#define HH503_PHY_CFG1_FB_CORR_STEP_I_OFFSET   28
#define HH503_PHY_CFG1_FB_CORR_STEP_I_MASK 0x70000000
#define HH503_PHY_CFG1_FB_CORR_DEPTH_I_LEN 8
#define HH503_PHY_CFG1_FB_CORR_DEPTH_I_OFFSET  20
#define HH503_PHY_CFG1_FB_CORR_DEPTH_I_MASK 0xFF00000
#define HH503_PHY_CFG1_FB_CORR_DLY_END_I_LEN   8
#define HH503_PHY_CFG1_FB_CORR_DLY_END_I_OFFSET    12
#define HH503_PHY_CFG1_FB_CORR_DLY_END_I_MASK 0xFF000
#define HH503_PHY_CFG1_FB_CORR_DLY_BEG_I_LEN   8
#define HH503_PHY_CFG1_FB_CORR_DLY_BEG_I_OFFSET    4
#define HH503_PHY_CFG1_FB_CORR_DLY_BEG_I_MASK 0xFF0
#define HH503_PHY_CFG1_FB_CORR_CALC_RESTART_I_LEN  1
#define HH503_PHY_CFG1_FB_CORR_CALC_RESTART_I_OFFSET   0
#define HH503_PHY_CFG1_FB_CORR_CALC_RESTART_I_MASK 0x1
#define HH503_PHY_CFG0_FB_USER_GAIN_RE_I_LEN   12
#define HH503_PHY_CFG0_FB_USER_GAIN_RE_I_OFFSET    16
#define HH503_PHY_CFG0_FB_USER_GAIN_RE_I_MASK 0xFFF0000
#define HH503_PHY_CFG0_FB_USER_GAIN_IM_I_LEN   12
#define HH503_PHY_CFG0_FB_USER_GAIN_IM_I_OFFSET    0
#define HH503_PHY_CFG0_FB_USER_GAIN_IM_I_MASK 0xFFF
#define HH503_PHY_CFG1_FB_USER_GAIN_RE_I_LEN   12
#define HH503_PHY_CFG1_FB_USER_GAIN_RE_I_OFFSET    16
#define HH503_PHY_CFG1_FB_USER_GAIN_RE_I_MASK 0xFFF0000
#define HH503_PHY_CFG1_FB_USER_GAIN_IM_I_LEN   12
#define HH503_PHY_CFG1_FB_USER_GAIN_IM_I_OFFSET    0
#define HH503_PHY_CFG1_FB_USER_GAIN_IM_I_MASK 0xFFF
#define HH503_PHY_CFG0_FB_PHASE_CORR_MODE_I_LEN    1
#define HH503_PHY_CFG0_FB_PHASE_CORR_MODE_I_OFFSET 24
#define HH503_PHY_CFG0_FB_PHASE_CORR_MODE_I_MASK 0x1000000
#define HH503_PHY_CFG0_FB_PHASE_CORR_EN_I_LEN  1
#define HH503_PHY_CFG0_FB_PHASE_CORR_EN_I_OFFSET   20
#define HH503_PHY_CFG0_FB_PHASE_CORR_EN_I_MASK 0x100000
#define HH503_PHY_CFG0_FB_DELAY_CORR_START_I_LEN   16
#define HH503_PHY_CFG0_FB_DELAY_CORR_START_I_OFFSET    4
#define HH503_PHY_CFG0_FB_DELAY_CORR_START_I_MASK 0xFFFF0
#define HH503_PHY_CFG0_FB_DELAY_CORR_EN_I_LEN  1
#define HH503_PHY_CFG0_FB_DELAY_CORR_EN_I_OFFSET   0
#define HH503_PHY_CFG0_FB_DELAY_CORR_EN_I_MASK 0x1
#define HH503_PHY_CFG1_FB_PHASE_CORR_MODE_I_LEN    1
#define HH503_PHY_CFG1_FB_PHASE_CORR_MODE_I_OFFSET 24
#define HH503_PHY_CFG1_FB_PHASE_CORR_MODE_I_MASK 0x1000000
#define HH503_PHY_CFG1_FB_PHASE_CORR_EN_I_LEN  1
#define HH503_PHY_CFG1_FB_PHASE_CORR_EN_I_OFFSET   20
#define HH503_PHY_CFG1_FB_PHASE_CORR_EN_I_MASK 0x100000
#define HH503_PHY_CFG1_FB_DELAY_CORR_START_I_LEN   16
#define HH503_PHY_CFG1_FB_DELAY_CORR_START_I_OFFSET    4
#define HH503_PHY_CFG1_FB_DELAY_CORR_START_I_MASK 0xFFFF0
#define HH503_PHY_CFG1_FB_DELAY_CORR_EN_I_LEN  1
#define HH503_PHY_CFG1_FB_DELAY_CORR_EN_I_OFFSET   0
#define HH503_PHY_CFG1_FB_DELAY_CORR_EN_I_MASK 0x1
#define HH503_PHY_CFG0_FB_PHASE_CORR_LEN_I_LEN 13
#define HH503_PHY_CFG0_FB_PHASE_CORR_LEN_I_OFFSET  16
#define HH503_PHY_CFG0_FB_PHASE_CORR_LEN_I_MASK 0x1FFF0000
#define HH503_PHY_CFG0_FB_PHASE_CORR_START_I_LEN   13
#define HH503_PHY_CFG0_FB_PHASE_CORR_START_I_OFFSET    0
#define HH503_PHY_CFG0_FB_PHASE_CORR_START_I_MASK 0x1FFF
#define HH503_PHY_CFG1_FB_PHASE_CORR_LEN_I_LEN 13
#define HH503_PHY_CFG1_FB_PHASE_CORR_LEN_I_OFFSET  16
#define HH503_PHY_CFG1_FB_PHASE_CORR_LEN_I_MASK 0x1FFF0000
#define HH503_PHY_CFG1_FB_PHASE_CORR_START_I_LEN   13
#define HH503_PHY_CFG1_FB_PHASE_CORR_START_I_OFFSET    0
#define HH503_PHY_CFG1_FB_PHASE_CORR_START_I_MASK 0x1FFF
#define HH503_PHY_CFG1_NMSE_EN_I_LEN   1
#define HH503_PHY_CFG1_NMSE_EN_I_OFFSET    4
#define HH503_PHY_CFG1_NMSE_EN_I_MASK 0x10
#define HH503_PHY_CFG0_NMSE_EN_I_LEN   1
#define HH503_PHY_CFG0_NMSE_EN_I_OFFSET    0
#define HH503_PHY_CFG0_NMSE_EN_I_MASK 0x1
#define HH503_PHY_CFG_LNACODE_DPD_0LV_0CH_LEN  4
#define HH503_PHY_CFG_LNACODE_DPD_0LV_0CH_OFFSET   20
#define HH503_PHY_CFG_LNACODE_DPD_0LV_0CH_MASK 0xF00000
#define HH503_PHY_CFG_LNACODE_DPD_1LV_0CH_LEN  4
#define HH503_PHY_CFG_LNACODE_DPD_1LV_0CH_OFFSET   16
#define HH503_PHY_CFG_LNACODE_DPD_1LV_0CH_MASK 0xF0000
#define HH503_PHY_CFG_VGACODE_DPD_0LV_0CH_LEN  6
#define HH503_PHY_CFG_VGACODE_DPD_0LV_0CH_OFFSET   8
#define HH503_PHY_CFG_VGACODE_DPD_0LV_0CH_MASK 0x3F00
#define HH503_PHY_CFG_VGACODE_DPD_1LV_0CH_LEN  6
#define HH503_PHY_CFG_VGACODE_DPD_1LV_0CH_OFFSET   0
#define HH503_PHY_CFG_VGACODE_DPD_1LV_0CH_MASK 0x3F
#define HH503_PHY_CFG_LNACODE_DPD_0LV_1CH_LEN  4
#define HH503_PHY_CFG_LNACODE_DPD_0LV_1CH_OFFSET   20
#define HH503_PHY_CFG_LNACODE_DPD_0LV_1CH_MASK 0xF00000
#define HH503_PHY_CFG_LNACODE_DPD_1LV_1CH_LEN  4
#define HH503_PHY_CFG_LNACODE_DPD_1LV_1CH_OFFSET   16
#define HH503_PHY_CFG_LNACODE_DPD_1LV_1CH_MASK 0xF0000
#define HH503_PHY_CFG_VGACODE_DPD_0LV_1CH_LEN  6
#define HH503_PHY_CFG_VGACODE_DPD_0LV_1CH_OFFSET   8
#define HH503_PHY_CFG_VGACODE_DPD_0LV_1CH_MASK 0x3F00
#define HH503_PHY_CFG_VGACODE_DPD_1LV_1CH_LEN  6
#define HH503_PHY_CFG_VGACODE_DPD_1LV_1CH_OFFSET   0
#define HH503_PHY_CFG_VGACODE_DPD_1LV_1CH_MASK 0x3F
#define HH503_PHY_CFG_LNACODE_DPD_2LV_1CH_LEN  4
#define HH503_PHY_CFG_LNACODE_DPD_2LV_1CH_OFFSET   20
#define HH503_PHY_CFG_LNACODE_DPD_2LV_1CH_MASK 0xF00000
#define HH503_PHY_CFG_LNACODE_DPD_2LV_0CH_LEN  4
#define HH503_PHY_CFG_LNACODE_DPD_2LV_0CH_OFFSET   16
#define HH503_PHY_CFG_LNACODE_DPD_2LV_0CH_MASK 0xF0000
#define HH503_PHY_CFG_VGACODE_DPD_2LV_1CH_LEN  6
#define HH503_PHY_CFG_VGACODE_DPD_2LV_1CH_OFFSET   8
#define HH503_PHY_CFG_VGACODE_DPD_2LV_1CH_MASK 0x3F00
#define HH503_PHY_CFG_VGACODE_DPD_2LV_0CH_LEN  6
#define HH503_PHY_CFG_VGACODE_DPD_2LV_0CH_OFFSET   0
#define HH503_PHY_CFG_VGACODE_DPD_2LV_0CH_MASK 0x3F
#define HH503_PHY_CFG_FREQ_SHIFT_OPT_BPS_LEN   1
#define HH503_PHY_CFG_FREQ_SHIFT_OPT_BPS_OFFSET    16
#define HH503_PHY_CFG_FREQ_SHIFT_OPT_BPS_MASK 0x10000
#define HH503_PHY_CFG1_FREQ_SFT_ADJ_DELAY_LEN  5
#define HH503_PHY_CFG1_FREQ_SFT_ADJ_DELAY_OFFSET   8
#define HH503_PHY_CFG1_FREQ_SFT_ADJ_DELAY_MASK 0x1F00
#define HH503_PHY_CFG0_FREQ_SFT_ADJ_DELAY_LEN  5
#define HH503_PHY_CFG0_FREQ_SFT_ADJ_DELAY_OFFSET   0
#define HH503_PHY_CFG0_FREQ_SFT_ADJ_DELAY_MASK 0x1F
#define	HH503_PHY_ECO_WLPHY_057_LEN	32
#define	HH503_PHY_ECO_WLPHY_057_OFFSET	0
#define HH503_PHY_ECO_WLPHY_057_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_058_LEN	32
#define	HH503_PHY_ECO_WLPHY_058_OFFSET	0
#define HH503_PHY_ECO_WLPHY_058_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_059_LEN	32
#define	HH503_PHY_ECO_WLPHY_059_OFFSET	0
#define HH503_PHY_ECO_WLPHY_059_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_060_LEN	32
#define	HH503_PHY_ECO_WLPHY_060_OFFSET	0
#define HH503_PHY_ECO_WLPHY_060_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_061_LEN	32
#define	HH503_PHY_ECO_WLPHY_061_OFFSET	0
#define HH503_PHY_ECO_WLPHY_061_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_062_LEN	32
#define	HH503_PHY_ECO_WLPHY_062_OFFSET	0
#define HH503_PHY_ECO_WLPHY_062_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_063_LEN	32
#define	HH503_PHY_ECO_WLPHY_063_OFFSET	0
#define HH503_PHY_ECO_WLPHY_063_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_064_LEN	32
#define	HH503_PHY_ECO_WLPHY_064_OFFSET	0
#define HH503_PHY_ECO_WLPHY_064_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_065_LEN	32
#define	HH503_PHY_ECO_WLPHY_065_OFFSET	0
#define HH503_PHY_ECO_WLPHY_065_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_066_LEN	32
#define	HH503_PHY_ECO_WLPHY_066_OFFSET	0
#define HH503_PHY_ECO_WLPHY_066_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_067_LEN	32
#define	HH503_PHY_ECO_WLPHY_067_OFFSET	0
#define HH503_PHY_ECO_WLPHY_067_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_068_LEN	32
#define	HH503_PHY_ECO_WLPHY_068_OFFSET	0
#define HH503_PHY_ECO_WLPHY_068_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_069_LEN	32
#define	HH503_PHY_ECO_WLPHY_069_OFFSET	0
#define HH503_PHY_ECO_WLPHY_069_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_070_LEN	32
#define	HH503_PHY_ECO_WLPHY_070_OFFSET	0
#define HH503_PHY_ECO_WLPHY_070_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_071_LEN	32
#define	HH503_PHY_ECO_WLPHY_071_OFFSET	0
#define HH503_PHY_ECO_WLPHY_071_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_072_LEN	32
#define	HH503_PHY_ECO_WLPHY_072_OFFSET	0
#define HH503_PHY_ECO_WLPHY_072_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_073_LEN	32
#define	HH503_PHY_ECO_WLPHY_073_OFFSET	0
#define HH503_PHY_ECO_WLPHY_073_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_074_LEN	32
#define	HH503_PHY_ECO_WLPHY_074_OFFSET	0
#define HH503_PHY_ECO_WLPHY_074_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_075_LEN	32
#define	HH503_PHY_ECO_WLPHY_075_OFFSET	0
#define HH503_PHY_ECO_WLPHY_075_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_076_LEN	32
#define	HH503_PHY_ECO_WLPHY_076_OFFSET	0
#define HH503_PHY_ECO_WLPHY_076_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_077_LEN	32
#define	HH503_PHY_ECO_WLPHY_077_OFFSET	0
#define HH503_PHY_ECO_WLPHY_077_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_078_LEN	32
#define	HH503_PHY_ECO_WLPHY_078_OFFSET	0
#define HH503_PHY_ECO_WLPHY_078_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_079_LEN	32
#define	HH503_PHY_ECO_WLPHY_079_OFFSET	0
#define HH503_PHY_ECO_WLPHY_079_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_080_LEN	32
#define	HH503_PHY_ECO_WLPHY_080_OFFSET	0
#define HH503_PHY_ECO_WLPHY_080_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_081_LEN	32
#define	HH503_PHY_ECO_WLPHY_081_OFFSET	0
#define HH503_PHY_ECO_WLPHY_081_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_082_LEN	32
#define	HH503_PHY_ECO_WLPHY_082_OFFSET	0
#define HH503_PHY_ECO_WLPHY_082_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_083_LEN	32
#define	HH503_PHY_ECO_WLPHY_083_OFFSET	0
#define HH503_PHY_ECO_WLPHY_083_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_084_LEN	32
#define	HH503_PHY_ECO_WLPHY_084_OFFSET	0
#define HH503_PHY_ECO_WLPHY_084_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_085_LEN	32
#define	HH503_PHY_ECO_WLPHY_085_OFFSET	0
#define HH503_PHY_ECO_WLPHY_085_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_086_LEN	32
#define	HH503_PHY_ECO_WLPHY_086_OFFSET	0
#define HH503_PHY_ECO_WLPHY_086_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_087_LEN	32
#define	HH503_PHY_ECO_WLPHY_087_OFFSET	0
#define HH503_PHY_ECO_WLPHY_087_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_088_LEN	32
#define	HH503_PHY_ECO_WLPHY_088_OFFSET	0
#define HH503_PHY_ECO_WLPHY_088_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_089_LEN	32
#define	HH503_PHY_ECO_WLPHY_089_OFFSET	0
#define HH503_PHY_ECO_WLPHY_089_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_090_LEN	32
#define	HH503_PHY_ECO_WLPHY_090_OFFSET	0
#define HH503_PHY_ECO_WLPHY_090_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_091_LEN	32
#define	HH503_PHY_ECO_WLPHY_091_OFFSET	0
#define HH503_PHY_ECO_WLPHY_091_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_092_LEN	32
#define	HH503_PHY_ECO_WLPHY_092_OFFSET	0
#define HH503_PHY_ECO_WLPHY_092_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_093_LEN	32
#define	HH503_PHY_ECO_WLPHY_093_OFFSET	0
#define HH503_PHY_ECO_WLPHY_093_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_094_LEN	32
#define	HH503_PHY_ECO_WLPHY_094_OFFSET	0
#define HH503_PHY_ECO_WLPHY_094_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_095_LEN	32
#define	HH503_PHY_ECO_WLPHY_095_OFFSET	0
#define HH503_PHY_ECO_WLPHY_095_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_096_LEN	32
#define	HH503_PHY_ECO_WLPHY_096_OFFSET	0
#define HH503_PHY_ECO_WLPHY_096_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_097_LEN	32
#define	HH503_PHY_ECO_WLPHY_097_OFFSET	0
#define HH503_PHY_ECO_WLPHY_097_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_098_LEN	32
#define	HH503_PHY_ECO_WLPHY_098_OFFSET	0
#define HH503_PHY_ECO_WLPHY_098_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_099_LEN	32
#define	HH503_PHY_ECO_WLPHY_099_OFFSET	0
#define HH503_PHY_ECO_WLPHY_099_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_100_LEN	32
#define	HH503_PHY_ECO_WLPHY_100_OFFSET	0
#define HH503_PHY_ECO_WLPHY_100_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_101_LEN	32
#define	HH503_PHY_ECO_WLPHY_101_OFFSET	0
#define HH503_PHY_ECO_WLPHY_101_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_102_LEN	32
#define	HH503_PHY_ECO_WLPHY_102_OFFSET	0
#define HH503_PHY_ECO_WLPHY_102_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_103_LEN	32
#define	HH503_PHY_ECO_WLPHY_103_OFFSET	0
#define HH503_PHY_ECO_WLPHY_103_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_104_LEN	32
#define	HH503_PHY_ECO_WLPHY_104_OFFSET	0
#define HH503_PHY_ECO_WLPHY_104_MASK 0xFFFFFFFF
#define	HH503_PHY_ECO_WLPHY_105_LEN	32
#define	HH503_PHY_ECO_WLPHY_105_OFFSET	0
#define HH503_PHY_ECO_WLPHY_105_MASK 0xFFFFFFFF

#define HH503_PHY_CFG_POWER_NOR_EN_LEN 1
#define HH503_PHY_CFG_POWER_NOR_EN_OFFSET  0
#define HH503_PHY_CFG_POWER_NOR_EN_MASK 0x1
#define HH503_PHY_CFG_HE_LTF_POWER_LEN 9
#define HH503_PHY_CFG_HE_LTF_POWER_OFFSET  21
#define HH503_PHY_CFG_HE_LTF_POWER_MASK 0x3FE00000
#define HH503_PHY_CFG_HE_LTF_SHIFT_BIT_LEN 3
#define HH503_PHY_CFG_HE_LTF_SHIFT_BIT_OFFSET  18
#define HH503_PHY_CFG_HE_LTF_SHIFT_BIT_MASK 0x1C0000
#define HH503_PHY_CFG_HE_LTF_NORM_FLAG_LEN 1
#define HH503_PHY_CFG_HE_LTF_NORM_FLAG_OFFSET  17
#define HH503_PHY_CFG_HE_LTF_NORM_FLAG_MASK 0x20000
#define HH503_PHY_CFG_HE_STF_POWER_LEN 9
#define HH503_PHY_CFG_HE_STF_POWER_OFFSET  8
#define HH503_PHY_CFG_HE_STF_POWER_MASK 0x1FF00
#define HH503_PHY_CFG_HE_STF_SHIFT_BIT_LEN 3
#define HH503_PHY_CFG_HE_STF_SHIFT_BIT_OFFSET  5
#define HH503_PHY_CFG_HE_STF_SHIFT_BIT_MASK 0xE0
#define HH503_PHY_CFG_HE_STF_NORM_FLAG_LEN 1
#define HH503_PHY_CFG_HE_STF_NORM_FLAG_OFFSET  4
#define HH503_PHY_CFG_HE_STF_NORM_FLAG_MASK 0x10
#define HH503_PHY_CFG_HE_PUNC_SHIFT_BIT_LEN    3
#define HH503_PHY_CFG_HE_PUNC_SHIFT_BIT_OFFSET 1
#define HH503_PHY_CFG_HE_PUNC_SHIFT_BIT_MASK 0xE
#define HH503_PHY_CFG_HE_PUNC_NORM_FLAG_LEN    1
#define HH503_PHY_CFG_HE_PUNC_NORM_FLAG_OFFSET 0
#define HH503_PHY_CFG_HE_PUNC_NORM_FLAG_MASK 0x1
#define HH503_PHY_CFG_CONT_TX_GAP_LEN  16
#define HH503_PHY_CFG_CONT_TX_GAP_OFFSET   0
#define HH503_PHY_CFG_CONT_TX_GAP_MASK 0xFFFF
#define HH503_PHY_CFG_POSTPAD_DATA_LEN 10
#define HH503_PHY_CFG_POSTPAD_DATA_OFFSET  1
#define HH503_PHY_CFG_POSTPAD_DATA_MASK 0x7FE
#define HH503_PHY_CFG_POSTPAD_DATA_SEL_LEN 1
#define HH503_PHY_CFG_POSTPAD_DATA_SEL_OFFSET  0
#define HH503_PHY_CFG_POSTPAD_DATA_SEL_MASK 0x1
#define HH503_PHY_PIN_TRACK_UNLOCK_RPT_LEN 32
#define HH503_PHY_PIN_TRACK_UNLOCK_RPT_OFFSET  0
#define HH503_PHY_PIN_TRACK_UNLOCK_RPT_MASK 0xFFFFFFFF
#define HH503_PHY_CFG_RADAR_SAT_DBM_OFFSET_LEN 9
#define HH503_PHY_CFG_RADAR_SAT_DBM_OFFSET_OFFSET  16
#define HH503_PHY_CFG_RADAR_SAT_DBM_OFFSET_MASK 0x1FF0000
#define HH503_PHY_CFG_DCOFFSET_RADAR_TH_LEN    10
#define HH503_PHY_CFG_DCOFFSET_RADAR_TH_OFFSET 0
#define HH503_PHY_CFG_DCOFFSET_RADAR_TH_MASK 0x3FF
#define HH503_PHY_CFG_0CH_MAX_VGA_CODE_LEN 6
#define HH503_PHY_CFG_0CH_MAX_VGA_CODE_OFFSET  24
#define HH503_PHY_CFG_0CH_MAX_VGA_CODE_MASK 0x3F000000
#define HH503_PHY_CFG_0CH_MIN_VGA_CODE_LEN 6
#define HH503_PHY_CFG_0CH_MIN_VGA_CODE_OFFSET  16
#define HH503_PHY_CFG_0CH_MIN_VGA_CODE_MASK 0x3F0000
#define HH503_PHY_CFG_0CH_MAX_LNA_CODE_LEN 4
#define HH503_PHY_CFG_0CH_MAX_LNA_CODE_OFFSET  4
#define HH503_PHY_CFG_0CH_MAX_LNA_CODE_MASK 0xF0
#define HH503_PHY_CFG_0CH_MIN_LNA_CODE_LEN 4
#define HH503_PHY_CFG_0CH_MIN_LNA_CODE_OFFSET  0
#define HH503_PHY_CFG_0CH_MIN_LNA_CODE_MASK 0xF
#define HH503_PHY_CFG_0CH_ADC_TARGET_LEN   9
#define HH503_PHY_CFG_0CH_ADC_TARGET_OFFSET    20
#define HH503_PHY_CFG_0CH_ADC_TARGET_MASK 0x1FF00000
#define HH503_PHY_CFG_0CH_DEFAULT_DIGITAL_GAIN_LEN 5
#define HH503_PHY_CFG_0CH_DEFAULT_DIGITAL_GAIN_OFFSET  15
#define HH503_PHY_CFG_0CH_DEFAULT_DIGITAL_GAIN_MASK 0xF8000
#define HH503_PHY_CFG_0CH_DEFAULT_VGA_CODE_LEN 6
#define HH503_PHY_CFG_0CH_DEFAULT_VGA_CODE_OFFSET  9
#define HH503_PHY_CFG_0CH_DEFAULT_VGA_CODE_MASK 0x7E00
#define HH503_PHY_CFG_0CH_DEFAULT_LNA_CODE_LEN 4
#define HH503_PHY_CFG_0CH_DEFAULT_LNA_CODE_OFFSET  5
#define HH503_PHY_CFG_0CH_DEFAULT_LNA_CODE_MASK 0x1E0
#define HH503_PHY_CFG_0CH_MAX_DIGITAL_AGC_LEN  5
#define HH503_PHY_CFG_0CH_MAX_DIGITAL_AGC_OFFSET   0
#define HH503_PHY_CFG_0CH_MAX_DIGITAL_AGC_MASK 0x1F
#define HH503_PHY_CFG_0CH_DIGITAL_GAIN_TARGET_LEN  9
#define HH503_PHY_CFG_0CH_DIGITAL_GAIN_TARGET_OFFSET   18
#define HH503_PHY_CFG_0CH_DIGITAL_GAIN_TARGET_MASK 0x7FC0000
#define HH503_PHY_CFG_0CH_SAT_AGC_STEP_LEN 9
#define HH503_PHY_CFG_0CH_SAT_AGC_STEP_OFFSET  9
#define HH503_PHY_CFG_0CH_SAT_AGC_STEP_MASK 0x3FE00
#define HH503_PHY_CFG_0CH_SAT_AGC_STEP_SEC_LEN 9
#define HH503_PHY_CFG_0CH_SAT_AGC_STEP_SEC_OFFSET  0
#define HH503_PHY_CFG_0CH_SAT_AGC_STEP_SEC_MASK 0x1FF
#define HH503_PHY_AGC_LOCK_TIMES_RPT_LEN   13
#define HH503_PHY_AGC_LOCK_TIMES_RPT_OFFSET    0
#define HH503_PHY_AGC_LOCK_TIMES_RPT_MASK 0x1FFF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF00_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF00_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF00_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF01_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF01_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF01_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF02_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF02_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF02_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF03_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF03_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF03_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF04_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF04_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF04_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF05_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF05_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF05_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF06_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF06_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF06_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF07_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF07_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF07_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF08_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF08_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF08_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF09_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF09_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF09_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF10_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF10_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF10_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF11_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF11_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF11_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF12_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF12_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF12_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF13_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF13_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF13_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF14_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF14_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF14_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF15_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF15_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF15_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF16_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF16_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF16_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF16_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF16_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF16_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF00_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF00_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF00_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF01_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF01_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF01_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF02_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF02_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF02_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF03_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF03_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF03_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF04_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF04_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF04_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF05_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF05_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF05_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF06_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF06_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF06_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF07_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF07_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF07_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF08_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF08_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF08_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF09_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF09_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF09_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF10_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF10_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF10_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF11_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF11_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF11_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF12_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF12_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF12_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF13_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF13_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF13_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF14_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF14_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF14_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF15_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF15_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET1_COEF15_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF00_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF00_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF00_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF01_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF01_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF01_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF02_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF02_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF02_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF03_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF03_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF03_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF04_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF04_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF04_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF05_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF05_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF05_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF06_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF06_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF06_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF07_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF07_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF07_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF08_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF08_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF08_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF09_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF09_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF09_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF10_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF10_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF10_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF11_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF11_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF11_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF12_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF12_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF12_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF13_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF13_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF13_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF14_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF14_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF14_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF15_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF15_0_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF15_0_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF16_0_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF16_0_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF16_0_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF16_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF16_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF16_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF00_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF00_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF00_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF01_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF01_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF01_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF02_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF02_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF02_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF03_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF03_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF03_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF04_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF04_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF04_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF05_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF05_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF05_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF06_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF06_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF06_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF07_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF07_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF07_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF08_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF08_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF08_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF09_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF09_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF09_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF10_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF10_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF10_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF11_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF11_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF11_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF12_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF12_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF12_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF13_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF13_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF13_1_MASK 0x7FF
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF14_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF14_1_OFFSET 16
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF14_1_MASK 0x7FF0000
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF15_1_LEN    11
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF15_1_OFFSET 0
#define HH503_PHY_CFG_IQ_MISMATCH_SET2_COEF15_1_MASK 0x7FF
#define HH503_PHY_RX0_SET1_ALPHA_IQ_COMP_Q_LEN 12
#define HH503_PHY_RX0_SET1_ALPHA_IQ_COMP_Q_OFFSET  16
#define HH503_PHY_RX0_SET1_ALPHA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_RX0_SET1_ALPHA_IQ_COMP_I_LEN 12
#define HH503_PHY_RX0_SET1_ALPHA_IQ_COMP_I_OFFSET  0
#define HH503_PHY_RX0_SET1_ALPHA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_RX0_SET1_BETA_IQ_COMP_Q_LEN  12
#define HH503_PHY_RX0_SET1_BETA_IQ_COMP_Q_OFFSET   16
#define HH503_PHY_RX0_SET1_BETA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_RX0_SET1_BETA_IQ_COMP_I_LEN  12
#define HH503_PHY_RX0_SET1_BETA_IQ_COMP_I_OFFSET   0
#define HH503_PHY_RX0_SET1_BETA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_RX1_SET1_ALPHA_IQ_COMP_Q_LEN 12
#define HH503_PHY_RX1_SET1_ALPHA_IQ_COMP_Q_OFFSET  16
#define HH503_PHY_RX1_SET1_ALPHA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_RX1_SET1_ALPHA_IQ_COMP_I_LEN 12
#define HH503_PHY_RX1_SET1_ALPHA_IQ_COMP_I_OFFSET  0
#define HH503_PHY_RX1_SET1_ALPHA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_RX1_SET1_BETA_IQ_COMP_Q_LEN  12
#define HH503_PHY_RX1_SET1_BETA_IQ_COMP_Q_OFFSET   16
#define HH503_PHY_RX1_SET1_BETA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_RX1_SET1_BETA_IQ_COMP_I_LEN  12
#define HH503_PHY_RX1_SET1_BETA_IQ_COMP_I_OFFSET   0
#define HH503_PHY_RX1_SET1_BETA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_RX_SCO_SET1_U1_LEN   26
#define HH503_PHY_CFG_RX_SCO_SET1_U1_OFFSET    0
#define HH503_PHY_CFG_RX_SCO_SET1_U1_MASK 0x3FFFFFF
#define HH503_PHY_CFG_RX_SCO_SET1_U2_LEN   26
#define HH503_PHY_CFG_RX_SCO_SET1_U2_OFFSET    0
#define HH503_PHY_CFG_RX_SCO_SET1_U2_MASK 0x3FFFFFF
#define HH503_PHY_CFG_RX_SCO_SET1_U1_CH1_LEN   26
#define HH503_PHY_CFG_RX_SCO_SET1_U1_CH1_OFFSET    0
#define HH503_PHY_CFG_RX_SCO_SET1_U1_CH1_MASK 0x3FFFFFF
#define HH503_PHY_CFG_RX_SCO_SET1_U2_CH1_LEN   26
#define HH503_PHY_CFG_RX_SCO_SET1_U2_CH1_OFFSET    0
#define HH503_PHY_CFG_RX_SCO_SET1_U2_CH1_MASK 0x3FFFFFF
#define HH503_PHY_RX0_SET2_ALPHA_IQ_COMP_Q_LEN 12
#define HH503_PHY_RX0_SET2_ALPHA_IQ_COMP_Q_OFFSET  16
#define HH503_PHY_RX0_SET2_ALPHA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_RX0_SET2_ALPHA_IQ_COMP_I_LEN 12
#define HH503_PHY_RX0_SET2_ALPHA_IQ_COMP_I_OFFSET  0
#define HH503_PHY_RX0_SET2_ALPHA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_RX0_SET2_BETA_IQ_COMP_Q_LEN  12
#define HH503_PHY_RX0_SET2_BETA_IQ_COMP_Q_OFFSET   16
#define HH503_PHY_RX0_SET2_BETA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_RX0_SET2_BETA_IQ_COMP_I_LEN  12
#define HH503_PHY_RX0_SET2_BETA_IQ_COMP_I_OFFSET   0
#define HH503_PHY_RX0_SET2_BETA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_RX1_SET2_ALPHA_IQ_COMP_Q_LEN 12
#define HH503_PHY_RX1_SET2_ALPHA_IQ_COMP_Q_OFFSET  16
#define HH503_PHY_RX1_SET2_ALPHA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_RX1_SET2_ALPHA_IQ_COMP_I_LEN 12
#define HH503_PHY_RX1_SET2_ALPHA_IQ_COMP_I_OFFSET  0
#define HH503_PHY_RX1_SET2_ALPHA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_RX1_SET2_BETA_IQ_COMP_Q_LEN  12
#define HH503_PHY_RX1_SET2_BETA_IQ_COMP_Q_OFFSET   16
#define HH503_PHY_RX1_SET2_BETA_IQ_COMP_Q_MASK 0xFFF0000
#define HH503_PHY_RX1_SET2_BETA_IQ_COMP_I_LEN  12
#define HH503_PHY_RX1_SET2_BETA_IQ_COMP_I_OFFSET   0
#define HH503_PHY_RX1_SET2_BETA_IQ_COMP_I_MASK 0xFFF
#define HH503_PHY_CFG_RX_SCO_SET2_U1_LEN   26
#define HH503_PHY_CFG_RX_SCO_SET2_U1_OFFSET    0
#define HH503_PHY_CFG_RX_SCO_SET2_U1_MASK 0x3FFFFFF
#define HH503_PHY_CFG_RX_SCO_SET2_U2_LEN   26
#define HH503_PHY_CFG_RX_SCO_SET2_U2_OFFSET    0
#define HH503_PHY_CFG_RX_SCO_SET2_U2_MASK 0x3FFFFFF
#define HH503_PHY_CFG_RX_SCO_SET2_U1_CH1_LEN   26
#define HH503_PHY_CFG_RX_SCO_SET2_U1_CH1_OFFSET    0
#define HH503_PHY_CFG_RX_SCO_SET2_U1_CH1_MASK 0x3FFFFFF
#define HH503_PHY_CFG_RX_SCO_SET2_U2_CH1_LEN   26
#define HH503_PHY_CFG_RX_SCO_SET2_U2_CH1_OFFSET    0
#define HH503_PHY_CFG_RX_SCO_SET2_U2_CH1_MASK 0x3FFFFFF
#define HH503_PHY_CFG_RXIQ_VGA_SET_TH2_CH1_LEN 6
#define HH503_PHY_CFG_RXIQ_VGA_SET_TH2_CH1_OFFSET  24
#define HH503_PHY_CFG_RXIQ_VGA_SET_TH2_CH1_MASK 0x3F000000
#define HH503_PHY_CFG_RXIQ_VGA_SET_TH1_CH1_LEN 6
#define HH503_PHY_CFG_RXIQ_VGA_SET_TH1_CH1_OFFSET  16
#define HH503_PHY_CFG_RXIQ_VGA_SET_TH1_CH1_MASK 0x3F0000
#define HH503_PHY_CFG_RXIQ_VGA_SET_TH2_LEN 6
#define HH503_PHY_CFG_RXIQ_VGA_SET_TH2_OFFSET  8
#define HH503_PHY_CFG_RXIQ_VGA_SET_TH2_MASK 0x3F00
#define HH503_PHY_CFG_RXIQ_VGA_SET_TH1_LEN 6
#define HH503_PHY_CFG_RXIQ_VGA_SET_TH1_OFFSET  0
#define HH503_PHY_CFG_RXIQ_VGA_SET_TH1_MASK 0x3F
#define HH503_PHY_CFG_JOINAGC_DOUBLE_SYNC_EN_LEN   1
#define HH503_PHY_CFG_JOINAGC_DOUBLE_SYNC_EN_OFFSET    16
#define HH503_PHY_CFG_JOINAGC_DOUBLE_SYNC_EN_MASK 0x10000
#define HH503_PHY_CFG_JOINAGC_DOUBLE_SYNC_TH_LEN   10
#define HH503_PHY_CFG_JOINAGC_DOUBLE_SYNC_TH_OFFSET    0
#define HH503_PHY_CFG_JOINAGC_DOUBLE_SYNC_TH_MASK 0x3FF
#define HH503_PHY_RPT0_CFR_STORE_RDATA_O_LEN   32
#define HH503_PHY_RPT0_CFR_STORE_RDATA_O_OFFSET    0
#define HH503_PHY_RPT0_CFR_STORE_RDATA_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_CFR_STORE_RDATA_O_LEN   32
#define HH503_PHY_RPT1_CFR_STORE_RDATA_O_OFFSET    0
#define HH503_PHY_RPT1_CFR_STORE_RDATA_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_LUT_EVEN_RDATA_O_LEN    32
#define HH503_PHY_RPT0_LUT_EVEN_RDATA_O_OFFSET 0
#define HH503_PHY_RPT0_LUT_EVEN_RDATA_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_LUT_EVEN_RDATA_O_LEN    32
#define HH503_PHY_RPT1_LUT_EVEN_RDATA_O_OFFSET 0
#define HH503_PHY_RPT1_LUT_EVEN_RDATA_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_LUT_ODD_RDATA_O_LEN 32
#define HH503_PHY_RPT0_LUT_ODD_RDATA_O_OFFSET  0
#define HH503_PHY_RPT0_LUT_ODD_RDATA_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_LUT_ODD_RDATA_O_LEN 32
#define HH503_PHY_RPT1_LUT_ODD_RDATA_O_OFFSET  0
#define HH503_PHY_RPT1_LUT_ODD_RDATA_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_CFR_DET_PK_CNT_O_LEN    32
#define HH503_PHY_RPT0_CFR_DET_PK_CNT_O_OFFSET 0
#define HH503_PHY_RPT0_CFR_DET_PK_CNT_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_CFR_DET_PK_CNT_O_LEN    32
#define HH503_PHY_RPT1_CFR_DET_PK_CNT_O_OFFSET 0
#define HH503_PHY_RPT1_CFR_DET_PK_CNT_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_CFR_AL_PK_CNT_O_LEN 32
#define HH503_PHY_RPT0_CFR_AL_PK_CNT_O_OFFSET  0
#define HH503_PHY_RPT0_CFR_AL_PK_CNT_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_CFR_AL_PK_CNT_O_LEN 32
#define HH503_PHY_RPT1_CFR_AL_PK_CNT_O_OFFSET  0
#define HH503_PHY_RPT1_CFR_AL_PK_CNT_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_DPD_STATUS_O_LEN    32
#define HH503_PHY_RPT0_DPD_STATUS_O_OFFSET 0
#define HH503_PHY_RPT0_DPD_STATUS_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_DPD_STATUS_O_LEN    32
#define HH503_PHY_RPT1_DPD_STATUS_O_OFFSET 0
#define HH503_PHY_RPT1_DPD_STATUS_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_DPD_ON_FRAMES_CNT_O_LEN 32
#define HH503_PHY_RPT0_DPD_ON_FRAMES_CNT_O_OFFSET  0
#define HH503_PHY_RPT0_DPD_ON_FRAMES_CNT_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_DPD_ON_FRAMES_CNT_O_LEN 32
#define HH503_PHY_RPT1_DPD_ON_FRAMES_CNT_O_OFFSET  0
#define HH503_PHY_RPT1_DPD_ON_FRAMES_CNT_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_DPD_FRAMES_CNT_O_LEN    32
#define HH503_PHY_RPT0_DPD_FRAMES_CNT_O_OFFSET 0
#define HH503_PHY_RPT0_DPD_FRAMES_CNT_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_DPD_FRAMES_CNT_O_LEN    32
#define HH503_PHY_RPT1_DPD_FRAMES_CNT_O_OFFSET 0
#define HH503_PHY_RPT1_DPD_FRAMES_CNT_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_DPD_FRAME_SIZE_CNT_O_LEN    32
#define HH503_PHY_RPT0_DPD_FRAME_SIZE_CNT_O_OFFSET 0
#define HH503_PHY_RPT0_DPD_FRAME_SIZE_CNT_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_DPD_FRAME_SIZE_CNT_O_LEN    32
#define HH503_PHY_RPT1_DPD_FRAME_SIZE_CNT_O_OFFSET 0
#define HH503_PHY_RPT1_DPD_FRAME_SIZE_CNT_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_FB_CALC_DELAY_O_LEN 32
#define HH503_PHY_RPT0_FB_CALC_DELAY_O_OFFSET  0
#define HH503_PHY_RPT0_FB_CALC_DELAY_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_FB_CALC_DELAY_O_LEN 32
#define HH503_PHY_RPT1_FB_CALC_DELAY_O_OFFSET  0
#define HH503_PHY_RPT1_FB_CALC_DELAY_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_FB_PK_LEFT_O_LEN    32
#define HH503_PHY_RPT0_FB_PK_LEFT_O_OFFSET 0
#define HH503_PHY_RPT0_FB_PK_LEFT_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_FB_PK_LEFT_O_LEN    32
#define HH503_PHY_RPT1_FB_PK_LEFT_O_OFFSET 0
#define HH503_PHY_RPT1_FB_PK_LEFT_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_FB_PK_RIGHT_O_LEN   32
#define HH503_PHY_RPT0_FB_PK_RIGHT_O_OFFSET    0
#define HH503_PHY_RPT0_FB_PK_RIGHT_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_FB_PK_RIGHT_O_LEN   32
#define HH503_PHY_RPT1_FB_PK_RIGHT_O_OFFSET    0
#define HH503_PHY_RPT1_FB_PK_RIGHT_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_FB_PK_O_LEN 32
#define HH503_PHY_RPT0_FB_PK_O_OFFSET  0
#define HH503_PHY_RPT0_FB_PK_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_FB_PK_O_LEN 32
#define HH503_PHY_RPT1_FB_PK_O_OFFSET  0
#define HH503_PHY_RPT1_FB_PK_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_FB_CALC_GAIN_O_LEN  32
#define HH503_PHY_RPT0_FB_CALC_GAIN_O_OFFSET   0
#define HH503_PHY_RPT0_FB_CALC_GAIN_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_FB_CALC_GAIN_O_LEN  32
#define HH503_PHY_RPT1_FB_CALC_GAIN_O_OFFSET   0
#define HH503_PHY_RPT1_FB_CALC_GAIN_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_NMSE_ACC_SQ_ERR_O_LEN   32
#define HH503_PHY_RPT0_NMSE_ACC_SQ_ERR_O_OFFSET    0
#define HH503_PHY_RPT0_NMSE_ACC_SQ_ERR_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_NMSE_ACC_SQ_ERR_O_LEN   32
#define HH503_PHY_RPT1_NMSE_ACC_SQ_ERR_O_OFFSET    0
#define HH503_PHY_RPT1_NMSE_ACC_SQ_ERR_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_NMSE_ACC_SQ_X_O_LEN 32
#define HH503_PHY_RPT0_NMSE_ACC_SQ_X_O_OFFSET  0
#define HH503_PHY_RPT0_NMSE_ACC_SQ_X_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_NMSE_ACC_SQ_X_O_LEN 32
#define HH503_PHY_RPT1_NMSE_ACC_SQ_X_O_OFFSET  0
#define HH503_PHY_RPT1_NMSE_ACC_SQ_X_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_NMSE_PK_SQ_X_O_LEN  32
#define HH503_PHY_RPT0_NMSE_PK_SQ_X_O_OFFSET   0
#define HH503_PHY_RPT0_NMSE_PK_SQ_X_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_NMSE_PK_SQ_X_O_LEN  32
#define HH503_PHY_RPT1_NMSE_PK_SQ_X_O_OFFSET   0
#define HH503_PHY_RPT1_NMSE_PK_SQ_X_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT0_DPD_OUT_ACC_SQ_O_LEN    32
#define HH503_PHY_RPT0_DPD_OUT_ACC_SQ_O_OFFSET 0
#define HH503_PHY_RPT0_DPD_OUT_ACC_SQ_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT1_DPD_OUT_ACC_SQ_O_LEN    32
#define HH503_PHY_RPT1_DPD_OUT_ACC_SQ_O_OFFSET 0
#define HH503_PHY_RPT1_DPD_OUT_ACC_SQ_O_MASK 0xFFFFFFFF
#define HH503_PHY_RPT_D5_FT_OFFSET_LEN 18
#define HH503_PHY_RPT_D5_FT_OFFSET_OFFSET  0
#define HH503_PHY_RPT_D5_FT_OFFSET_MASK 0x3FFFF
#define HH503_PHY_RPT_D15_FT_OFFSET_LEN    18
#define HH503_PHY_RPT_D15_FT_OFFSET_OFFSET 0
#define HH503_PHY_RPT_D15_FT_OFFSET_MASK 0x3FFFF
#define HH503_PHY_RPT_D25_FT_OFFSET_LEN    18
#define HH503_PHY_RPT_D25_FT_OFFSET_OFFSET 0
#define HH503_PHY_RPT_D25_FT_OFFSET_MASK 0x3FFFF
#define HH503_PHY_RPT_D35_FT_OFFSET_LEN    18
#define HH503_PHY_RPT_D35_FT_OFFSET_OFFSET 0
#define HH503_PHY_RPT_D35_FT_OFFSET_MASK 0x3FFFF
#define HH503_PHY_RPT_D45_FT_OFFSET_LEN    18
#define HH503_PHY_RPT_D45_FT_OFFSET_OFFSET 0
#define HH503_PHY_RPT_D45_FT_OFFSET_MASK 0x3FFFF
#define HH503_PHY_RPT_D3_PILOT_PHASE_LEN   12
#define HH503_PHY_RPT_D3_PILOT_PHASE_OFFSET    16
#define HH503_PHY_RPT_D3_PILOT_PHASE_MASK 0xFFF0000
#define HH503_PHY_RPT_D1_PILOT_PHASE_LEN   12
#define HH503_PHY_RPT_D1_PILOT_PHASE_OFFSET    0
#define HH503_PHY_RPT_D1_PILOT_PHASE_MASK 0xFFF
#define HH503_PHY_RPT_D15_PILOT_PHASE_LEN  12
#define HH503_PHY_RPT_D15_PILOT_PHASE_OFFSET   16
#define HH503_PHY_RPT_D15_PILOT_PHASE_MASK 0xFFF0000
#define HH503_PHY_RPT_D8_PILOT_PHASE_LEN   12
#define HH503_PHY_RPT_D8_PILOT_PHASE_OFFSET    0
#define HH503_PHY_RPT_D8_PILOT_PHASE_MASK 0xFFF
#define HH503_PHY_RPT_D25_PILOT_PHASE_LEN  12
#define HH503_PHY_RPT_D25_PILOT_PHASE_OFFSET   0
#define HH503_PHY_RPT_D25_PILOT_PHASE_MASK 0xFFF
#define HH503_PHY_INDEX0_P_LEN 9
#define HH503_PHY_INDEX0_P_OFFSET  16
#define HH503_PHY_INDEX0_P_MASK 0x1FF0000
#define HH503_PHY_INDEX0_N_LEN 9
#define HH503_PHY_INDEX0_N_OFFSET  0
#define HH503_PHY_INDEX0_N_MASK 0x1FF
#define HH503_PHY_INDEX1_P_LEN 9
#define HH503_PHY_INDEX1_P_OFFSET  16
#define HH503_PHY_INDEX1_P_MASK 0x1FF0000
#define HH503_PHY_INDEX1_N_LEN 9
#define HH503_PHY_INDEX1_N_OFFSET  0
#define HH503_PHY_INDEX1_N_MASK 0x1FF
#define HH503_PHY_INDEX2_P_LEN 9
#define HH503_PHY_INDEX2_P_OFFSET  16
#define HH503_PHY_INDEX2_P_MASK 0x1FF0000
#define HH503_PHY_INDEX2_N_LEN 9
#define HH503_PHY_INDEX2_N_OFFSET  0
#define HH503_PHY_INDEX2_N_MASK 0x1FF
#define HH503_PHY_INDEX3_P_LEN 9
#define HH503_PHY_INDEX3_P_OFFSET  16
#define HH503_PHY_INDEX3_P_MASK 0x1FF0000
#define HH503_PHY_INDEX3_N_LEN 9
#define HH503_PHY_INDEX3_N_OFFSET  0
#define HH503_PHY_INDEX3_N_MASK 0x1FF
#define HH503_PHY_INDEX4_P_LEN 9
#define HH503_PHY_INDEX4_P_OFFSET  16
#define HH503_PHY_INDEX4_P_MASK 0x1FF0000
#define HH503_PHY_INDEX4_N_LEN 9
#define HH503_PHY_INDEX4_N_OFFSET  0
#define HH503_PHY_INDEX4_N_MASK 0x1FF
#define HH503_PHY_INDEX5_P_LEN 9
#define HH503_PHY_INDEX5_P_OFFSET  16
#define HH503_PHY_INDEX5_P_MASK 0x1FF0000
#define HH503_PHY_INDEX5_N_LEN 9
#define HH503_PHY_INDEX5_N_OFFSET  0
#define HH503_PHY_INDEX5_N_MASK 0x1FF
#define HH503_PHY_INDEX6_P_LEN 9
#define HH503_PHY_INDEX6_P_OFFSET  16
#define HH503_PHY_INDEX6_P_MASK 0x1FF0000
#define HH503_PHY_INDEX6_N_LEN 9
#define HH503_PHY_INDEX6_N_OFFSET  0
#define HH503_PHY_INDEX6_N_MASK 0x1FF
#define HH503_PHY_INDEX7_P_LEN 9
#define HH503_PHY_INDEX7_P_OFFSET  16
#define HH503_PHY_INDEX7_P_MASK 0x1FF0000
#define HH503_PHY_INDEX7_N_LEN 9
#define HH503_PHY_INDEX7_N_OFFSET  0
#define HH503_PHY_INDEX7_N_MASK 0x1FF
#define HH503_PHY_CFG_COEX_SLNA_BT_LOCK_BYPASS_LEN 1
#define HH503_PHY_CFG_COEX_SLNA_BT_LOCK_BYPASS_OFFSET  4
#define HH503_PHY_CFG_COEX_SLNA_BT_LOCK_BYPASS_MASK 0x10
#define HH503_PHY_CFG_WP_SATURATED_OPTION_LEN  2
#define HH503_PHY_CFG_WP_SATURATED_OPTION_OFFSET   2
#define HH503_PHY_CFG_WP_SATURATED_OPTION_MASK 0xC
#define HH503_PHY_CFG_WP_RX_ACTIVE_OPTION_LEN  2
#define HH503_PHY_CFG_WP_RX_ACTIVE_OPTION_OFFSET   0
#define HH503_PHY_CFG_WP_RX_ACTIVE_OPTION_MASK 0x3
#define HH503_PHY_CFG_RX_PSD_THE_NUM_NB_LEN    9
#define HH503_PHY_CFG_RX_PSD_THE_NUM_NB_OFFSET 23
#define HH503_PHY_CFG_RX_PSD_THE_NUM_NB_MASK 0xFF800000
#define HH503_PHY_CFG_RX_PSD_THE_POWER_NB_LEN  7
#define HH503_PHY_CFG_RX_PSD_THE_POWER_NB_OFFSET   16
#define HH503_PHY_CFG_RX_PSD_THE_POWER_NB_MASK 0x7F0000
#define HH503_PHY_CFG_RX_PSD_RSSI_NB_LEN   8
#define HH503_PHY_CFG_RX_PSD_RSSI_NB_OFFSET    8
#define HH503_PHY_CFG_RX_PSD_RSSI_NB_MASK 0xFF00
#define HH503_PHY_CFG_RX_PSD_BOTTOM_NOISE_LEN  8
#define HH503_PHY_CFG_RX_PSD_BOTTOM_NOISE_OFFSET   0
#define HH503_PHY_CFG_RX_PSD_BOTTOM_NOISE_MASK 0xFF
#define HH503_PHY_CFG_DISUNLOCK_CCA_RFGAIN_TH_LEN  8
#define HH503_PHY_CFG_DISUNLOCK_CCA_RFGAIN_TH_OFFSET   0
#define HH503_PHY_CFG_DISUNLOCK_CCA_RFGAIN_TH_MASK 0xFF
#define HH503_PHY_CFG_DISUNLOCK_89_PRI20RSSI_TH_LEN    8
#define HH503_PHY_CFG_DISUNLOCK_89_PRI20RSSI_TH_OFFSET 24
#define HH503_PHY_CFG_DISUNLOCK_89_PRI20RSSI_TH_MASK 0xFF000000
#define HH503_PHY_CFG_DISUNLOCK_67_PRI20RSSI_TH_LEN    8
#define HH503_PHY_CFG_DISUNLOCK_67_PRI20RSSI_TH_OFFSET 16
#define HH503_PHY_CFG_DISUNLOCK_67_PRI20RSSI_TH_MASK 0xFF0000
#define HH503_PHY_CFG_DISUNLOCK_34_PRI20RSSI_TH_LEN    8
#define HH503_PHY_CFG_DISUNLOCK_34_PRI20RSSI_TH_OFFSET 8
#define HH503_PHY_CFG_DISUNLOCK_34_PRI20RSSI_TH_MASK 0xFF00
#define HH503_PHY_CFG_DISUNLOCK_12_PRI20RSSI_TH_LEN    8
#define HH503_PHY_CFG_DISUNLOCK_12_PRI20RSSI_TH_OFFSET 0
#define HH503_PHY_CFG_DISUNLOCK_12_PRI20RSSI_TH_MASK 0xFF
#define HH503_PHY_CFG_DISTIG_WIFI_BYPASS_LEN   1
#define HH503_PHY_CFG_DISTIG_WIFI_BYPASS_OFFSET    1
#define HH503_PHY_CFG_DISTIG_WIFI_BYPASS_MASK 0x2
#define HH503_PHY_CFG_CCA_MODE_IN_USE_LEN  1
#define HH503_PHY_CFG_CCA_MODE_IN_USE_OFFSET   0
#define HH503_PHY_CFG_CCA_MODE_IN_USE_MASK 0x1
#define HH503_PHY_CFG_SEC80_ST_TH_LEN  8
#define HH503_PHY_CFG_SEC80_ST_TH_OFFSET   24
#define HH503_PHY_CFG_SEC80_ST_TH_MASK 0xFF000000
#define HH503_PHY_CFG_SEC40_ST_TH_LEN  8
#define HH503_PHY_CFG_SEC40_ST_TH_OFFSET   16
#define HH503_PHY_CFG_SEC40_ST_TH_MASK 0xFF0000
#define HH503_PHY_CFG_SEC20_ST_TH_LEN  8
#define HH503_PHY_CFG_SEC20_ST_TH_OFFSET   8
#define HH503_PHY_CFG_SEC20_ST_TH_MASK 0xFF00
#define HH503_PHY_CFG_PRI20_ST_TH_LEN  8
#define HH503_PHY_CFG_PRI20_ST_TH_OFFSET   0
#define HH503_PHY_CFG_PRI20_ST_TH_MASK 0xFF
#define HH503_PHY_CFG_SEC80_ED_BIMR_TH_LEN 3
#define HH503_PHY_CFG_SEC80_ED_BIMR_TH_OFFSET  12
#define HH503_PHY_CFG_SEC80_ED_BIMR_TH_MASK 0x7000
#define HH503_PHY_CFG_SEC40_ED_BIMR_TH_LEN 3
#define HH503_PHY_CFG_SEC40_ED_BIMR_TH_OFFSET  8
#define HH503_PHY_CFG_SEC40_ED_BIMR_TH_MASK 0x700
#define HH503_PHY_CFG_SEC20_ED_BIMR_TH_LEN 3
#define HH503_PHY_CFG_SEC20_ED_BIMR_TH_OFFSET  4
#define HH503_PHY_CFG_SEC20_ED_BIMR_TH_MASK 0x70
#define HH503_PHY_CFG_PRI20_ED_BIMR_TH_LEN 3
#define HH503_PHY_CFG_PRI20_ED_BIMR_TH_OFFSET  0
#define HH503_PHY_CFG_PRI20_ED_BIMR_TH_MASK 0x7
#define HH503_PHY_CFG_TXFREQ_PRECOMP_MULVAL_LEN    2
#define HH503_PHY_CFG_TXFREQ_PRECOMP_MULVAL_OFFSET 23
#define HH503_PHY_CFG_TXFREQ_PRECOMP_MULVAL_MASK 0x1800000
#define HH503_PHY_CFG_TXFREQ_PRECOMP_SHIFTBITS_LEN 4
#define HH503_PHY_CFG_TXFREQ_PRECOMP_SHIFTBITS_OFFSET  19
#define HH503_PHY_CFG_TXFREQ_PRECOMP_SHIFTBITS_MASK 0x780000
#define HH503_PHY_CFG_FTM_CALI_BW_SEL_LEN  1
#define HH503_PHY_CFG_FTM_CALI_BW_SEL_OFFSET   18
#define HH503_PHY_CFG_FTM_CALI_BW_SEL_MASK 0x40000
#define HH503_PHY_CFG_FTM_DC_CALC_WIN_LEN  4
#define HH503_PHY_CFG_FTM_DC_CALC_WIN_OFFSET   14
#define HH503_PHY_CFG_FTM_DC_CALC_WIN_MASK 0x3C000
#define HH503_PHY_CFG_FTM_RX_DLY_LEN   12
#define HH503_PHY_CFG_FTM_RX_DLY_OFFSET    2
#define HH503_PHY_CFG_FTM_RX_DLY_MASK 0x3FFC
#define HH503_PHY_CFG_FTM_CALI_CH_SEL_LEN  1
#define HH503_PHY_CFG_FTM_CALI_CH_SEL_OFFSET   1
#define HH503_PHY_CFG_FTM_CALI_CH_SEL_MASK 0x2
#define HH503_PHY_CFG_FTM_EN_LEN   1
#define HH503_PHY_CFG_FTM_EN_OFFSET    0
#define HH503_PHY_CFG_FTM_EN_MASK 0x1
#define HH503_PHY_CFG_PULSE_INDEX_LEN  4
#define HH503_PHY_CFG_PULSE_INDEX_OFFSET   24
#define HH503_PHY_CFG_PULSE_INDEX_MASK 0xF000000
#define HH503_PHY_CFG_RADAR_FFT_SIZE_LEN   2
#define HH503_PHY_CFG_RADAR_FFT_SIZE_OFFSET    22
#define HH503_PHY_CFG_RADAR_FFT_SIZE_MASK 0xC00000
#define HH503_PHY_CFG_IIR_ALPHA_LEN    6
#define HH503_PHY_CFG_IIR_ALPHA_OFFSET 16
#define HH503_PHY_CFG_IIR_ALPHA_MASK 0x3F0000
#define HH503_PHY_CFG_ACC_WIN_LEN  3
#define HH503_PHY_CFG_ACC_WIN_OFFSET   9
#define HH503_PHY_CFG_ACC_WIN_MASK 0xE00
#define HH503_PHY_CFG_VGA_CODE_TH_LEN  5
#define HH503_PHY_CFG_VGA_CODE_TH_OFFSET   4
#define HH503_PHY_CFG_VGA_CODE_TH_MASK 0x1F0
#define HH503_PHY_CFG_EN_PERIOD_CLR_PULSE_BUF_LEN  1
#define HH503_PHY_CFG_EN_PERIOD_CLR_PULSE_BUF_OFFSET   1
#define HH503_PHY_CFG_EN_PERIOD_CLR_PULSE_BUF_MASK 0x2
#define HH503_PHY_CFG_BYPASS_DC_LEN    1
#define HH503_PHY_CFG_BYPASS_DC_OFFSET 0
#define HH503_PHY_CFG_BYPASS_DC_MASK 0x1
#define HH503_PHY_CFG_RADAR_BWDET_INBAND_THR_LEN   16
#define HH503_PHY_CFG_RADAR_BWDET_INBAND_THR_OFFSET    16
#define HH503_PHY_CFG_RADAR_BWDET_INBAND_THR_MASK 0xFFFF0000
#define HH503_PHY_CFG_RADAR_BWDET_INBAND_ABSPOW_THR_LEN    8
#define HH503_PHY_CFG_RADAR_BWDET_INBAND_ABSPOW_THR_OFFSET 0
#define HH503_PHY_CFG_RADAR_BWDET_INBAND_ABSPOW_THR_MASK 0xFF
#define HH503_PHY_CFG_RADAR_SAT_TH_LEN 9
#define HH503_PHY_CFG_RADAR_SAT_TH_OFFSET  8
#define HH503_PHY_CFG_RADAR_SAT_TH_MASK 0x1FF00
#define HH503_PHY_CFG_CNT_PULSE_THRESH_LEN 4
#define HH503_PHY_CFG_CNT_PULSE_THRESH_OFFSET  0
#define HH503_PHY_CFG_CNT_PULSE_THRESH_MASK 0xF
#define HH503_PHY_CFG_RADAR_INCR_ABS_TH_LOW_LEN    9
#define HH503_PHY_CFG_RADAR_INCR_ABS_TH_LOW_OFFSET 8
#define HH503_PHY_CFG_RADAR_INCR_ABS_TH_LOW_MASK 0x1FF00
#define HH503_PHY_CFG_RADAR_DROP_DIFF_ADD_TH_LEN   5
#define HH503_PHY_CFG_RADAR_DROP_DIFF_ADD_TH_OFFSET    0
#define HH503_PHY_CFG_RADAR_DROP_DIFF_ADD_TH_MASK 0x1F
#define HH503_PHY_CLEAR_PULSE_INFO_LEN 1
#define HH503_PHY_CLEAR_PULSE_INFO_OFFSET  0
#define HH503_PHY_CLEAR_PULSE_INFO_MASK 0x1
#define HH503_PHY_RPT_PULSE_INFO_LEN   32
#define HH503_PHY_RPT_PULSE_INFO_OFFSET    0
#define HH503_PHY_RPT_PULSE_INFO_MASK 0xFFFFFFFF
#define HH503_PHY_RPT_PULSE_INFO_2_LEN 18
#define HH503_PHY_RPT_PULSE_INFO_2_OFFSET  8
#define HH503_PHY_RPT_PULSE_INFO_2_MASK 0x3FFFF00
#define HH503_PHY_RPT_PULSE_CNT_LEN    4
#define HH503_PHY_RPT_PULSE_CNT_OFFSET 0
#define HH503_PHY_RPT_PULSE_CNT_MASK 0xF
#define HH503_PHY_CFG_RF_LOW_GAIN_THR_LEN  7
#define HH503_PHY_CFG_RF_LOW_GAIN_THR_OFFSET   16
#define HH503_PHY_CFG_RF_LOW_GAIN_THR_MASK 0x7F0000
#define HH503_PHY_EN_PULSE_PAPR_LEN    1
#define HH503_PHY_EN_PULSE_PAPR_OFFSET 3
#define HH503_PHY_EN_PULSE_PAPR_MASK 0x8
#define HH503_PHY_CFG_PULSE_PAPR_THRESH_LEN    3
#define HH503_PHY_CFG_PULSE_PAPR_THRESH_OFFSET 0
#define HH503_PHY_CFG_PULSE_PAPR_THRESH_MASK 0x7
#define HH503_PHY_ABS_IQ_THRESH_LOW_LEN    10
#define HH503_PHY_ABS_IQ_THRESH_LOW_OFFSET 16
#define HH503_PHY_ABS_IQ_THRESH_LOW_MASK 0x3FF0000
#define HH503_PHY_EN_CHIRP_PAPR_LEN    1
#define HH503_PHY_EN_CHIRP_PAPR_OFFSET 3
#define HH503_PHY_EN_CHIRP_PAPR_MASK 0x8
#define HH503_PHY_CFG_CHIRP_PAPR_THRESH_LEN    3
#define HH503_PHY_CFG_CHIRP_PAPR_THRESH_OFFSET 0
#define HH503_PHY_CFG_CHIRP_PAPR_THRESH_MASK 0x7
#define HH503_PHY_RADAR_MIN_CHIRP_INTVAL_LEN   16
#define HH503_PHY_RADAR_MIN_CHIRP_INTVAL_OFFSET    16
#define HH503_PHY_RADAR_MIN_CHIRP_INTVAL_MASK 0xFFFF0000
#define HH503_PHY_RADAR_OUTPUT_CHIRP_LEN   1
#define HH503_PHY_RADAR_OUTPUT_CHIRP_OFFSET    25
#define HH503_PHY_RADAR_OUTPUT_CHIRP_MASK 0x2000000
#define HH503_PHY_RADAR_OUTPUT_PULSE_LEN   1
#define HH503_PHY_RADAR_OUTPUT_PULSE_OFFSET    24
#define HH503_PHY_RADAR_OUTPUT_PULSE_MASK 0x1000000
#define HH503_PHY_RADAR_CNT16_DROP_START_LEN   4
#define HH503_PHY_RADAR_CNT16_DROP_START_OFFSET    0
#define HH503_PHY_RADAR_CNT16_DROP_START_MASK 0xF
#define HH503_PHY_FTM_CALI_DLY_LEN 10
#define HH503_PHY_FTM_CALI_DLY_OFFSET  0
#define HH503_PHY_FTM_CALI_DLY_MASK 0x3FF
#define HH503_PHY_FTM_WR_1_ADDR_LEN    10
#define HH503_PHY_FTM_WR_1_ADDR_OFFSET 16
#define HH503_PHY_FTM_WR_1_ADDR_MASK 0x3FF0000
#define HH503_PHY_FTM_WR_0_ADDR_LEN    10
#define HH503_PHY_FTM_WR_0_ADDR_OFFSET 0
#define HH503_PHY_FTM_WR_0_ADDR_MASK 0x3FF
#define HH503_PHY_FTM_WR_3_ADDR_LEN    10
#define HH503_PHY_FTM_WR_3_ADDR_OFFSET 16
#define HH503_PHY_FTM_WR_3_ADDR_MASK 0x3FF0000
#define HH503_PHY_FTM_WR_2_ADDR_LEN    10
#define HH503_PHY_FTM_WR_2_ADDR_OFFSET 0
#define HH503_PHY_FTM_WR_2_ADDR_MASK 0x3FF
#define HH503_PHY_FTM_WR_5_ADDR_LEN    10
#define HH503_PHY_FTM_WR_5_ADDR_OFFSET 16
#define HH503_PHY_FTM_WR_5_ADDR_MASK 0x3FF0000
#define HH503_PHY_FTM_WR_4_ADDR_LEN    10
#define HH503_PHY_FTM_WR_4_ADDR_OFFSET 0
#define HH503_PHY_FTM_WR_4_ADDR_MASK 0x3FF
#define HH503_PHY_FTM_WR_7_ADDR_LEN    10
#define HH503_PHY_FTM_WR_7_ADDR_OFFSET 16
#define HH503_PHY_FTM_WR_7_ADDR_MASK 0x3FF0000
#define HH503_PHY_FTM_WR_6_ADDR_LEN    10
#define HH503_PHY_FTM_WR_6_ADDR_OFFSET 0
#define HH503_PHY_FTM_WR_6_ADDR_MASK 0x3FF
#define HH503_PHY_FTM_WR_EN1_DATA_LEN  16
#define HH503_PHY_FTM_WR_EN1_DATA_OFFSET   16
#define HH503_PHY_FTM_WR_EN1_DATA_MASK 0xFFFF0000
#define HH503_PHY_FTM_WR_EN0_DATA_LEN  16
#define HH503_PHY_FTM_WR_EN0_DATA_OFFSET   0
#define HH503_PHY_FTM_WR_EN0_DATA_MASK 0xFFFF
#define HH503_PHY_FTM_WR_EN3_DATA_LEN  16
#define HH503_PHY_FTM_WR_EN3_DATA_OFFSET   16
#define HH503_PHY_FTM_WR_EN3_DATA_MASK 0xFFFF0000
#define HH503_PHY_FTM_WR_EN2_DATA_LEN  16
#define HH503_PHY_FTM_WR_EN2_DATA_OFFSET   0
#define HH503_PHY_FTM_WR_EN2_DATA_MASK 0xFFFF
#define HH503_PHY_FTM_WR_EN5_DATA_LEN  16
#define HH503_PHY_FTM_WR_EN5_DATA_OFFSET   16
#define HH503_PHY_FTM_WR_EN5_DATA_MASK 0xFFFF0000
#define HH503_PHY_FTM_WR_EN4_DATA_LEN  16
#define HH503_PHY_FTM_WR_EN4_DATA_OFFSET   0
#define HH503_PHY_FTM_WR_EN4_DATA_MASK 0xFFFF
#define HH503_PHY_FTM_WR_EN7_DATA_LEN  16
#define HH503_PHY_FTM_WR_EN7_DATA_OFFSET   16
#define HH503_PHY_FTM_WR_EN7_DATA_MASK 0xFFFF0000
#define HH503_PHY_FTM_WR_EN6_DATA_LEN  16
#define HH503_PHY_FTM_WR_EN6_DATA_OFFSET   0
#define HH503_PHY_FTM_WR_EN6_DATA_MASK 0xFFFF
#define HH503_PHY_FTM_WR_OFF1_DATA_LEN 16
#define HH503_PHY_FTM_WR_OFF1_DATA_OFFSET  16
#define HH503_PHY_FTM_WR_OFF1_DATA_MASK 0xFFFF0000
#define HH503_PHY_FTM_WR_OFF0_DATA_LEN 16
#define HH503_PHY_FTM_WR_OFF0_DATA_OFFSET  0
#define HH503_PHY_FTM_WR_OFF0_DATA_MASK 0xFFFF
#define HH503_PHY_FTM_WR_OFF3_DATA_LEN 16
#define HH503_PHY_FTM_WR_OFF3_DATA_OFFSET  16
#define HH503_PHY_FTM_WR_OFF3_DATA_MASK 0xFFFF0000
#define HH503_PHY_FTM_WR_OFF2_DATA_LEN 16
#define HH503_PHY_FTM_WR_OFF2_DATA_OFFSET  0
#define HH503_PHY_FTM_WR_OFF2_DATA_MASK 0xFFFF
#define HH503_PHY_FTM_WR_OFF5_DATA_LEN 16
#define HH503_PHY_FTM_WR_OFF5_DATA_OFFSET  16
#define HH503_PHY_FTM_WR_OFF5_DATA_MASK 0xFFFF0000
#define HH503_PHY_FTM_WR_OFF4_DATA_LEN 16
#define HH503_PHY_FTM_WR_OFF4_DATA_OFFSET  0
#define HH503_PHY_FTM_WR_OFF4_DATA_MASK 0xFFFF
#define HH503_PHY_FTM_WR_OFF7_DATA_LEN 16
#define HH503_PHY_FTM_WR_OFF7_DATA_OFFSET  16
#define HH503_PHY_FTM_WR_OFF7_DATA_MASK 0xFFFF0000
#define HH503_PHY_FTM_WR_OFF6_DATA_LEN 16
#define HH503_PHY_FTM_WR_OFF6_DATA_OFFSET  0
#define HH503_PHY_FTM_WR_OFF6_DATA_MASK 0xFFFF
#define HH503_PHY_CFG_DFE_SHIFT_FLATNESS_EN_LEN    1
#define HH503_PHY_CFG_DFE_SHIFT_FLATNESS_EN_OFFSET 2
#define HH503_PHY_CFG_DFE_SHIFT_FLATNESS_EN_MASK 0x4
#define HH503_PHY_CFG_NHT_DUP_CSD_BYPASS_LEN   1
#define HH503_PHY_CFG_NHT_DUP_CSD_BYPASS_OFFSET    1
#define HH503_PHY_CFG_NHT_DUP_CSD_BYPASS_MASK 0x2
#define HH503_PHY_CFG_FLATNESS_EN_LEN  1
#define HH503_PHY_CFG_FLATNESS_EN_OFFSET   0
#define HH503_PHY_CFG_FLATNESS_EN_MASK 0x1
#define HH503_PHY_CFG_FIRST_SUBCAR_SCAL_256_LEN    8
#define HH503_PHY_CFG_FIRST_SUBCAR_SCAL_256_OFFSET 16
#define HH503_PHY_CFG_FIRST_SUBCAR_SCAL_256_MASK 0xFF0000
#define HH503_PHY_CFG_FIRST_SUBCAR_SCAL_512_LEN    8
#define HH503_PHY_CFG_FIRST_SUBCAR_SCAL_512_OFFSET 8
#define HH503_PHY_CFG_FIRST_SUBCAR_SCAL_512_MASK 0xFF00
#define HH503_PHY_CFG_FIRST_SUBCAR_SCAL_1024_LEN   8
#define HH503_PHY_CFG_FIRST_SUBCAR_SCAL_1024_OFFSET    0
#define HH503_PHY_CFG_FIRST_SUBCAR_SCAL_1024_MASK 0xFF
#define HH503_PHY_CFG_DELTA_SCALE_1024_9_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_9_OFFSET    27
#define HH503_PHY_CFG_DELTA_SCALE_1024_9_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_8_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_8_OFFSET    24
#define HH503_PHY_CFG_DELTA_SCALE_1024_8_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_7_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_7_OFFSET    21
#define HH503_PHY_CFG_DELTA_SCALE_1024_7_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_1024_6_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_6_OFFSET    18
#define HH503_PHY_CFG_DELTA_SCALE_1024_6_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_1024_5_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_5_OFFSET    15
#define HH503_PHY_CFG_DELTA_SCALE_1024_5_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_1024_4_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_4_OFFSET    12
#define HH503_PHY_CFG_DELTA_SCALE_1024_4_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_1024_3_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_3_OFFSET    9
#define HH503_PHY_CFG_DELTA_SCALE_1024_3_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_1024_2_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_2_OFFSET    6
#define HH503_PHY_CFG_DELTA_SCALE_1024_2_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_1024_1_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_1_OFFSET    3
#define HH503_PHY_CFG_DELTA_SCALE_1024_1_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_1024_0_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_0_OFFSET    0
#define HH503_PHY_CFG_DELTA_SCALE_1024_0_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_1024_19_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_19_OFFSET   27
#define HH503_PHY_CFG_DELTA_SCALE_1024_19_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_18_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_18_OFFSET   24
#define HH503_PHY_CFG_DELTA_SCALE_1024_18_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_17_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_17_OFFSET   21
#define HH503_PHY_CFG_DELTA_SCALE_1024_17_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_1024_16_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_16_OFFSET   18
#define HH503_PHY_CFG_DELTA_SCALE_1024_16_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_1024_15_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_15_OFFSET   15
#define HH503_PHY_CFG_DELTA_SCALE_1024_15_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_1024_14_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_14_OFFSET   12
#define HH503_PHY_CFG_DELTA_SCALE_1024_14_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_1024_13_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_13_OFFSET   9
#define HH503_PHY_CFG_DELTA_SCALE_1024_13_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_1024_12_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_12_OFFSET   6
#define HH503_PHY_CFG_DELTA_SCALE_1024_12_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_1024_11_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_11_OFFSET   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_11_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_1024_10_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_10_OFFSET   0
#define HH503_PHY_CFG_DELTA_SCALE_1024_10_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_1024_29_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_29_OFFSET   27
#define HH503_PHY_CFG_DELTA_SCALE_1024_29_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_28_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_28_OFFSET   24
#define HH503_PHY_CFG_DELTA_SCALE_1024_28_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_27_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_27_OFFSET   21
#define HH503_PHY_CFG_DELTA_SCALE_1024_27_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_1024_26_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_26_OFFSET   18
#define HH503_PHY_CFG_DELTA_SCALE_1024_26_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_1024_25_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_25_OFFSET   15
#define HH503_PHY_CFG_DELTA_SCALE_1024_25_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_1024_24_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_24_OFFSET   12
#define HH503_PHY_CFG_DELTA_SCALE_1024_24_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_1024_23_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_23_OFFSET   9
#define HH503_PHY_CFG_DELTA_SCALE_1024_23_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_1024_22_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_22_OFFSET   6
#define HH503_PHY_CFG_DELTA_SCALE_1024_22_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_1024_21_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_21_OFFSET   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_21_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_1024_20_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_20_OFFSET   0
#define HH503_PHY_CFG_DELTA_SCALE_1024_20_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_1024_39_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_39_OFFSET   27
#define HH503_PHY_CFG_DELTA_SCALE_1024_39_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_38_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_38_OFFSET   24
#define HH503_PHY_CFG_DELTA_SCALE_1024_38_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_37_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_37_OFFSET   21
#define HH503_PHY_CFG_DELTA_SCALE_1024_37_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_1024_36_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_36_OFFSET   18
#define HH503_PHY_CFG_DELTA_SCALE_1024_36_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_1024_35_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_35_OFFSET   15
#define HH503_PHY_CFG_DELTA_SCALE_1024_35_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_1024_34_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_34_OFFSET   12
#define HH503_PHY_CFG_DELTA_SCALE_1024_34_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_1024_33_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_33_OFFSET   9
#define HH503_PHY_CFG_DELTA_SCALE_1024_33_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_1024_32_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_32_OFFSET   6
#define HH503_PHY_CFG_DELTA_SCALE_1024_32_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_1024_31_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_31_OFFSET   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_31_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_1024_30_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_30_OFFSET   0
#define HH503_PHY_CFG_DELTA_SCALE_1024_30_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_1024_49_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_49_OFFSET   27
#define HH503_PHY_CFG_DELTA_SCALE_1024_49_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_48_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_48_OFFSET   24
#define HH503_PHY_CFG_DELTA_SCALE_1024_48_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_47_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_47_OFFSET   21
#define HH503_PHY_CFG_DELTA_SCALE_1024_47_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_1024_46_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_46_OFFSET   18
#define HH503_PHY_CFG_DELTA_SCALE_1024_46_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_1024_45_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_45_OFFSET   15
#define HH503_PHY_CFG_DELTA_SCALE_1024_45_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_1024_44_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_44_OFFSET   12
#define HH503_PHY_CFG_DELTA_SCALE_1024_44_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_1024_43_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_43_OFFSET   9
#define HH503_PHY_CFG_DELTA_SCALE_1024_43_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_1024_42_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_42_OFFSET   6
#define HH503_PHY_CFG_DELTA_SCALE_1024_42_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_1024_41_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_41_OFFSET   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_41_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_1024_40_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_40_OFFSET   0
#define HH503_PHY_CFG_DELTA_SCALE_1024_40_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_1024_59_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_59_OFFSET   27
#define HH503_PHY_CFG_DELTA_SCALE_1024_59_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_58_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_58_OFFSET   24
#define HH503_PHY_CFG_DELTA_SCALE_1024_58_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_57_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_57_OFFSET   21
#define HH503_PHY_CFG_DELTA_SCALE_1024_57_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_1024_56_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_56_OFFSET   18
#define HH503_PHY_CFG_DELTA_SCALE_1024_56_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_1024_55_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_55_OFFSET   15
#define HH503_PHY_CFG_DELTA_SCALE_1024_55_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_1024_54_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_54_OFFSET   12
#define HH503_PHY_CFG_DELTA_SCALE_1024_54_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_1024_53_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_53_OFFSET   9
#define HH503_PHY_CFG_DELTA_SCALE_1024_53_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_1024_52_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_52_OFFSET   6
#define HH503_PHY_CFG_DELTA_SCALE_1024_52_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_1024_51_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_51_OFFSET   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_51_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_1024_50_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_50_OFFSET   0
#define HH503_PHY_CFG_DELTA_SCALE_1024_50_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_1024_69_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_69_OFFSET   27
#define HH503_PHY_CFG_DELTA_SCALE_1024_69_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_68_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_68_OFFSET   24
#define HH503_PHY_CFG_DELTA_SCALE_1024_68_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_67_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_67_OFFSET   21
#define HH503_PHY_CFG_DELTA_SCALE_1024_67_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_1024_66_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_66_OFFSET   18
#define HH503_PHY_CFG_DELTA_SCALE_1024_66_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_1024_65_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_65_OFFSET   15
#define HH503_PHY_CFG_DELTA_SCALE_1024_65_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_1024_64_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_64_OFFSET   12
#define HH503_PHY_CFG_DELTA_SCALE_1024_64_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_1024_63_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_63_OFFSET   9
#define HH503_PHY_CFG_DELTA_SCALE_1024_63_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_1024_62_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_62_OFFSET   6
#define HH503_PHY_CFG_DELTA_SCALE_1024_62_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_1024_61_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_61_OFFSET   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_61_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_1024_60_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_60_OFFSET   0
#define HH503_PHY_CFG_DELTA_SCALE_1024_60_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_1024_79_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_79_OFFSET   27
#define HH503_PHY_CFG_DELTA_SCALE_1024_79_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_78_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_78_OFFSET   24
#define HH503_PHY_CFG_DELTA_SCALE_1024_78_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_1024_77_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_77_OFFSET   21
#define HH503_PHY_CFG_DELTA_SCALE_1024_77_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_1024_76_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_76_OFFSET   18
#define HH503_PHY_CFG_DELTA_SCALE_1024_76_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_1024_75_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_75_OFFSET   15
#define HH503_PHY_CFG_DELTA_SCALE_1024_75_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_1024_74_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_74_OFFSET   12
#define HH503_PHY_CFG_DELTA_SCALE_1024_74_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_1024_73_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_73_OFFSET   9
#define HH503_PHY_CFG_DELTA_SCALE_1024_73_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_1024_72_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_72_OFFSET   6
#define HH503_PHY_CFG_DELTA_SCALE_1024_72_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_1024_71_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_71_OFFSET   3
#define HH503_PHY_CFG_DELTA_SCALE_1024_71_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_1024_70_LEN  3
#define HH503_PHY_CFG_DELTA_SCALE_1024_70_OFFSET   0
#define HH503_PHY_CFG_DELTA_SCALE_1024_70_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_512_9_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_512_9_OFFSET 27
#define HH503_PHY_CFG_DELTA_SCALE_512_9_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_512_8_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_512_8_OFFSET 24
#define HH503_PHY_CFG_DELTA_SCALE_512_8_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_512_7_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_512_7_OFFSET 21
#define HH503_PHY_CFG_DELTA_SCALE_512_7_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_512_6_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_512_6_OFFSET 18
#define HH503_PHY_CFG_DELTA_SCALE_512_6_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_512_5_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_512_5_OFFSET 15
#define HH503_PHY_CFG_DELTA_SCALE_512_5_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_512_4_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_512_4_OFFSET 12
#define HH503_PHY_CFG_DELTA_SCALE_512_4_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_512_3_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_512_3_OFFSET 9
#define HH503_PHY_CFG_DELTA_SCALE_512_3_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_512_2_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_512_2_OFFSET 6
#define HH503_PHY_CFG_DELTA_SCALE_512_2_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_512_1_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_512_1_OFFSET 3
#define HH503_PHY_CFG_DELTA_SCALE_512_1_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_512_0_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_512_0_OFFSET 0
#define HH503_PHY_CFG_DELTA_SCALE_512_0_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_512_19_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_19_OFFSET    27
#define HH503_PHY_CFG_DELTA_SCALE_512_19_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_512_18_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_18_OFFSET    24
#define HH503_PHY_CFG_DELTA_SCALE_512_18_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_512_17_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_17_OFFSET    21
#define HH503_PHY_CFG_DELTA_SCALE_512_17_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_512_16_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_16_OFFSET    18
#define HH503_PHY_CFG_DELTA_SCALE_512_16_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_512_15_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_15_OFFSET    15
#define HH503_PHY_CFG_DELTA_SCALE_512_15_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_512_14_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_14_OFFSET    12
#define HH503_PHY_CFG_DELTA_SCALE_512_14_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_512_13_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_13_OFFSET    9
#define HH503_PHY_CFG_DELTA_SCALE_512_13_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_512_12_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_12_OFFSET    6
#define HH503_PHY_CFG_DELTA_SCALE_512_12_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_512_11_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_11_OFFSET    3
#define HH503_PHY_CFG_DELTA_SCALE_512_11_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_512_10_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_10_OFFSET    0
#define HH503_PHY_CFG_DELTA_SCALE_512_10_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_512_29_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_29_OFFSET    27
#define HH503_PHY_CFG_DELTA_SCALE_512_29_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_512_28_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_28_OFFSET    24
#define HH503_PHY_CFG_DELTA_SCALE_512_28_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_512_27_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_27_OFFSET    21
#define HH503_PHY_CFG_DELTA_SCALE_512_27_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_512_26_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_26_OFFSET    18
#define HH503_PHY_CFG_DELTA_SCALE_512_26_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_512_25_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_25_OFFSET    15
#define HH503_PHY_CFG_DELTA_SCALE_512_25_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_512_24_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_24_OFFSET    12
#define HH503_PHY_CFG_DELTA_SCALE_512_24_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_512_23_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_23_OFFSET    9
#define HH503_PHY_CFG_DELTA_SCALE_512_23_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_512_22_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_22_OFFSET    6
#define HH503_PHY_CFG_DELTA_SCALE_512_22_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_512_21_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_21_OFFSET    3
#define HH503_PHY_CFG_DELTA_SCALE_512_21_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_512_20_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_20_OFFSET    0
#define HH503_PHY_CFG_DELTA_SCALE_512_20_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_512_39_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_39_OFFSET    27
#define HH503_PHY_CFG_DELTA_SCALE_512_39_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_512_38_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_38_OFFSET    24
#define HH503_PHY_CFG_DELTA_SCALE_512_38_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_512_37_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_37_OFFSET    21
#define HH503_PHY_CFG_DELTA_SCALE_512_37_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_512_36_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_36_OFFSET    18
#define HH503_PHY_CFG_DELTA_SCALE_512_36_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_512_35_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_35_OFFSET    15
#define HH503_PHY_CFG_DELTA_SCALE_512_35_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_512_34_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_34_OFFSET    12
#define HH503_PHY_CFG_DELTA_SCALE_512_34_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_512_33_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_33_OFFSET    9
#define HH503_PHY_CFG_DELTA_SCALE_512_33_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_512_32_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_32_OFFSET    6
#define HH503_PHY_CFG_DELTA_SCALE_512_32_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_512_31_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_31_OFFSET    3
#define HH503_PHY_CFG_DELTA_SCALE_512_31_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_512_30_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_30_OFFSET    0
#define HH503_PHY_CFG_DELTA_SCALE_512_30_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_512_49_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_49_OFFSET    27
#define HH503_PHY_CFG_DELTA_SCALE_512_49_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_512_48_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_48_OFFSET    24
#define HH503_PHY_CFG_DELTA_SCALE_512_48_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_512_47_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_47_OFFSET    21
#define HH503_PHY_CFG_DELTA_SCALE_512_47_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_512_46_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_46_OFFSET    18
#define HH503_PHY_CFG_DELTA_SCALE_512_46_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_512_45_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_45_OFFSET    15
#define HH503_PHY_CFG_DELTA_SCALE_512_45_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_512_44_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_44_OFFSET    12
#define HH503_PHY_CFG_DELTA_SCALE_512_44_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_512_43_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_43_OFFSET    9
#define HH503_PHY_CFG_DELTA_SCALE_512_43_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_512_42_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_42_OFFSET    6
#define HH503_PHY_CFG_DELTA_SCALE_512_42_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_512_41_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_41_OFFSET    3
#define HH503_PHY_CFG_DELTA_SCALE_512_41_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_512_40_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_40_OFFSET    0
#define HH503_PHY_CFG_DELTA_SCALE_512_40_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_512_59_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_59_OFFSET    27
#define HH503_PHY_CFG_DELTA_SCALE_512_59_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_512_58_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_58_OFFSET    24
#define HH503_PHY_CFG_DELTA_SCALE_512_58_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_512_57_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_57_OFFSET    21
#define HH503_PHY_CFG_DELTA_SCALE_512_57_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_512_56_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_56_OFFSET    18
#define HH503_PHY_CFG_DELTA_SCALE_512_56_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_512_55_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_55_OFFSET    15
#define HH503_PHY_CFG_DELTA_SCALE_512_55_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_512_54_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_54_OFFSET    12
#define HH503_PHY_CFG_DELTA_SCALE_512_54_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_512_53_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_53_OFFSET    9
#define HH503_PHY_CFG_DELTA_SCALE_512_53_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_512_52_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_52_OFFSET    6
#define HH503_PHY_CFG_DELTA_SCALE_512_52_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_512_51_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_51_OFFSET    3
#define HH503_PHY_CFG_DELTA_SCALE_512_51_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_512_50_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_50_OFFSET    0
#define HH503_PHY_CFG_DELTA_SCALE_512_50_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_512_63_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_63_OFFSET    9
#define HH503_PHY_CFG_DELTA_SCALE_512_63_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_512_62_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_62_OFFSET    6
#define HH503_PHY_CFG_DELTA_SCALE_512_62_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_512_61_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_61_OFFSET    3
#define HH503_PHY_CFG_DELTA_SCALE_512_61_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_512_60_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_512_60_OFFSET    0
#define HH503_PHY_CFG_DELTA_SCALE_512_60_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_256_9_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_256_9_OFFSET 27
#define HH503_PHY_CFG_DELTA_SCALE_256_9_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_256_8_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_256_8_OFFSET 24
#define HH503_PHY_CFG_DELTA_SCALE_256_8_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_256_7_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_256_7_OFFSET 21
#define HH503_PHY_CFG_DELTA_SCALE_256_7_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_256_6_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_256_6_OFFSET 18
#define HH503_PHY_CFG_DELTA_SCALE_256_6_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_256_5_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_256_5_OFFSET 15
#define HH503_PHY_CFG_DELTA_SCALE_256_5_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_256_4_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_256_4_OFFSET 12
#define HH503_PHY_CFG_DELTA_SCALE_256_4_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_256_3_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_256_3_OFFSET 9
#define HH503_PHY_CFG_DELTA_SCALE_256_3_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_256_2_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_256_2_OFFSET 6
#define HH503_PHY_CFG_DELTA_SCALE_256_2_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_256_1_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_256_1_OFFSET 3
#define HH503_PHY_CFG_DELTA_SCALE_256_1_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_256_0_LEN    3
#define HH503_PHY_CFG_DELTA_SCALE_256_0_OFFSET 0
#define HH503_PHY_CFG_DELTA_SCALE_256_0_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_256_19_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_19_OFFSET    27
#define HH503_PHY_CFG_DELTA_SCALE_256_19_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_256_18_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_18_OFFSET    24
#define HH503_PHY_CFG_DELTA_SCALE_256_18_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_256_17_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_17_OFFSET    21
#define HH503_PHY_CFG_DELTA_SCALE_256_17_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_256_16_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_16_OFFSET    18
#define HH503_PHY_CFG_DELTA_SCALE_256_16_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_256_15_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_15_OFFSET    15
#define HH503_PHY_CFG_DELTA_SCALE_256_15_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_256_14_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_14_OFFSET    12
#define HH503_PHY_CFG_DELTA_SCALE_256_14_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_256_13_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_13_OFFSET    9
#define HH503_PHY_CFG_DELTA_SCALE_256_13_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_256_12_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_12_OFFSET    6
#define HH503_PHY_CFG_DELTA_SCALE_256_12_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_256_11_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_11_OFFSET    3
#define HH503_PHY_CFG_DELTA_SCALE_256_11_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_256_10_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_10_OFFSET    0
#define HH503_PHY_CFG_DELTA_SCALE_256_10_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_256_29_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_29_OFFSET    27
#define HH503_PHY_CFG_DELTA_SCALE_256_29_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_256_28_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_28_OFFSET    24
#define HH503_PHY_CFG_DELTA_SCALE_256_28_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_256_27_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_27_OFFSET    21
#define HH503_PHY_CFG_DELTA_SCALE_256_27_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_256_26_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_26_OFFSET    18
#define HH503_PHY_CFG_DELTA_SCALE_256_26_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_256_25_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_25_OFFSET    15
#define HH503_PHY_CFG_DELTA_SCALE_256_25_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_256_24_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_24_OFFSET    12
#define HH503_PHY_CFG_DELTA_SCALE_256_24_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_256_23_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_23_OFFSET    9
#define HH503_PHY_CFG_DELTA_SCALE_256_23_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_256_22_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_22_OFFSET    6
#define HH503_PHY_CFG_DELTA_SCALE_256_22_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_256_21_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_21_OFFSET    3
#define HH503_PHY_CFG_DELTA_SCALE_256_21_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_256_20_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_20_OFFSET    0
#define HH503_PHY_CFG_DELTA_SCALE_256_20_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_256_39_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_39_OFFSET    27
#define HH503_PHY_CFG_DELTA_SCALE_256_39_MASK 0x38000000
#define HH503_PHY_CFG_DELTA_SCALE_256_38_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_38_OFFSET    24
#define HH503_PHY_CFG_DELTA_SCALE_256_38_MASK 0x7000000
#define HH503_PHY_CFG_DELTA_SCALE_256_37_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_37_OFFSET    21
#define HH503_PHY_CFG_DELTA_SCALE_256_37_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_256_36_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_36_OFFSET    18
#define HH503_PHY_CFG_DELTA_SCALE_256_36_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_256_35_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_35_OFFSET    15
#define HH503_PHY_CFG_DELTA_SCALE_256_35_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_256_34_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_34_OFFSET    12
#define HH503_PHY_CFG_DELTA_SCALE_256_34_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_256_33_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_33_OFFSET    9
#define HH503_PHY_CFG_DELTA_SCALE_256_33_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_256_32_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_32_OFFSET    6
#define HH503_PHY_CFG_DELTA_SCALE_256_32_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_256_31_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_31_OFFSET    3
#define HH503_PHY_CFG_DELTA_SCALE_256_31_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_256_30_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_30_OFFSET    0
#define HH503_PHY_CFG_DELTA_SCALE_256_30_MASK 0x7
#define HH503_PHY_CFG_DELTA_SCALE_256_47_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_47_OFFSET    21
#define HH503_PHY_CFG_DELTA_SCALE_256_47_MASK 0xE00000
#define HH503_PHY_CFG_DELTA_SCALE_256_46_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_46_OFFSET    18
#define HH503_PHY_CFG_DELTA_SCALE_256_46_MASK 0x1C0000
#define HH503_PHY_CFG_DELTA_SCALE_256_45_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_45_OFFSET    15
#define HH503_PHY_CFG_DELTA_SCALE_256_45_MASK 0x38000
#define HH503_PHY_CFG_DELTA_SCALE_256_44_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_44_OFFSET    12
#define HH503_PHY_CFG_DELTA_SCALE_256_44_MASK 0x7000
#define HH503_PHY_CFG_DELTA_SCALE_256_43_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_43_OFFSET    9
#define HH503_PHY_CFG_DELTA_SCALE_256_43_MASK 0xE00
#define HH503_PHY_CFG_DELTA_SCALE_256_42_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_42_OFFSET    6
#define HH503_PHY_CFG_DELTA_SCALE_256_42_MASK 0x1C0
#define HH503_PHY_CFG_DELTA_SCALE_256_41_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_41_OFFSET    3
#define HH503_PHY_CFG_DELTA_SCALE_256_41_MASK 0x38
#define HH503_PHY_CFG_DELTA_SCALE_256_40_LEN   3
#define HH503_PHY_CFG_DELTA_SCALE_256_40_OFFSET    0
#define HH503_PHY_CFG_DELTA_SCALE_256_40_MASK 0x7
#define HH503_PHY_CFG_EOS_2G_FLAG_C1_BPS_LEN   1
#define HH503_PHY_CFG_EOS_2G_FLAG_C1_BPS_OFFSET    20
#define HH503_PHY_CFG_EOS_2G_FLAG_C1_BPS_MASK 0x100000
#define HH503_PHY_CFG_EOS_2G_FLAG_C0_BPS_LEN   1
#define HH503_PHY_CFG_EOS_2G_FLAG_C0_BPS_OFFSET    19
#define HH503_PHY_CFG_EOS_2G_FLAG_C0_BPS_MASK 0x80000
#define HH503_PHY_CFG_EOS_5G_FLAG_C1_BPS_LEN   1
#define HH503_PHY_CFG_EOS_5G_FLAG_C1_BPS_OFFSET    18
#define HH503_PHY_CFG_EOS_5G_FLAG_C1_BPS_MASK 0x40000
#define HH503_PHY_CFG_EOS_5G_FLAG_C0_BPS_LEN   1
#define HH503_PHY_CFG_EOS_5G_FLAG_C0_BPS_OFFSET    17
#define HH503_PHY_CFG_EOS_5G_FLAG_C0_BPS_MASK 0x20000
#define HH503_PHY_CFG_EOS_PROTECT_EN_LEN   1
#define HH503_PHY_CFG_EOS_PROTECT_EN_OFFSET    16
#define HH503_PHY_CFG_EOS_PROTECT_EN_MASK 0x10000
#define HH503_PHY_CFG_SAT_AGC_STEP_EOS_LEN 9
#define HH503_PHY_CFG_SAT_AGC_STEP_EOS_OFFSET  0
#define HH503_PHY_CFG_SAT_AGC_STEP_EOS_MASK 0x1FF
#define HH503_PHY_CFG_TH_HUGE_POWER_EOS_5G_LEN 10
#define HH503_PHY_CFG_TH_HUGE_POWER_EOS_5G_OFFSET  16
#define HH503_PHY_CFG_TH_HUGE_POWER_EOS_5G_MASK 0x3FF0000
#define HH503_PHY_CFG_TH_HUGE_POWER_EOS_2D4G_LEN   10
#define HH503_PHY_CFG_TH_HUGE_POWER_EOS_2D4G_OFFSET    0
#define HH503_PHY_CFG_TH_HUGE_POWER_EOS_2D4G_MASK 0x3FF
#define HH503_PHY_CFG_TX_ADD_WIN_BYPASS_LEN    1
#define HH503_PHY_CFG_TX_ADD_WIN_BYPASS_OFFSET 31
#define HH503_PHY_CFG_TX_ADD_WIN_BYPASS_MASK 0x80000000
#define HH503_PHY_CFG_HE_TX_POWER_SHIFT_BYPASS_LEN 1
#define HH503_PHY_CFG_HE_TX_POWER_SHIFT_BYPASS_OFFSET  30
#define HH503_PHY_CFG_HE_TX_POWER_SHIFT_BYPASS_MASK 0x40000000
#define HH503_PHY_CFG_TX_POWER_BOOST_BYPASS_LEN    1
#define HH503_PHY_CFG_TX_POWER_BOOST_BYPASS_OFFSET 29
#define HH503_PHY_CFG_TX_POWER_BOOST_BYPASS_MASK 0x20000000
#define HH503_PHY_CFG_TX_FOC_BYPASS_LEN    1
#define HH503_PHY_CFG_TX_FOC_BYPASS_OFFSET 28
#define HH503_PHY_CFG_TX_FOC_BYPASS_MASK 0x10000000
#define HH503_PHY_CFG_TX_FOC_PHASE_SIGN_LEN    1
#define HH503_PHY_CFG_TX_FOC_PHASE_SIGN_OFFSET 20
#define HH503_PHY_CFG_TX_FOC_PHASE_SIGN_MASK 0x100000
#define HH503_PHY_CFG_TX_FOC_PHASE_ADJUST_LEN  19
#define HH503_PHY_CFG_TX_FOC_PHASE_ADJUST_OFFSET   0
#define HH503_PHY_CFG_TX_FOC_PHASE_ADJUST_MASK 0x7FFFF
#define HH503_PHY_CFG_TX_ADD_CROSS_LEN_80M_LEN 5
#define HH503_PHY_CFG_TX_ADD_CROSS_LEN_80M_OFFSET  26
#define HH503_PHY_CFG_TX_ADD_CROSS_LEN_80M_MASK 0x7C000000
#define HH503_PHY_CFG_TX_ADD_CROSS_LEN_40M_LEN 5
#define HH503_PHY_CFG_TX_ADD_CROSS_LEN_40M_OFFSET  21
#define HH503_PHY_CFG_TX_ADD_CROSS_LEN_40M_MASK 0x3E00000
#define HH503_PHY_CFG_TX_ADD_CROSS_LEN_20M_LEN 5
#define HH503_PHY_CFG_TX_ADD_CROSS_LEN_20M_OFFSET  16
#define HH503_PHY_CFG_TX_ADD_CROSS_LEN_20M_MASK 0x1F0000
#define HH503_PHY_CFG_TX_ADD_WIN_LEN_80M_LEN   5
#define HH503_PHY_CFG_TX_ADD_WIN_LEN_80M_OFFSET    10
#define HH503_PHY_CFG_TX_ADD_WIN_LEN_80M_MASK 0x7C00
#define HH503_PHY_CFG_TX_ADD_WIN_LEN_40M_LEN   5
#define HH503_PHY_CFG_TX_ADD_WIN_LEN_40M_OFFSET    5
#define HH503_PHY_CFG_TX_ADD_WIN_LEN_40M_MASK 0x3E0
#define HH503_PHY_CFG_TX_ADD_WIN_LEN_20M_LEN   5
#define HH503_PHY_CFG_TX_ADD_WIN_LEN_20M_OFFSET    0
#define HH503_PHY_CFG_TX_ADD_WIN_LEN_20M_MASK 0x1F
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C0_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C0_OFFSET 24
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C0_MASK 0xFF000000
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C1_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C1_OFFSET 16
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C1_MASK 0xFF0000
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C2_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C2_OFFSET 8
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C2_MASK 0xFF00
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C3_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C3_OFFSET 0
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C3_MASK 0xFF
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C4_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C4_OFFSET 24
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C4_MASK 0xFF000000
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C5_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C5_OFFSET 16
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C5_MASK 0xFF0000
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C6_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C6_OFFSET 8
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C6_MASK 0xFF00
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C7_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C7_OFFSET 0
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C7_MASK 0xFF
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C8_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C8_OFFSET 24
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C8_MASK 0xFF000000
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C9_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C9_OFFSET 16
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C9_MASK 0xFF0000
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C10_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C10_OFFSET    8
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C10_MASK 0xFF00
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C11_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C11_OFFSET    0
#define HH503_PHY_CFG_TX_ADD_WIN_20M_C11_MASK 0xFF
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C0_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C0_OFFSET 24
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C0_MASK 0xFF000000
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C1_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C1_OFFSET 16
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C1_MASK 0xFF0000
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C2_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C2_OFFSET 8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C2_MASK 0xFF00
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C3_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C3_OFFSET 0
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C3_MASK 0xFF
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C4_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C4_OFFSET 24
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C4_MASK 0xFF000000
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C5_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C5_OFFSET 16
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C5_MASK 0xFF0000
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C6_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C6_OFFSET 8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C6_MASK 0xFF00
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C7_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C7_OFFSET 0
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C7_MASK 0xFF
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C8_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C8_OFFSET 24
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C8_MASK 0xFF000000
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C9_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C9_OFFSET 16
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C9_MASK 0xFF0000
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C10_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C10_OFFSET    8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C10_MASK 0xFF00
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C11_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C11_OFFSET    0
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C11_MASK 0xFF
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C12_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C12_OFFSET    24
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C12_MASK 0xFF000000
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C13_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C13_OFFSET    16
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C13_MASK 0xFF0000
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C14_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C14_OFFSET    8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C14_MASK 0xFF00
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C15_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C15_OFFSET    0
#define HH503_PHY_CFG_TX_ADD_WIN_40M_C15_MASK 0xFF
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C0_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C0_OFFSET 24
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C0_MASK 0xFF000000
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C1_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C1_OFFSET 16
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C1_MASK 0xFF0000
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C2_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C2_OFFSET 8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C2_MASK 0xFF00
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C3_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C3_OFFSET 0
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C3_MASK 0xFF
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C4_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C4_OFFSET 24
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C4_MASK 0xFF000000
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C5_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C5_OFFSET 16
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C5_MASK 0xFF0000
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C6_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C6_OFFSET 8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C6_MASK 0xFF00
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C7_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C7_OFFSET 0
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C7_MASK 0xFF
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C8_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C8_OFFSET 24
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C8_MASK 0xFF000000
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C9_LEN    8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C9_OFFSET 16
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C9_MASK 0xFF0000
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C10_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C10_OFFSET    8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C10_MASK 0xFF00
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C11_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C11_OFFSET    0
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C11_MASK 0xFF
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C12_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C12_OFFSET    24
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C12_MASK 0xFF000000
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C13_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C13_OFFSET    16
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C13_MASK 0xFF0000
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C14_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C14_OFFSET    8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C14_MASK 0xFF00
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C15_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C15_OFFSET    0
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C15_MASK 0xFF
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C16_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C16_OFFSET    24
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C16_MASK 0xFF000000
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C17_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C17_OFFSET    16
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C17_MASK 0xFF0000
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C18_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C18_OFFSET    8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C18_MASK 0xFF00
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C19_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C19_OFFSET    0
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C19_MASK 0xFF
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C20_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C20_OFFSET    24
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C20_MASK 0xFF000000
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C21_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C21_OFFSET    16
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C21_MASK 0xFF0000
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C22_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C22_OFFSET    8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C22_MASK 0xFF00
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C23_LEN   8
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C23_OFFSET    0
#define HH503_PHY_CFG_TX_ADD_WIN_80M_C23_MASK 0xFF
#define HH503_PHY_CFG_PHASE_ACCUM_LEN  21
#define HH503_PHY_CFG_PHASE_ACCUM_OFFSET   1
#define HH503_PHY_CFG_PHASE_ACCUM_MASK 0x3FFFFE
#define HH503_PHY_CFG_PHASE_ACCUM_SEL_LEN  1
#define HH503_PHY_CFG_PHASE_ACCUM_SEL_OFFSET   0
#define HH503_PHY_CFG_PHASE_ACCUM_SEL_MASK 0x1
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF00_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF00_0_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF00_0_MASK 0xFFF0000
#define HH503_PHY_CFG_TX0_IQ_MISMATCH_BYPASS_LEN   1
#define HH503_PHY_CFG_TX0_IQ_MISMATCH_BYPASS_OFFSET    12
#define HH503_PHY_CFG_TX0_IQ_MISMATCH_BYPASS_MASK 0x1000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF01_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF01_0_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF01_0_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF02_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF02_0_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF02_0_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF03_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF03_0_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF03_0_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF04_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF04_0_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF04_0_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF05_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF05_0_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF05_0_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF06_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF06_0_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF06_0_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF07_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF07_0_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF07_0_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF08_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF08_0_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF08_0_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF09_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF09_0_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF09_0_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF10_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF10_0_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF10_0_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF11_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF11_0_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF11_0_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF12_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF12_0_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF12_0_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF13_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF13_0_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF13_0_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF14_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF14_0_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF14_0_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF15_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF15_0_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF15_0_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF16_0_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF16_0_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF16_0_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF16_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF16_1_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF16_1_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF00_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF00_1_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF00_1_MASK 0xFFF0000
#define HH503_PHY_CFG_TX1_IQ_MISMATCH_BYPASS_LEN   1
#define HH503_PHY_CFG_TX1_IQ_MISMATCH_BYPASS_OFFSET    12
#define HH503_PHY_CFG_TX1_IQ_MISMATCH_BYPASS_MASK 0x1000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF01_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF01_1_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF01_1_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF02_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF02_1_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF02_1_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF03_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF03_1_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF03_1_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF04_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF04_1_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF04_1_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF05_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF05_1_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF05_1_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF06_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF06_1_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF06_1_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF07_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF07_1_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF07_1_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF08_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF08_1_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF08_1_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF09_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF09_1_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF09_1_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF10_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF10_1_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF10_1_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF11_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF11_1_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF11_1_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF12_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF12_1_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF12_1_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF13_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF13_1_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF13_1_MASK 0xFFF
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF14_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF14_1_OFFSET   16
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF14_1_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF15_1_LEN  12
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF15_1_OFFSET   0
#define HH503_PHY_CFG_TX_IQ_MISMATCH_COEF15_1_MASK 0xFFF
#define HH503_PHY_CFG_HE_SIFS_TIME_LEN 12
#define HH503_PHY_CFG_HE_SIFS_TIME_OFFSET  16
#define HH503_PHY_CFG_HE_SIFS_TIME_MASK 0xFFF0000
#define HH503_PHY_CFG_TX_OSIFS_RPT_BYPASS_LEN  1
#define HH503_PHY_CFG_TX_OSIFS_RPT_BYPASS_OFFSET   2
#define HH503_PHY_CFG_TX_OSIFS_RPT_BYPASS_MASK 0x4
#define HH503_PHY_CFG_TX_OSIFS_EN_BYPASS_LEN   1
#define HH503_PHY_CFG_TX_OSIFS_EN_BYPASS_OFFSET    1
#define HH503_PHY_CFG_TX_OSIFS_EN_BYPASS_MASK 0x2
#define HH503_PHY_CFG_HE_SIFS_TIMING_EN_LEN    1
#define HH503_PHY_CFG_HE_SIFS_TIMING_EN_OFFSET 0
#define HH503_PHY_CFG_HE_SIFS_TIMING_EN_MASK 0x1
#define HH503_PHY_CFG_HE_RX_RF_5G80_DLY_LEN    8
#define HH503_PHY_CFG_HE_RX_RF_5G80_DLY_OFFSET 24
#define HH503_PHY_CFG_HE_RX_RF_5G80_DLY_MASK 0xFF000000
#define HH503_PHY_CFG_HE_RX_RF_5G20_40_DLY_LEN 8
#define HH503_PHY_CFG_HE_RX_RF_5G20_40_DLY_OFFSET  16
#define HH503_PHY_CFG_HE_RX_RF_5G20_40_DLY_MASK 0xFF0000
#define HH503_PHY_CFG_HE_RX_RF_2G80_DLY_LEN    8
#define HH503_PHY_CFG_HE_RX_RF_2G80_DLY_OFFSET 8
#define HH503_PHY_CFG_HE_RX_RF_2G80_DLY_MASK 0xFF00
#define HH503_PHY_CFG_HE_RX_RF_2G20_40_DLY_LEN 8
#define HH503_PHY_CFG_HE_RX_RF_2G20_40_DLY_OFFSET  0
#define HH503_PHY_CFG_HE_RX_RF_2G20_40_DLY_MASK 0xFF
#define HH503_PHY_CFG_HE_TX_RF_5G80_DLY_LEN    8
#define HH503_PHY_CFG_HE_TX_RF_5G80_DLY_OFFSET 24
#define HH503_PHY_CFG_HE_TX_RF_5G80_DLY_MASK 0xFF000000
#define HH503_PHY_CFG_HE_TX_RF_5G20_40_DLY_LEN 8
#define HH503_PHY_CFG_HE_TX_RF_5G20_40_DLY_OFFSET  16
#define HH503_PHY_CFG_HE_TX_RF_5G20_40_DLY_MASK 0xFF0000
#define HH503_PHY_CFG_HE_TX_RF_2G80_DLY_LEN    8
#define HH503_PHY_CFG_HE_TX_RF_2G80_DLY_OFFSET 8
#define HH503_PHY_CFG_HE_TX_RF_2G80_DLY_MASK 0xFF00
#define HH503_PHY_CFG_HE_TX_RF_2G20_40_DLY_LEN 8
#define HH503_PHY_CFG_HE_TX_RF_2G20_40_DLY_OFFSET  0
#define HH503_PHY_CFG_HE_TX_RF_2G20_40_DLY_MASK 0xFF
#define HH503_PHY_CFG_MULTIPATH_SIFS_UP_LEN    1
#define HH503_PHY_CFG_MULTIPATH_SIFS_UP_OFFSET 30
#define HH503_PHY_CFG_MULTIPATH_SIFS_UP_MASK 0x40000000
#define HH503_PHY_CFG_RX_ABB_TI_MODE_LEN   2
#define HH503_PHY_CFG_RX_ABB_TI_MODE_OFFSET    28
#define HH503_PHY_CFG_RX_ABB_TI_MODE_MASK 0x30000000
#define HH503_PHY_CFG_HE_FTIMING_20M_DLY_LEN   12
#define HH503_PHY_CFG_HE_FTIMING_20M_DLY_OFFSET    16
#define HH503_PHY_CFG_HE_FTIMING_20M_DLY_MASK 0xFFF0000
#define HH503_PHY_CFG_HE_FTIMING_40M_DLY_LEN   12
#define HH503_PHY_CFG_HE_FTIMING_40M_DLY_OFFSET    0
#define HH503_PHY_CFG_HE_FTIMING_40M_DLY_MASK 0xFFF
#define HH503_PHY_CFG_HE_FTIMING_80M_DLY_LEN   12
#define HH503_PHY_CFG_HE_FTIMING_80M_DLY_OFFSET    0
#define HH503_PHY_CFG_HE_FTIMING_80M_DLY_MASK 0xFFF
#define HH503_PHY_CFG_HE_TX_STF_20M_DLY_LEN    8
#define HH503_PHY_CFG_HE_TX_STF_20M_DLY_OFFSET 24
#define HH503_PHY_CFG_HE_TX_STF_20M_DLY_MASK 0xFF000000
#define HH503_PHY_CFG_HE_TX_STF_40M_DLY_LEN    8
#define HH503_PHY_CFG_HE_TX_STF_40M_DLY_OFFSET 16
#define HH503_PHY_CFG_HE_TX_STF_40M_DLY_MASK 0xFF0000
#define HH503_PHY_CFG_HE_TX_STF_80M_DLY_LEN    8
#define HH503_PHY_CFG_HE_TX_STF_80M_DLY_OFFSET 8
#define HH503_PHY_CFG_HE_TX_STF_80M_DLY_MASK 0xFF00
#define HH503_PHY_CFG_HE_TX_DFE_20M_DLY_LEN    8
#define HH503_PHY_CFG_HE_TX_DFE_20M_DLY_OFFSET 0
#define HH503_PHY_CFG_HE_TX_DFE_20M_DLY_MASK 0xFF
#define HH503_PHY_CFG_HE_TX_DFE_40M_DLY_LEN    8
#define HH503_PHY_CFG_HE_TX_DFE_40M_DLY_OFFSET 24
#define HH503_PHY_CFG_HE_TX_DFE_40M_DLY_MASK 0xFF000000
#define HH503_PHY_CFG_HE_TX_DFE_80M_DLY_LEN    8
#define HH503_PHY_CFG_HE_TX_DFE_80M_DLY_OFFSET 16
#define HH503_PHY_CFG_HE_TX_DFE_80M_DLY_MASK 0xFF0000
#define HH503_PHY_CFG_HE_TX_ABB_DLY_LEN    8
#define HH503_PHY_CFG_HE_TX_ABB_DLY_OFFSET 8
#define HH503_PHY_CFG_HE_TX_ABB_DLY_MASK 0xFF00
#define HH503_PHY_CFG_HE_RX_ABB_DLY_LEN    8
#define HH503_PHY_CFG_HE_RX_ABB_DLY_OFFSET 0
#define HH503_PHY_CFG_HE_RX_ABB_DLY_MASK 0xFF
#define HH503_PHY_CFG_TX_SCO_U1_CH0_LEN    26
#define HH503_PHY_CFG_TX_SCO_U1_CH0_OFFSET 0
#define HH503_PHY_CFG_TX_SCO_U1_CH0_MASK 0x3FFFFFF
#define HH503_PHY_CFG_TX_SCO_U2_CH0_LEN    26
#define HH503_PHY_CFG_TX_SCO_U2_CH0_OFFSET 0
#define HH503_PHY_CFG_TX_SCO_U2_CH0_MASK 0x3FFFFFF
#define HH503_PHY_CFG_TX_SCO_U1_CH1_LEN    26
#define HH503_PHY_CFG_TX_SCO_U1_CH1_OFFSET 0
#define HH503_PHY_CFG_TX_SCO_U1_CH1_MASK 0x3FFFFFF
#define HH503_PHY_CFG_TX_SCO_U2_CH1_LEN    26
#define HH503_PHY_CFG_TX_SCO_U2_CH1_OFFSET 0
#define HH503_PHY_CFG_TX_SCO_U2_CH1_MASK 0x3FFFFFF
#define HH503_PHY_CFG_VHT_2SS_PILOT_BYPASS_LEN 1
#define HH503_PHY_CFG_VHT_2SS_PILOT_BYPASS_OFFSET  30
#define HH503_PHY_CFG_VHT_2SS_PILOT_BYPASS_MASK 0x40000000
#define HH503_PHY_CFG_NOISE_COMB_EN_LEN    1
#define HH503_PHY_CFG_NOISE_COMB_EN_OFFSET 29
#define HH503_PHY_CFG_NOISE_COMB_EN_MASK 0x20000000
#define HH503_PHY_CFG_LEGA_REFINE_EN_LEN   1
#define HH503_PHY_CFG_LEGA_REFINE_EN_OFFSET    28
#define HH503_PHY_CFG_LEGA_REFINE_EN_MASK 0x10000000
#define HH503_PHY_CFG_ACC_SYMB_NUM_LEN 3
#define HH503_PHY_CFG_ACC_SYMB_NUM_OFFSET  25
#define HH503_PHY_CFG_ACC_SYMB_NUM_MASK 0xE000000
#define HH503_PHY_CFG_ACC_SYMB_NUM_HE_LEN  3
#define HH503_PHY_CFG_ACC_SYMB_NUM_HE_OFFSET   22
#define HH503_PHY_CFG_ACC_SYMB_NUM_HE_MASK 0x1C00000
#define HH503_PHY_CFG_ACC_SYMB_NUM_MCS0_LEN    3
#define HH503_PHY_CFG_ACC_SYMB_NUM_MCS0_OFFSET 19
#define HH503_PHY_CFG_ACC_SYMB_NUM_MCS0_MASK 0x380000
#define HH503_PHY_CFG_USE_ACC_SYM_NO_LEN   4
#define HH503_PHY_CFG_USE_ACC_SYM_NO_OFFSET    15
#define HH503_PHY_CFG_USE_ACC_SYM_NO_MASK 0x78000
#define HH503_PHY_CFG_DDC_EN_LEN   1
#define HH503_PHY_CFG_DDC_EN_OFFSET    14
#define HH503_PHY_CFG_DDC_EN_MASK 0x4000
#define HH503_PHY_CFG_DDC_QRD_INTVAL_LEN   4
#define HH503_PHY_CFG_DDC_QRD_INTVAL_OFFSET    10
#define HH503_PHY_CFG_DDC_QRD_INTVAL_MASK 0x3C00
#define HH503_PHY_CFG_DDC_QRD_INTVAL_HE_LEN    4
#define HH503_PHY_CFG_DDC_QRD_INTVAL_HE_OFFSET 6
#define HH503_PHY_CFG_DDC_QRD_INTVAL_HE_MASK 0x3C0
#define HH503_PHY_CFG_DDC_ALPHA_COEF_LEN   2
#define HH503_PHY_CFG_DDC_ALPHA_COEF_OFFSET    4
#define HH503_PHY_CFG_DDC_ALPHA_COEF_MASK 0x30
#define HH503_PHY_CFG_SMOOTH_CTRL_LEN  2
#define HH503_PHY_CFG_SMOOTH_CTRL_OFFSET   2
#define HH503_PHY_CFG_SMOOTH_CTRL_MASK 0xC
#define HH503_PHY_CFG_SMOOTH_BW_1RANGE_LEN 4
#define HH503_PHY_CFG_SMOOTH_BW_1RANGE_OFFSET  24
#define HH503_PHY_CFG_SMOOTH_BW_1RANGE_MASK 0xF000000
#define HH503_PHY_CFG_SMOOTH_BW_0RANGE_LEN 4
#define HH503_PHY_CFG_SMOOTH_BW_0RANGE_OFFSET  20
#define HH503_PHY_CFG_SMOOTH_BW_0RANGE_MASK 0xF00000
#define HH503_PHY_CFG_SMOOTH_1STS_1TH_LEN  5
#define HH503_PHY_CFG_SMOOTH_1STS_1TH_OFFSET   15
#define HH503_PHY_CFG_SMOOTH_1STS_1TH_MASK 0xF8000
#define HH503_PHY_CFG_SMOOTH_1STS_0TH_LEN  5
#define HH503_PHY_CFG_SMOOTH_1STS_0TH_OFFSET   10
#define HH503_PHY_CFG_SMOOTH_1STS_0TH_MASK 0x7C00
#define HH503_PHY_CFG_SMOOTH_BW_1TH_LEN    5
#define HH503_PHY_CFG_SMOOTH_BW_1TH_OFFSET 5
#define HH503_PHY_CFG_SMOOTH_BW_1TH_MASK 0x3E0
#define HH503_PHY_CFG_SMOOTH_BW_0TH_LEN    5
#define HH503_PHY_CFG_SMOOTH_BW_0TH_OFFSET 0
#define HH503_PHY_CFG_SMOOTH_BW_0TH_MASK 0x1F
#define HH503_PHY_CFG_SMOOTH_COEF1_NW_LEN  11
#define HH503_PHY_CFG_SMOOTH_COEF1_NW_OFFSET   16
#define HH503_PHY_CFG_SMOOTH_COEF1_NW_MASK 0x7FF0000
#define HH503_PHY_CFG_SMOOTH_COEF0_NW_LEN  11
#define HH503_PHY_CFG_SMOOTH_COEF0_NW_OFFSET   0
#define HH503_PHY_CFG_SMOOTH_COEF0_NW_MASK 0x7FF
#define HH503_PHY_CFG_SMOOTH_COEF3_NW_LEN  11
#define HH503_PHY_CFG_SMOOTH_COEF3_NW_OFFSET   16
#define HH503_PHY_CFG_SMOOTH_COEF3_NW_MASK 0x7FF0000
#define HH503_PHY_CFG_SMOOTH_COEF2_NW_LEN  11
#define HH503_PHY_CFG_SMOOTH_COEF2_NW_OFFSET   0
#define HH503_PHY_CFG_SMOOTH_COEF2_NW_MASK 0x7FF
#define HH503_PHY_CFG_SMOOTH_COEF1_BW_LEN  11
#define HH503_PHY_CFG_SMOOTH_COEF1_BW_OFFSET   16
#define HH503_PHY_CFG_SMOOTH_COEF1_BW_MASK 0x7FF0000
#define HH503_PHY_CFG_SMOOTH_COEF0_BW_LEN  11
#define HH503_PHY_CFG_SMOOTH_COEF0_BW_OFFSET   0
#define HH503_PHY_CFG_SMOOTH_COEF0_BW_MASK 0x7FF
#define HH503_PHY_CFG_SMOOTH_COEF3_BW_LEN  11
#define HH503_PHY_CFG_SMOOTH_COEF3_BW_OFFSET   16
#define HH503_PHY_CFG_SMOOTH_COEF3_BW_MASK 0x7FF0000
#define HH503_PHY_CFG_SMOOTH_COEF2_BW_LEN  11
#define HH503_PHY_CFG_SMOOTH_COEF2_BW_OFFSET   0
#define HH503_PHY_CFG_SMOOTH_COEF2_BW_MASK 0x7FF
#define HH503_PHY_CFG_SMOOTH_MCS_THRD_LEN  6
#define HH503_PHY_CFG_SMOOTH_MCS_THRD_OFFSET   25
#define HH503_PHY_CFG_SMOOTH_MCS_THRD_MASK 0x7E000000
#define HH503_PHY_CFG_SMOOTH_SYM_LEN_EN_LEN    1
#define HH503_PHY_CFG_SMOOTH_SYM_LEN_EN_OFFSET 24
#define HH503_PHY_CFG_SMOOTH_SYM_LEN_EN_MASK 0x1000000
#define HH503_PHY_CFG_SMOOTH_SYM_LEN_THRD_SHORTGI_LEN  8
#define HH503_PHY_CFG_SMOOTH_SYM_LEN_THRD_SHORTGI_OFFSET   16
#define HH503_PHY_CFG_SMOOTH_SYM_LEN_THRD_SHORTGI_MASK 0xFF0000
#define HH503_PHY_CFG_SMOOTH_SYM_LEN_THRD_LEN  8
#define HH503_PHY_CFG_SMOOTH_SYM_LEN_THRD_OFFSET   8
#define HH503_PHY_CFG_SMOOTH_SYM_LEN_THRD_MASK 0xFF00
#define HH503_PHY_CFG_FFT_WIN_ADJ_EN_LEN   1
#define HH503_PHY_CFG_FFT_WIN_ADJ_EN_OFFSET    4
#define HH503_PHY_CFG_FFT_WIN_ADJ_EN_MASK 0x10
#define HH503_PHY_CFG_MULTPATH_EN_LEN  1
#define HH503_PHY_CFG_MULTPATH_EN_OFFSET   3
#define HH503_PHY_CFG_MULTPATH_EN_MASK 0x8
#define HH503_PHY_CFG_FFT_WIN_ADJ_SMOOTH_BPS_LEN   1
#define HH503_PHY_CFG_FFT_WIN_ADJ_SMOOTH_BPS_OFFSET    2
#define HH503_PHY_CFG_FFT_WIN_ADJ_SMOOTH_BPS_MASK 0x4
#define HH503_PHY_CFG_CLK160M_EN_LEN   1
#define HH503_PHY_CFG_CLK160M_EN_OFFSET    1
#define HH503_PHY_CFG_CLK160M_EN_MASK 0x2
#define HH503_PHY_CFG_SHORTGI_IFFT_EN_LEN  1
#define HH503_PHY_CFG_SHORTGI_IFFT_EN_OFFSET   0
#define HH503_PHY_CFG_SHORTGI_IFFT_EN_MASK 0x1
#define HH503_PHY_CFG_FFT_WIN_OFFSET_SHORT_GI_LEN  4
#define HH503_PHY_CFG_FFT_WIN_OFFSET_SHORT_GI_OFFSET   28
#define HH503_PHY_CFG_FFT_WIN_OFFSET_SHORT_GI_MASK 0xF0000000
#define HH503_PHY_CFG_FFT_WIN_OFFSET_NORMAL_GI_LEN 4
#define HH503_PHY_CFG_FFT_WIN_OFFSET_NORMAL_GI_OFFSET  24
#define HH503_PHY_CFG_FFT_WIN_OFFSET_NORMAL_GI_MASK 0xF000000
#define HH503_PHY_CFG_FFT_WIN_OFFSET_HEGI1_LEN 8
#define HH503_PHY_CFG_FFT_WIN_OFFSET_HEGI1_OFFSET  16
#define HH503_PHY_CFG_FFT_WIN_OFFSET_HEGI1_MASK 0xFF0000
#define HH503_PHY_CFG_FFT_WIN_OFFSET_HEGI2_LEN 8
#define HH503_PHY_CFG_FFT_WIN_OFFSET_HEGI2_OFFSET  8
#define HH503_PHY_CFG_FFT_WIN_OFFSET_HEGI2_MASK 0xFF00
#define HH503_PHY_CFG_FFT_WIN_OFFSET_HEGI4_LEN 8
#define HH503_PHY_CFG_FFT_WIN_OFFSET_HEGI4_OFFSET  0
#define HH503_PHY_CFG_FFT_WIN_OFFSET_HEGI4_MASK 0xFF
#define HH503_PHY_CFG_HT_IMPV_SEL_LEN  1
#define HH503_PHY_CFG_HT_IMPV_SEL_OFFSET   20
#define HH503_PHY_CFG_HT_IMPV_SEL_MASK 0x100000
#define HH503_PHY_CFG_IMPV_SWITCH_SHIFT_SEL_LEN    3
#define HH503_PHY_CFG_IMPV_SWITCH_SHIFT_SEL_OFFSET 16
#define HH503_PHY_CFG_IMPV_SWITCH_SHIFT_SEL_MASK 0x70000
#define HH503_PHY_CFG_IMPV_SWITCH_PH_EN_LEN    1
#define HH503_PHY_CFG_IMPV_SWITCH_PH_EN_OFFSET 12
#define HH503_PHY_CFG_IMPV_SWITCH_PH_EN_MASK 0x1000
#define HH503_PHY_CFG_IMPV_CE_CTRL_LEN 2
#define HH503_PHY_CFG_IMPV_CE_CTRL_OFFSET  8
#define HH503_PHY_CFG_IMPV_CE_CTRL_MASK 0x300
#define HH503_PHY_CFG_IMPV_SWITCH_MCS5_TH_LEN  6
#define HH503_PHY_CFG_IMPV_SWITCH_MCS5_TH_OFFSET   0
#define HH503_PHY_CFG_IMPV_SWITCH_MCS5_TH_MASK 0x3F
#define HH503_PHY_CFG_IMPV_SWITCH_MCS4_TH_LEN  6
#define HH503_PHY_CFG_IMPV_SWITCH_MCS4_TH_OFFSET   24
#define HH503_PHY_CFG_IMPV_SWITCH_MCS4_TH_MASK 0x3F000000
#define HH503_PHY_CFG_IMPV_SWITCH_MCS3_TH_LEN  6
#define HH503_PHY_CFG_IMPV_SWITCH_MCS3_TH_OFFSET   18
#define HH503_PHY_CFG_IMPV_SWITCH_MCS3_TH_MASK 0xFC0000
#define HH503_PHY_CFG_IMPV_SWITCH_MCS2_TH_LEN  6
#define HH503_PHY_CFG_IMPV_SWITCH_MCS2_TH_OFFSET   12
#define HH503_PHY_CFG_IMPV_SWITCH_MCS2_TH_MASK 0x3F000
#define HH503_PHY_CFG_IMPV_SWITCH_MCS1_TH_LEN  6
#define HH503_PHY_CFG_IMPV_SWITCH_MCS1_TH_OFFSET   6
#define HH503_PHY_CFG_IMPV_SWITCH_MCS1_TH_MASK 0xFC0
#define HH503_PHY_CFG_IMPV_SWITCH_MCS0_TH_LEN  6
#define HH503_PHY_CFG_IMPV_SWITCH_MCS0_TH_OFFSET   0
#define HH503_PHY_CFG_IMPV_SWITCH_MCS0_TH_MASK 0x3F
#define HH503_PHY_CFG_IMPV_SWITCH_PH_MCS34_TH_LEN  9
#define HH503_PHY_CFG_IMPV_SWITCH_PH_MCS34_TH_OFFSET   18
#define HH503_PHY_CFG_IMPV_SWITCH_PH_MCS34_TH_MASK 0x7FC0000
#define HH503_PHY_CFG_IMPV_SWITCH_PH_MCS12_TH_LEN  9
#define HH503_PHY_CFG_IMPV_SWITCH_PH_MCS12_TH_OFFSET   9
#define HH503_PHY_CFG_IMPV_SWITCH_PH_MCS12_TH_MASK 0x3FE00
#define HH503_PHY_CFG_IMPV_SWITCH_PH_MCS0_TH_LEN   9
#define HH503_PHY_CFG_IMPV_SWITCH_PH_MCS0_TH_OFFSET    0
#define HH503_PHY_CFG_IMPV_SWITCH_PH_MCS0_TH_MASK 0x1FF
#define HH503_PHY_CFG_IMPV_SWITCH_PH_MCS89_TH_LEN  9
#define HH503_PHY_CFG_IMPV_SWITCH_PH_MCS89_TH_OFFSET   9
#define HH503_PHY_CFG_IMPV_SWITCH_PH_MCS89_TH_MASK 0x3FE00
#define HH503_PHY_CFG_IMPV_SWITCH_PH_MCS567_TH_LEN 9
#define HH503_PHY_CFG_IMPV_SWITCH_PH_MCS567_TH_OFFSET  0
#define HH503_PHY_CFG_IMPV_SWITCH_PH_MCS567_TH_MASK 0x1FF
#define HH503_PHY_CFG_FREQ_TRACK_BPS_LEN   1
#define HH503_PHY_CFG_FREQ_TRACK_BPS_OFFSET    11
#define HH503_PHY_CFG_FREQ_TRACK_BPS_MASK 0x800
#define HH503_PHY_CFG_FT_KINT2_SFT_LEN 3
#define HH503_PHY_CFG_FT_KINT2_SFT_OFFSET  8
#define HH503_PHY_CFG_FT_KINT2_SFT_MASK 0x700
#define HH503_PHY_CFG_FT_KI2_SFT_LEN   4
#define HH503_PHY_CFG_FT_KI2_SFT_OFFSET    4
#define HH503_PHY_CFG_FT_KI2_SFT_MASK 0xF0
#define HH503_PHY_CFG_FT_KP2_SFT_LEN   4
#define HH503_PHY_CFG_FT_KP2_SFT_OFFSET    0
#define HH503_PHY_CFG_FT_KP2_SFT_MASK 0xF
#define HH503_PHY_CFG_FT_KINT1_SFT_LEN 3
#define HH503_PHY_CFG_FT_KINT1_SFT_OFFSET  27
#define HH503_PHY_CFG_FT_KINT1_SFT_MASK 0x38000000
#define HH503_PHY_CFG_FT_KI1_SFT_LEN   4
#define HH503_PHY_CFG_FT_KI1_SFT_OFFSET    23
#define HH503_PHY_CFG_FT_KI1_SFT_MASK 0x7800000
#define HH503_PHY_CFG_FT_KP1_SFT_LEN   4
#define HH503_PHY_CFG_FT_KP1_SFT_OFFSET    19
#define HH503_PHY_CFG_FT_KP1_SFT_MASK 0x780000
#define HH503_PHY_CFG_FT_KINT0_SFT_LEN 3
#define HH503_PHY_CFG_FT_KINT0_SFT_OFFSET  16
#define HH503_PHY_CFG_FT_KINT0_SFT_MASK 0x70000
#define HH503_PHY_CFG_FT_KI0_SFT_LEN   4
#define HH503_PHY_CFG_FT_KI0_SFT_OFFSET    12
#define HH503_PHY_CFG_FT_KI0_SFT_MASK 0xF000
#define HH503_PHY_CFG_FT_KP0_SFT_LEN   4
#define HH503_PHY_CFG_FT_KP0_SFT_OFFSET    8
#define HH503_PHY_CFG_FT_KP0_SFT_MASK 0xF00
#define HH503_PHY_CFG_FT_2ND_TH_LEN    4
#define HH503_PHY_CFG_FT_2ND_TH_OFFSET 4
#define HH503_PHY_CFG_FT_2ND_TH_MASK 0xF0
#define HH503_PHY_CFG_FT_1ST_TH_LEN    4
#define HH503_PHY_CFG_FT_1ST_TH_OFFSET 0
#define HH503_PHY_CFG_FT_1ST_TH_MASK 0xF
#define HH503_PHY_CFG_NOISE_SMOOTH_CORRECT_COEF_LEN    4
#define HH503_PHY_CFG_NOISE_SMOOTH_CORRECT_COEF_OFFSET 8
#define HH503_PHY_CFG_NOISE_SMOOTH_CORRECT_COEF_MASK 0xF00
#define HH503_PHY_CFG_NOISE_2ND_ADJ_HT_EN_LEN  1
#define HH503_PHY_CFG_NOISE_2ND_ADJ_HT_EN_OFFSET   6
#define HH503_PHY_CFG_NOISE_2ND_ADJ_HT_EN_MASK 0x40
#define HH503_PHY_CFG_NOISE_2ND_ADJ_NONHT_EN_LEN   1
#define HH503_PHY_CFG_NOISE_2ND_ADJ_NONHT_EN_OFFSET    5
#define HH503_PHY_CFG_NOISE_2ND_ADJ_NONHT_EN_MASK 0x20
#define HH503_PHY_CFG_NOISE_2ND_ADJ_AGC_EN_LEN 1
#define HH503_PHY_CFG_NOISE_2ND_ADJ_AGC_EN_OFFSET  4
#define HH503_PHY_CFG_NOISE_2ND_ADJ_AGC_EN_MASK 0x10
#define HH503_PHY_CFG_IIR_SHIFT_NOISE_LEN  4
#define HH503_PHY_CFG_IIR_SHIFT_NOISE_OFFSET   0
#define HH503_PHY_CFG_IIR_SHIFT_NOISE_MASK 0xF
#define HH503_PHY_CFG_NOISE_40M_CORRECT_0COEF_LEN  5
#define HH503_PHY_CFG_NOISE_40M_CORRECT_0COEF_OFFSET   24
#define HH503_PHY_CFG_NOISE_40M_CORRECT_0COEF_MASK 0x1F000000
#define HH503_PHY_CFG_NOISE_20M_CORRECT_2COEF_LEN  5
#define HH503_PHY_CFG_NOISE_20M_CORRECT_2COEF_OFFSET   16
#define HH503_PHY_CFG_NOISE_20M_CORRECT_2COEF_MASK 0x1F0000
#define HH503_PHY_CFG_NOISE_20M_CORRECT_1COEF_LEN  5
#define HH503_PHY_CFG_NOISE_20M_CORRECT_1COEF_OFFSET   8
#define HH503_PHY_CFG_NOISE_20M_CORRECT_1COEF_MASK 0x1F00
#define HH503_PHY_CFG_NOISE_20M_CORRECT_0COEF_LEN  5
#define HH503_PHY_CFG_NOISE_20M_CORRECT_0COEF_OFFSET   0
#define HH503_PHY_CFG_NOISE_20M_CORRECT_0COEF_MASK 0x1F
#define HH503_PHY_CFG_NOISE_80M_CORRECT_1COEF_LEN  5
#define HH503_PHY_CFG_NOISE_80M_CORRECT_1COEF_OFFSET   24
#define HH503_PHY_CFG_NOISE_80M_CORRECT_1COEF_MASK 0x1F000000
#define HH503_PHY_CFG_NOISE_80M_CORRECT_0COEF_LEN  5
#define HH503_PHY_CFG_NOISE_80M_CORRECT_0COEF_OFFSET   16
#define HH503_PHY_CFG_NOISE_80M_CORRECT_0COEF_MASK 0x1F0000
#define HH503_PHY_CFG_NOISE_40M_CORRECT_2COEF_LEN  5
#define HH503_PHY_CFG_NOISE_40M_CORRECT_2COEF_OFFSET   8
#define HH503_PHY_CFG_NOISE_40M_CORRECT_2COEF_MASK 0x1F00
#define HH503_PHY_CFG_NOISE_40M_CORRECT_1COEF_LEN  5
#define HH503_PHY_CFG_NOISE_40M_CORRECT_1COEF_OFFSET   0
#define HH503_PHY_CFG_NOISE_40M_CORRECT_1COEF_MASK 0x1F
#define HH503_PHY_CFG_NOISE_160M_CORRECT_2COEF_LEN 5
#define HH503_PHY_CFG_NOISE_160M_CORRECT_2COEF_OFFSET  24
#define HH503_PHY_CFG_NOISE_160M_CORRECT_2COEF_MASK 0x1F000000
#define HH503_PHY_CFG_NOISE_160M_CORRECT_1COEF_LEN 5
#define HH503_PHY_CFG_NOISE_160M_CORRECT_1COEF_OFFSET  16
#define HH503_PHY_CFG_NOISE_160M_CORRECT_1COEF_MASK 0x1F0000
#define HH503_PHY_CFG_NOISE_160M_CORRECT_0COEF_LEN 5
#define HH503_PHY_CFG_NOISE_160M_CORRECT_0COEF_OFFSET  8
#define HH503_PHY_CFG_NOISE_160M_CORRECT_0COEF_MASK 0x1F00
#define HH503_PHY_CFG_NOISE_80M_CORRECT_2COEF_LEN  5
#define HH503_PHY_CFG_NOISE_80M_CORRECT_2COEF_OFFSET   0
#define HH503_PHY_CFG_NOISE_80M_CORRECT_2COEF_MASK 0x1F
#define HH503_PHY_CFG_USED_SIGNAL_TYPE_LEN 2
#define HH503_PHY_CFG_USED_SIGNAL_TYPE_OFFSET  14
#define HH503_PHY_CFG_USED_SIGNAL_TYPE_MASK 0xC000
#define HH503_PHY_CFG_ROTATE_PHASE_RATE_LEN    6
#define HH503_PHY_CFG_ROTATE_PHASE_RATE_OFFSET 8
#define HH503_PHY_CFG_ROTATE_PHASE_RATE_MASK 0x3F00
#define HH503_PHY_CFG_PREHE_PILOT_RATIO_LEN    6
#define HH503_PHY_CFG_PREHE_PILOT_RATIO_OFFSET 0
#define HH503_PHY_CFG_PREHE_PILOT_RATIO_MASK 0x3F
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM3_LEN  8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM3_OFFSET   24
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM3_MASK 0xFF000000
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM2_LEN  8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM2_OFFSET   16
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM2_MASK 0xFF0000
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM1_LEN  8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM1_OFFSET   8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM1_MASK 0xFF00
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM0_LEN  8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM0_OFFSET   0
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM0_MASK 0xFF
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM7_LEN  8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM7_OFFSET   24
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM7_MASK 0xFF000000
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM6_LEN  8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM6_OFFSET   16
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM6_MASK 0xFF0000
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM5_LEN  8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM5_OFFSET   8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM5_MASK 0xFF00
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM4_LEN  8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM4_OFFSET   0
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM4_MASK 0xFF
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM11_LEN 8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM11_OFFSET  24
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM11_MASK 0xFF000000
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM10_LEN 8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM10_OFFSET  16
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM10_MASK 0xFF0000
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM9_LEN  8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM9_OFFSET   8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM9_MASK 0xFF00
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM8_LEN  8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM8_OFFSET   0
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM8_MASK 0xFF
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM15_LEN 8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM15_OFFSET  24
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM15_MASK 0xFF000000
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM14_LEN 8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM14_OFFSET  16
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM14_MASK 0xFF0000
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM13_LEN 8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM13_OFFSET  8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM13_MASK 0xFF00
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM12_LEN 8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM12_OFFSET  0
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM12_MASK 0xFF
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM19_LEN 8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM19_OFFSET  24
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM19_MASK 0xFF000000
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM18_LEN 8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM18_OFFSET  16
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM18_MASK 0xFF0000
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM17_LEN 8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM17_OFFSET  8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM17_MASK 0xFF00
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM16_LEN 8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM16_OFFSET  0
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM16_MASK 0xFF
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM21_LEN 8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM21_OFFSET  8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM21_MASK 0xFF00
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM20_LEN 8
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM20_OFFSET  0
#define HH503_PHY_CFG_PHASE_MULT_VAL_SYM20_MASK 0xFF
#define HH503_PHY_CFG_SNR_THRD_LEN 5
#define HH503_PHY_CFG_SNR_THRD_OFFSET  24
#define HH503_PHY_CFG_SNR_THRD_MASK 0x1F000000
#define HH503_PHY_CFG_SCAFAC_MOD3NOT0_LEN  4
#define HH503_PHY_CFG_SCAFAC_MOD3NOT0_OFFSET   20
#define HH503_PHY_CFG_SCAFAC_MOD3NOT0_MASK 0xF00000
#define HH503_PHY_CFG_SCAFAC_PARITY_ERR_LEN    4
#define HH503_PHY_CFG_SCAFAC_PARITY_ERR_OFFSET 16
#define HH503_PHY_CFG_SCAFAC_PARITY_ERR_MASK 0xF0000
#define HH503_PHY_CFG_SCAFAC_NOT6M_LOWSNR_LEN  4
#define HH503_PHY_CFG_SCAFAC_NOT6M_LOWSNR_OFFSET   12
#define HH503_PHY_CFG_SCAFAC_NOT6M_LOWSNR_MASK 0xF000
#define HH503_PHY_CFG_SCAFAC_NOT6M_HIGHSNR_LEN 4
#define HH503_PHY_CFG_SCAFAC_NOT6M_HIGHSNR_OFFSET  8
#define HH503_PHY_CFG_SCAFAC_NOT6M_HIGHSNR_MASK 0xF00
#define HH503_PHY_CFG_SCAFAC_LOWSNR_LEN    4
#define HH503_PHY_CFG_SCAFAC_LOWSNR_OFFSET 4
#define HH503_PHY_CFG_SCAFAC_LOWSNR_MASK 0xF0
#define HH503_PHY_CFG_SCAFAC_HIGHSNR_LEN   4
#define HH503_PHY_CFG_SCAFAC_HIGHSNR_OFFSET    0
#define HH503_PHY_CFG_SCAFAC_HIGHSNR_MASK 0xF
#define HH503_PHY_CFG_RATIO_HIGHSNR_LEN    4
#define HH503_PHY_CFG_RATIO_HIGHSNR_OFFSET 20
#define HH503_PHY_CFG_RATIO_HIGHSNR_MASK 0xF00000
#define HH503_PHY_CFG_GF_DET_THRD_LEN  3
#define HH503_PHY_CFG_GF_DET_THRD_OFFSET   17
#define HH503_PHY_CFG_GF_DET_THRD_MASK 0xE0000
#define HH503_PHY_CFG_SNR_THRD2_LEN    5
#define HH503_PHY_CFG_SNR_THRD2_OFFSET 12
#define HH503_PHY_CFG_SNR_THRD2_MASK 0x1F000
#define HH503_PHY_CFG_THRD_SIDE_PARITY_ERR_LEN 4
#define HH503_PHY_CFG_THRD_SIDE_PARITY_ERR_OFFSET  8
#define HH503_PHY_CFG_THRD_SIDE_PARITY_ERR_MASK 0xF00
#define HH503_PHY_CFG_THRD_SIDE_NOT6M_LEN  4
#define HH503_PHY_CFG_THRD_SIDE_NOT6M_OFFSET   4
#define HH503_PHY_CFG_THRD_SIDE_NOT6M_MASK 0xF0
#define HH503_PHY_CFG_THRD_SIDE_LEN    4
#define HH503_PHY_CFG_THRD_SIDE_OFFSET 0
#define HH503_PHY_CFG_THRD_SIDE_MASK 0xF
#define HH503_PHY_CFG_DYNAMIC_FFT_PRI20_FORCE_EN_LEN   1
#define HH503_PHY_CFG_DYNAMIC_FFT_PRI20_FORCE_EN_OFFSET    7
#define HH503_PHY_CFG_DYNAMIC_FFT_PRI20_FORCE_EN_MASK 0x80
#define HH503_PHY_CFG_DYNAMIC_FFT_RU_FORCE_EN_LEN  1
#define HH503_PHY_CFG_DYNAMIC_FFT_RU_FORCE_EN_OFFSET   6
#define HH503_PHY_CFG_DYNAMIC_FFT_RU_FORCE_EN_MASK 0x40
#define HH503_PHY_CFG_DYNAMIC_FFT_HLTF_FORCE_EN_LEN    1
#define HH503_PHY_CFG_DYNAMIC_FFT_HLTF_FORCE_EN_OFFSET 5
#define HH503_PHY_CFG_DYNAMIC_FFT_HLTF_FORCE_EN_MASK 0x20
#define HH503_PHY_CFG_DYNAMIC_FFT_LLTF_FORCE_EN_LEN    1
#define HH503_PHY_CFG_DYNAMIC_FFT_LLTF_FORCE_EN_OFFSET 4
#define HH503_PHY_CFG_DYNAMIC_FFT_LLTF_FORCE_EN_MASK 0x10
#define HH503_PHY_CFG_DYNAMIC_FFT_RU_EN_LEN    1
#define HH503_PHY_CFG_DYNAMIC_FFT_RU_EN_OFFSET 2
#define HH503_PHY_CFG_DYNAMIC_FFT_RU_EN_MASK 0x4
#define HH503_PHY_CFG_DYNAMIC_FFT_HLTF_EN_LEN  1
#define HH503_PHY_CFG_DYNAMIC_FFT_HLTF_EN_OFFSET   1
#define HH503_PHY_CFG_DYNAMIC_FFT_HLTF_EN_MASK 0x2
#define HH503_PHY_CFG_DYNAMIC_FFT_LLTF_EN_LEN  1
#define HH503_PHY_CFG_DYNAMIC_FFT_LLTF_EN_OFFSET   0
#define HH503_PHY_CFG_DYNAMIC_FFT_LLTF_EN_MASK 0x1
#define HH503_PHY_CFG_DYNAMIC_FFT_PRI20_FORCE_1ANT_LEN 3
#define HH503_PHY_CFG_DYNAMIC_FFT_PRI20_FORCE_1ANT_OFFSET  28
#define HH503_PHY_CFG_DYNAMIC_FFT_PRI20_FORCE_1ANT_MASK 0x70000000
#define HH503_PHY_CFG_DYNAMIC_FFT_PRI20_FORCE_0ANT_LEN 3
#define HH503_PHY_CFG_DYNAMIC_FFT_PRI20_FORCE_0ANT_OFFSET  24
#define HH503_PHY_CFG_DYNAMIC_FFT_PRI20_FORCE_0ANT_MASK 0x7000000
#define HH503_PHY_CFG_DYNAMIC_FFT_RU_FORCE_1ANT_LEN    3
#define HH503_PHY_CFG_DYNAMIC_FFT_RU_FORCE_1ANT_OFFSET 20
#define HH503_PHY_CFG_DYNAMIC_FFT_RU_FORCE_1ANT_MASK 0x700000
#define HH503_PHY_CFG_DYNAMIC_FFT_RU_FORCE_0ANT_LEN    3
#define HH503_PHY_CFG_DYNAMIC_FFT_RU_FORCE_0ANT_OFFSET 16
#define HH503_PHY_CFG_DYNAMIC_FFT_RU_FORCE_0ANT_MASK 0x70000
#define HH503_PHY_CFG_DYNAMIC_FFT_HLTF_FORCE_1ANT_LEN  3
#define HH503_PHY_CFG_DYNAMIC_FFT_HLTF_FORCE_1ANT_OFFSET   12
#define HH503_PHY_CFG_DYNAMIC_FFT_HLTF_FORCE_1ANT_MASK 0x7000
#define HH503_PHY_CFG_DYNAMIC_FFT_HLTF_FORCE_0ANT_LEN  3
#define HH503_PHY_CFG_DYNAMIC_FFT_HLTF_FORCE_0ANT_OFFSET   8
#define HH503_PHY_CFG_DYNAMIC_FFT_HLTF_FORCE_0ANT_MASK 0x700
#define HH503_PHY_CFG_DYNAMIC_FFT_LLTF_FORCE_1ANT_LEN  3
#define HH503_PHY_CFG_DYNAMIC_FFT_LLTF_FORCE_1ANT_OFFSET   4
#define HH503_PHY_CFG_DYNAMIC_FFT_LLTF_FORCE_1ANT_MASK 0x70
#define HH503_PHY_CFG_DYNAMIC_FFT_LLTF_FORCE_0ANT_LEN  3
#define HH503_PHY_CFG_DYNAMIC_FFT_LLTF_FORCE_0ANT_OFFSET   0
#define HH503_PHY_CFG_DYNAMIC_FFT_LLTF_FORCE_0ANT_MASK 0x7
#define HH503_PHY_CFG_MAX_AVG_SHIFT_LEN    4
#define HH503_PHY_CFG_MAX_AVG_SHIFT_OFFSET 24
#define HH503_PHY_CFG_MAX_AVG_SHIFT_MASK 0xF000000
#define HH503_PHY_CFG_MARGIN_1FACTOR_LEN   5
#define HH503_PHY_CFG_MARGIN_1FACTOR_OFFSET    16
#define HH503_PHY_CFG_MARGIN_1FACTOR_MASK 0x1F0000
#define HH503_PHY_CFG_MARGIN_0FACTOR_LEN   6
#define HH503_PHY_CFG_MARGIN_0FACTOR_OFFSET    8
#define HH503_PHY_CFG_MARGIN_0FACTOR_MASK 0x3F00
#define HH503_PHY_CFG_MARGIN_SHIFT_BIT_LEN 4
#define HH503_PHY_CFG_MARGIN_SHIFT_BIT_OFFSET  0
#define HH503_PHY_CFG_MARGIN_SHIFT_BIT_MASK 0xF
#define HH503_PHY_CFG_MAX_AVG_SHIFT_PRI_LEN    4
#define HH503_PHY_CFG_MAX_AVG_SHIFT_PRI_OFFSET 24
#define HH503_PHY_CFG_MAX_AVG_SHIFT_PRI_MASK 0xF000000
#define HH503_PHY_CFG_MARGIN_1FACTOR_PRI_LEN   5
#define HH503_PHY_CFG_MARGIN_1FACTOR_PRI_OFFSET    16
#define HH503_PHY_CFG_MARGIN_1FACTOR_PRI_MASK 0x1F0000
#define HH503_PHY_CFG_MARGIN_0FACTOR_PRI_LEN   6
#define HH503_PHY_CFG_MARGIN_0FACTOR_PRI_OFFSET    8
#define HH503_PHY_CFG_MARGIN_0FACTOR_PRI_MASK 0x3F00
#define HH503_PHY_CFG_MARGIN_SHIFT_BIT_PRI_LEN 4
#define HH503_PHY_CFG_MARGIN_SHIFT_BIT_PRI_OFFSET  0
#define HH503_PHY_CFG_MARGIN_SHIFT_BIT_PRI_MASK 0xF
#define HH503_PHY_CFG_MAX_AVG_SHIFT_HLTF_LEN   4
#define HH503_PHY_CFG_MAX_AVG_SHIFT_HLTF_OFFSET    24
#define HH503_PHY_CFG_MAX_AVG_SHIFT_HLTF_MASK 0xF000000
#define HH503_PHY_CFG_MARGIN_1FACTOR_HLTF_LEN  5
#define HH503_PHY_CFG_MARGIN_1FACTOR_HLTF_OFFSET   16
#define HH503_PHY_CFG_MARGIN_1FACTOR_HLTF_MASK 0x1F0000
#define HH503_PHY_CFG_MARGIN_0FACTOR_HLTF_LEN  6
#define HH503_PHY_CFG_MARGIN_0FACTOR_HLTF_OFFSET   8
#define HH503_PHY_CFG_MARGIN_0FACTOR_HLTF_MASK 0x3F00
#define HH503_PHY_CFG_MARGIN_SHIFT_BIT_HLTF_LEN    4
#define HH503_PHY_CFG_MARGIN_SHIFT_BIT_HLTF_OFFSET 0
#define HH503_PHY_CFG_MARGIN_SHIFT_BIT_HLTF_MASK 0xF
#define HH503_PHY_CFG_MAX_AVG_SHIFT_RU_LEN 4
#define HH503_PHY_CFG_MAX_AVG_SHIFT_RU_OFFSET  24
#define HH503_PHY_CFG_MAX_AVG_SHIFT_RU_MASK 0xF000000
#define HH503_PHY_CFG_MARGIN_1FACTOR_RU_LEN    5
#define HH503_PHY_CFG_MARGIN_1FACTOR_RU_OFFSET 16
#define HH503_PHY_CFG_MARGIN_1FACTOR_RU_MASK 0x1F0000
#define HH503_PHY_CFG_MARGIN_0FACTOR_RU_LEN    6
#define HH503_PHY_CFG_MARGIN_0FACTOR_RU_OFFSET 8
#define HH503_PHY_CFG_MARGIN_0FACTOR_RU_MASK 0x3F00
#define HH503_PHY_CFG_MARGIN_SHIFT_BIT_RU_LEN  4
#define HH503_PHY_CFG_MARGIN_SHIFT_BIT_RU_OFFSET   0
#define HH503_PHY_CFG_MARGIN_SHIFT_BIT_RU_MASK 0xF
#define HH503_PHY_CFG_2ND_AGC_FORCE_IND_LEN    2
#define HH503_PHY_CFG_2ND_AGC_FORCE_IND_OFFSET 16
#define HH503_PHY_CFG_2ND_AGC_FORCE_IND_MASK 0x30000
#define HH503_PHY_CFG_2ND_AGC_FORCE_CODE_LEN   16
#define HH503_PHY_CFG_2ND_AGC_FORCE_CODE_OFFSET    0
#define HH503_PHY_CFG_2ND_AGC_FORCE_CODE_MASK 0xFFFF
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF0_LEN  10
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF0_OFFSET   17
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF0_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF1_LEN  10
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF1_OFFSET   0
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF1_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF2_LEN  10
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF2_OFFSET   17
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF2_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF3_LEN  10
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF3_OFFSET   0
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF3_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF4_LEN  10
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF4_OFFSET   17
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF4_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF5_LEN  10
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF5_OFFSET   0
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF5_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF6_LEN  10
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF6_OFFSET   17
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF6_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF7_LEN  10
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF7_OFFSET   0
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF7_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF8_LEN  10
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF8_OFFSET   0
#define HH503_PHY_CFG_TX_OFDM_SET2_160M_COEF8_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF0_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF0_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF0_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF1_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF1_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF1_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF2_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF2_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF2_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF3_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF3_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF3_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF4_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF4_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF4_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF5_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF5_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF5_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF6_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF6_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF6_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF7_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF7_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF7_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF8_LEN   11
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF8_OFFSET    16
#define HH503_PHY_CFG_TX_OFDM_SET2_80M_COEF8_MASK 0x7FF0000
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF0_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF0_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF0_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF1_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF1_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF1_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF2_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF2_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF2_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF3_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF3_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF3_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF4_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF4_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF4_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF5_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF5_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF5_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF6_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF6_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF6_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF7_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF7_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF7_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF8_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF8_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_SET2_40M_COEF8_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF0_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF0_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF0_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF1_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF1_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF1_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF2_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF2_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF2_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF3_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF3_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF3_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF4_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF4_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF4_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF5_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF5_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF5_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF6_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF6_OFFSET    17
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF6_MASK 0x7FE0000
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF7_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF7_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF7_MASK 0x3FF
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF8_LEN   10
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF8_OFFSET    0
#define HH503_PHY_CFG_TX_OFDM_SET2_20M_COEF8_MASK 0x3FF
#define HH503_PHY_CFG_FIR_1X_COEF_MCS_SWITCH_LEN   3
#define HH503_PHY_CFG_FIR_1X_COEF_MCS_SWITCH_OFFSET    0
#define HH503_PHY_CFG_FIR_1X_COEF_MCS_SWITCH_MASK 0x7
#define HH503_PHY_CFG_FREEZE_CCA_BPS_LEN   1
#define HH503_PHY_CFG_FREEZE_CCA_BPS_OFFSET    29
#define HH503_PHY_CFG_FREEZE_CCA_BPS_MASK 0x20000000
#define HH503_PHY_CFG_AX_MIDPKT_DET_EN_LEN 1
#define HH503_PHY_CFG_AX_MIDPKT_DET_EN_OFFSET  28
#define HH503_PHY_CFG_AX_MIDPKT_DET_EN_MASK 0x10000000
#define HH503_PHY_CFG_OBSS_PD_TH_LEN   8
#define HH503_PHY_CFG_OBSS_PD_TH_OFFSET    20
#define HH503_PHY_CFG_OBSS_PD_TH_MASK 0xFF00000
#define HH503_PHY_CFG_PER20_TH_LEN 8
#define HH503_PHY_CFG_PER20_TH_OFFSET  12
#define HH503_PHY_CFG_PER20_TH_MASK 0xFF000
#define HH503_PHY_CFG_CCA_MIDPKT_DET_SEL_LEN   1
#define HH503_PHY_CFG_CCA_MIDPKT_DET_SEL_OFFSET    11
#define HH503_PHY_CFG_CCA_MIDPKT_DET_SEL_MASK 0x800
#define HH503_PHY_CFG_CCA_ED_SEL_LEN   1
#define HH503_PHY_CFG_CCA_ED_SEL_OFFSET    10
#define HH503_PHY_CFG_CCA_ED_SEL_MASK 0x400
#define HH503_PHY_CFG_AX_GI_IQ_SHIFT_LEN   3
#define HH503_PHY_CFG_AX_GI_IQ_SHIFT_OFFSET    7
#define HH503_PHY_CFG_AX_GI_IQ_SHIFT_MASK 0x380
#define HH503_PHY_CFG_GI_CORR_2POWCOMP_LEN 1
#define HH503_PHY_CFG_GI_CORR_2POWCOMP_OFFSET  6
#define HH503_PHY_CFG_GI_CORR_2POWCOMP_MASK 0x40
#define HH503_PHY_CFG_AX_GI_DBM_ADJUST_LEN 6
#define HH503_PHY_CFG_AX_GI_DBM_ADJUST_OFFSET  0
#define HH503_PHY_CFG_AX_GI_DBM_ADJUST_MASK 0x3F
#define HH503_PHY_CFG_AX_CURRFNT_DIFF_TH_LEN   5
#define HH503_PHY_CFG_AX_CURRFNT_DIFF_TH_OFFSET    20
#define HH503_PHY_CFG_AX_CURRFNT_DIFF_TH_MASK 0x1F00000
#define HH503_PHY_CFG_AX_RSSI_GICORR_DIFF_TH_LEN   6
#define HH503_PHY_CFG_AX_RSSI_GICORR_DIFF_TH_OFFSET    14
#define HH503_PHY_CFG_AX_RSSI_GICORR_DIFF_TH_MASK 0xFC000
#define HH503_PHY_CFG_GICORRABS_TH_LEN 6
#define HH503_PHY_CFG_GICORRABS_TH_OFFSET  8
#define HH503_PHY_CFG_GICORRABS_TH_MASK 0x3F00
#define HH503_PHY_CFG_GICORRABS_DBM_TH_LEN 8
#define HH503_PHY_CFG_GICORRABS_DBM_TH_OFFSET  0
#define HH503_PHY_CFG_GICORRABS_DBM_TH_MASK 0xFF
#define HH503_PHY_RPT_RSSI_1ANT_LEN    8
#define HH503_PHY_RPT_RSSI_1ANT_OFFSET 8
#define HH503_PHY_RPT_RSSI_1ANT_MASK 0xFF00
#define HH503_PHY_RPT_RSSI_0ANT_LEN    8
#define HH503_PHY_RPT_RSSI_0ANT_OFFSET 0
#define HH503_PHY_RPT_RSSI_0ANT_MASK 0xFF
#define HH503_PHY_RPT_FTM_SNR_LEN  9
#define HH503_PHY_RPT_FTM_SNR_OFFSET   16
#define HH503_PHY_RPT_FTM_SNR_MASK 0x1FF0000
#define HH503_PHY_RPT_FTM_PHASE_INCR_LEN   13
#define HH503_PHY_RPT_FTM_PHASE_INCR_OFFSET    0
#define HH503_PHY_RPT_FTM_PHASE_INCR_MASK 0x1FFF
#define HH503_PHY_RPT_FTM_MAX_PRE_POWER_LEN    13
#define HH503_PHY_RPT_FTM_MAX_PRE_POWER_OFFSET 16
#define HH503_PHY_RPT_FTM_MAX_PRE_POWER_MASK 0x1FFF0000
#define HH503_PHY_RPT_FTM_MAX_POWER_LEN    13
#define HH503_PHY_RPT_FTM_MAX_POWER_OFFSET 0
#define HH503_PHY_RPT_FTM_MAX_POWER_MASK 0x1FFF
#define HH503_PHY_RPT_FTM_MAX_PRE1_POWER_LEN   13
#define HH503_PHY_RPT_FTM_MAX_PRE1_POWER_OFFSET    16
#define HH503_PHY_RPT_FTM_MAX_PRE1_POWER_MASK 0x1FFF0000
#define HH503_PHY_RPT_FTM_MAX_NEXT_POWER_LEN   13
#define HH503_PHY_RPT_FTM_MAX_NEXT_POWER_OFFSET    0
#define HH503_PHY_RPT_FTM_MAX_NEXT_POWER_MASK 0x1FFF
#define HH503_PHY_RPT_RX_FOC_PHASE_INCR_LEN    19
#define HH503_PHY_RPT_RX_FOC_PHASE_INCR_OFFSET 0
#define HH503_PHY_RPT_RX_FOC_PHASE_INCR_MASK 0x7FFFF
#define HH503_PHY_RPT_RX_FTM_INTP_TIME_LEN 5
#define HH503_PHY_RPT_RX_FTM_INTP_TIME_OFFSET  0
#define HH503_PHY_RPT_RX_FTM_INTP_TIME_MASK 0x1F
#define HH503_PHY_RPT_RX_FTM_COARSE_TIME_LEN   32
#define HH503_PHY_RPT_RX_FTM_COARSE_TIME_OFFSET    0
#define HH503_PHY_RPT_RX_FTM_COARSE_TIME_MASK 0xFFFFFFFF
#define HH503_PHY_RPT_TX_FTM_TIME_LEN  32
#define HH503_PHY_RPT_TX_FTM_TIME_OFFSET   0
#define HH503_PHY_RPT_TX_FTM_TIME_MASK 0xFFFFFFFF
#define HH503_PHY_RPT_P_FFT_IDX0_P_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX0_P_DI_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX0_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX0_N_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX0_N_DI_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX0_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_P_FFT_IDX1_P_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX1_P_DI_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX1_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX1_N_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX1_N_DI_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX1_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_P_FFT_IDX2_P_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX2_P_DI_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX2_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX2_N_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX2_N_DI_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX2_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_P_FFT_IDX3_P_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX3_P_DI_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX3_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX3_N_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX3_N_DI_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX3_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_P_FFT_IDX4_P_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX4_P_DI_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX4_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX4_N_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX4_N_DI_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX4_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_P_FFT_IDX5_P_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX5_P_DI_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX5_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX5_N_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX5_N_DI_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX5_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_P_FFT_IDX6_P_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX6_P_DI_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX6_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX6_N_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX6_N_DI_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX6_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_P_FFT_IDX7_P_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX7_P_DI_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX7_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX7_N_DI_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX7_N_DI_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX7_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_P_FFT_IDX0_P_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX0_P_DQ_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX0_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX0_N_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX0_N_DQ_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX0_N_DQ_MASK 0xFFFF
#define HH503_PHY_RPT_P_FFT_IDX1_P_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX1_P_DQ_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX1_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX1_N_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX1_N_DQ_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX1_N_DQ_MASK 0xFFFF
#define HH503_PHY_RPT_P_FFT_IDX2_P_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX2_P_DQ_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX2_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX2_N_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX2_N_DQ_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX2_N_DQ_MASK 0xFFFF
#define HH503_PHY_RPT_P_FFT_IDX3_P_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX3_P_DQ_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX3_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX3_N_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX3_N_DQ_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX3_N_DQ_MASK 0xFFFF
#define HH503_PHY_RPT_P_FFT_IDX4_P_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX4_P_DQ_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX4_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX4_N_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX4_N_DQ_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX4_N_DQ_MASK 0xFFFF
#define HH503_PHY_RPT_P_FFT_IDX5_P_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX5_P_DQ_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX5_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX5_N_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX5_N_DQ_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX5_N_DQ_MASK 0xFFFF
#define HH503_PHY_RPT_P_FFT_IDX6_P_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX6_P_DQ_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX6_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX6_N_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX6_N_DQ_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX6_N_DQ_MASK 0xFFFF
#define HH503_PHY_RPT_P_FFT_IDX7_P_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX7_P_DQ_OFFSET   16
#define HH503_PHY_RPT_P_FFT_IDX7_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_P_FFT_IDX7_N_DQ_LEN  16
#define HH503_PHY_RPT_P_FFT_IDX7_N_DQ_OFFSET   0
#define HH503_PHY_RPT_P_FFT_IDX7_N_DQ_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX0_P_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX0_P_DI_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX0_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX0_N_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX0_N_DI_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX0_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX1_P_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX1_P_DI_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX1_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX1_N_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX1_N_DI_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX1_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX2_P_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX2_P_DI_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX2_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX2_N_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX2_N_DI_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX2_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX3_P_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX3_P_DI_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX3_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX3_N_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX3_N_DI_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX3_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX4_P_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX4_P_DI_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX4_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX4_N_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX4_N_DI_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX4_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX5_P_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX5_P_DI_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX5_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX5_N_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX5_N_DI_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX5_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX6_P_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX6_P_DI_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX6_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX6_N_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX6_N_DI_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX6_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX7_P_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX7_P_DI_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX7_P_DI_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX7_N_DI_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX7_N_DI_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX7_N_DI_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX0_P_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX0_P_DQ_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX0_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX0_N_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX0_N_DQ_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX0_N_DQ_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX1_P_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX1_P_DQ_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX1_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX1_N_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX1_N_DQ_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX1_N_DQ_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX2_P_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX2_P_DQ_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX2_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX2_N_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX2_N_DQ_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX2_N_DQ_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX3_P_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX3_P_DQ_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX3_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX3_N_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX3_N_DQ_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX3_N_DQ_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX4_P_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX4_P_DQ_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX4_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX4_N_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX4_N_DQ_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX4_N_DQ_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX5_P_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX5_P_DQ_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX5_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX5_N_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX5_N_DQ_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX5_N_DQ_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX6_P_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX6_P_DQ_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX6_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX6_N_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX6_N_DQ_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX6_N_DQ_MASK 0xFFFF
#define HH503_PHY_RPT_N_FFT_IDX7_P_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX7_P_DQ_OFFSET   16
#define HH503_PHY_RPT_N_FFT_IDX7_P_DQ_MASK 0xFFFF0000
#define HH503_PHY_RPT_N_FFT_IDX7_N_DQ_LEN  16
#define HH503_PHY_RPT_N_FFT_IDX7_N_DQ_OFFSET   0
#define HH503_PHY_RPT_N_FFT_IDX7_N_DQ_MASK 0xFFFF
#define HH503_PHY_SYS_CTL_ID_LEN   16
#define HH503_PHY_SYS_CTL_ID_OFFSET    0
#define HH503_PHY_SYS_CTL_ID_MASK 0xFFFF
#define HH503_PHY_GP0_LEN  32
#define HH503_PHY_GP0_OFFSET   0
#define HH503_PHY_GP0_MASK 0xFFFFFFFF
#define HH503_PHY_GP1_LEN  32
#define HH503_PHY_GP1_OFFSET   0
#define HH503_PHY_GP1_MASK 0xFFFFFFFF
#define HH503_PHY_GP2_LEN  32
#define HH503_PHY_GP2_OFFSET   0
#define HH503_PHY_GP2_MASK 0xFFFFFFFF
#define HH503_PHY_GP3_LEN  32
#define HH503_PHY_GP3_OFFSET   0
#define HH503_PHY_GP3_MASK 0xFFFFFFFF
#define HH503_PHY_SOFT_RST_WP0_ADC_1CH_N_LEN   1
#define HH503_PHY_SOFT_RST_WP0_ADC_1CH_N_OFFSET    12
#define HH503_PHY_SOFT_RST_WP0_ADC_1CH_N_MASK 0x1000
#define HH503_PHY_SOFT_RST_WP0_DAC_1CH_N_LEN   1
#define HH503_PHY_SOFT_RST_WP0_DAC_1CH_N_OFFSET    11
#define HH503_PHY_SOFT_RST_WP0_DAC_1CH_N_MASK 0x800
#define HH503_PHY_SOFT_RST_WP0_PHY_N_LEN   1
#define HH503_PHY_SOFT_RST_WP0_PHY_N_OFFSET    10
#define HH503_PHY_SOFT_RST_WP0_PHY_N_MASK 0x400
#define HH503_PHY_SOFT_RST_WP0_PHY_FTM_N_LEN   1
#define HH503_PHY_SOFT_RST_WP0_PHY_FTM_N_OFFSET    9
#define HH503_PHY_SOFT_RST_WP0_PHY_FTM_N_MASK 0x200
#define HH503_PHY_SOFT_RST_WP_DECODER_N_LEN    1
#define HH503_PHY_SOFT_RST_WP_DECODER_N_OFFSET 8
#define HH503_PHY_SOFT_RST_WP_DECODER_N_MASK 0x100
#define HH503_PHY_SOFT_RST_WP0_44_N_LEN    1
#define HH503_PHY_SOFT_RST_WP0_44_N_OFFSET 7
#define HH503_PHY_SOFT_RST_WP0_44_N_MASK 0x80
#define HH503_PHY_SOFT_RST_WP0_PHY_TRX_N_LEN   1
#define HH503_PHY_SOFT_RST_WP0_PHY_TRX_N_OFFSET    6
#define HH503_PHY_SOFT_RST_WP0_PHY_TRX_N_MASK 0x40
#define HH503_PHY_SOFT_RST_WP0_PHY_RX_N_LEN    1
#define HH503_PHY_SOFT_RST_WP0_PHY_RX_N_OFFSET 5
#define HH503_PHY_SOFT_RST_WP0_PHY_RX_N_MASK 0x20
#define HH503_PHY_SOFT_RST_WP0_PHY_TX_N_LEN    1
#define HH503_PHY_SOFT_RST_WP0_PHY_TX_N_OFFSET 4
#define HH503_PHY_SOFT_RST_WP0_PHY_TX_N_MASK 0x10
#define HH503_PHY_SOFT_RST_WP_PHY_N_LEN    1
#define HH503_PHY_SOFT_RST_WP_PHY_N_OFFSET 3
#define HH503_PHY_SOFT_RST_WP_PHY_N_MASK 0x8
#define HH503_PHY_SOFT_RST_WP0_PHY_80_N_LEN    1
#define HH503_PHY_SOFT_RST_WP0_PHY_80_N_OFFSET 2
#define HH503_PHY_SOFT_RST_WP0_PHY_80_N_MASK 0x4
#define HH503_PHY_SOFT_RST_WP0_ADC_0CH_N_LEN   1
#define HH503_PHY_SOFT_RST_WP0_ADC_0CH_N_OFFSET    1
#define HH503_PHY_SOFT_RST_WP0_ADC_0CH_N_MASK 0x2
#define HH503_PHY_SOFT_RST_WP0_DAC_0CH_N_LEN   1
#define HH503_PHY_SOFT_RST_WP0_DAC_0CH_N_OFFSET    0
#define HH503_PHY_SOFT_RST_WP0_DAC_0CH_N_MASK 0x1
#define HH503_PHY_WP0_ADC_1CH_WDT_RST_SEL_LEN  1
#define HH503_PHY_WP0_ADC_1CH_WDT_RST_SEL_OFFSET   12
#define HH503_PHY_WP0_ADC_1CH_WDT_RST_SEL_MASK 0x1000
#define HH503_PHY_WP0_DAC_1CH_WDT_RST_SEL_LEN  1
#define HH503_PHY_WP0_DAC_1CH_WDT_RST_SEL_OFFSET   11
#define HH503_PHY_WP0_DAC_1CH_WDT_RST_SEL_MASK 0x800
#define HH503_PHY_WP0_PHY_WDT_RST_SEL_LEN  1
#define HH503_PHY_WP0_PHY_WDT_RST_SEL_OFFSET   10
#define HH503_PHY_WP0_PHY_WDT_RST_SEL_MASK 0x400
#define HH503_PHY_WP0_PHY_FTM_WDT_RST_SEL_LEN  1
#define HH503_PHY_WP0_PHY_FTM_WDT_RST_SEL_OFFSET   9
#define HH503_PHY_WP0_PHY_FTM_WDT_RST_SEL_MASK 0x200
#define HH503_PHY_WP_DECODER_WDT_RST_SEL_LEN   1
#define HH503_PHY_WP_DECODER_WDT_RST_SEL_OFFSET    8
#define HH503_PHY_WP_DECODER_WDT_RST_SEL_MASK 0x100
#define HH503_PHY_WP0_44_WDT_RST_SEL_LEN   1
#define HH503_PHY_WP0_44_WDT_RST_SEL_OFFSET    7
#define HH503_PHY_WP0_44_WDT_RST_SEL_MASK 0x80
#define HH503_PHY_WP0_PHY_TRX_WDT_RST_SEL_LEN  1
#define HH503_PHY_WP0_PHY_TRX_WDT_RST_SEL_OFFSET   6
#define HH503_PHY_WP0_PHY_TRX_WDT_RST_SEL_MASK 0x40
#define HH503_PHY_WP0_PHY_RX_WDT_RST_SEL_LEN   1
#define HH503_PHY_WP0_PHY_RX_WDT_RST_SEL_OFFSET    5
#define HH503_PHY_WP0_PHY_RX_WDT_RST_SEL_MASK 0x20
#define HH503_PHY_WP0_PHY_TX_WDT_RST_SEL_LEN   1
#define HH503_PHY_WP0_PHY_TX_WDT_RST_SEL_OFFSET    4
#define HH503_PHY_WP0_PHY_TX_WDT_RST_SEL_MASK 0x10
#define HH503_PHY_WP_PHY_WDT_RST_SEL_LEN   1
#define HH503_PHY_WP_PHY_WDT_RST_SEL_OFFSET    3
#define HH503_PHY_WP_PHY_WDT_RST_SEL_MASK 0x8
#define HH503_PHY_WP0_PHY_80_WDT_RST_SEL_LEN   1
#define HH503_PHY_WP0_PHY_80_WDT_RST_SEL_OFFSET    2
#define HH503_PHY_WP0_PHY_80_WDT_RST_SEL_MASK 0x4
#define HH503_PHY_WP0_ADC_0CH_WDT_RST_SEL_LEN  1
#define HH503_PHY_WP0_ADC_0CH_WDT_RST_SEL_OFFSET   1
#define HH503_PHY_WP0_ADC_0CH_WDT_RST_SEL_MASK 0x2
#define HH503_PHY_WP0_DAC_0CH_WDT_RST_SEL_LEN  1
#define HH503_PHY_WP0_DAC_0CH_WDT_RST_SEL_OFFSET   0
#define HH503_PHY_WP0_DAC_0CH_WDT_RST_SEL_MASK 0x1
#define HH503_PHY_WP0_160_CLKEN_LEN    1
#define HH503_PHY_WP0_160_CLKEN_OFFSET 5
#define HH503_PHY_WP0_160_CLKEN_MASK 0x20
#define HH503_PHY_WP0_320_CLKEN_LEN    1
#define HH503_PHY_WP0_320_CLKEN_OFFSET 4
#define HH503_PHY_WP0_320_CLKEN_MASK 0x10
#define HH503_PHY_WP0_640_CLKEN_LEN    1
#define HH503_PHY_WP0_640_CLKEN_OFFSET 3
#define HH503_PHY_WP0_640_CLKEN_MASK 0x8
#define HH503_PHY_WP0_GLB_640M_CLKEN_LEN   1
#define HH503_PHY_WP0_GLB_640M_CLKEN_OFFSET    2
#define HH503_PHY_WP0_GLB_640M_CLKEN_MASK 0x4
#define HH503_PHY_WP0IF_CLKEN_LEN  1
#define HH503_PHY_WP0IF_CLKEN_OFFSET   0
#define HH503_PHY_WP0IF_CLKEN_MASK 0x1
#define HH503_PHY_WP0_TX_DFE_1DOM_TXSCO_CLKEN_LEN  1
#define HH503_PHY_WP0_TX_DFE_1DOM_TXSCO_CLKEN_OFFSET   18
#define HH503_PHY_WP0_TX_DFE_1DOM_TXSCO_CLKEN_MASK 0x40000
#define HH503_PHY_WP0_RADAR_CLKEN_LEN  1
#define HH503_PHY_WP0_RADAR_CLKEN_OFFSET   17
#define HH503_PHY_WP0_RADAR_CLKEN_MASK 0x20000
#define HH503_PHY_WP0_FTM_CLKEN_LEN    1
#define HH503_PHY_WP0_FTM_CLKEN_OFFSET 16
#define HH503_PHY_WP0_FTM_CLKEN_MASK 0x10000
#define HH503_PHY_WP0_CALI_TX_CLKEN_LEN    1
#define HH503_PHY_WP0_CALI_TX_CLKEN_OFFSET 15
#define HH503_PHY_WP0_CALI_TX_CLKEN_MASK 0x8000
#define HH503_PHY_WP0_80_NB_CLKEN_LEN  1
#define HH503_PHY_WP0_80_NB_CLKEN_OFFSET   14
#define HH503_PHY_WP0_80_NB_CLKEN_MASK 0x4000
#define HH503_PHY_WP0_IFFT_CLKEN_LEN   1
#define HH503_PHY_WP0_IFFT_CLKEN_OFFSET    13
#define HH503_PHY_WP0_IFFT_CLKEN_MASK 0x2000
#define HH503_PHY_WP0_TX_CLKEN_LEN 1
#define HH503_PHY_WP0_TX_CLKEN_OFFSET  12
#define HH503_PHY_WP0_TX_CLKEN_MASK 0x1000
#define HH503_PHY_WP_DECODE_CLKEN_LEN  1
#define HH503_PHY_WP_DECODE_CLKEN_OFFSET   11
#define HH503_PHY_WP_DECODE_CLKEN_MASK 0x800
#define HH503_PHY_WP0_44_CLKEN_LEN 1
#define HH503_PHY_WP0_44_CLKEN_OFFSET  10
#define HH503_PHY_WP0_44_CLKEN_MASK 0x400
#define HH503_PHY_WP0_80_CLKEN_LEN 1
#define HH503_PHY_WP0_80_CLKEN_OFFSET  9
#define HH503_PHY_WP0_80_CLKEN_MASK 0x200
#define HH503_PHY_WP0_CCA_CLKEN_LEN    1
#define HH503_PHY_WP0_CCA_CLKEN_OFFSET 7
#define HH503_PHY_WP0_CCA_CLKEN_MASK 0x80
#define HH503_PHY_WP0_SYNC_DATA_PATH_CLKEN_LEN 1
#define HH503_PHY_WP0_SYNC_DATA_PATH_CLKEN_OFFSET  6
#define HH503_PHY_WP0_SYNC_DATA_PATH_CLKEN_MASK 0x40
#define HH503_PHY_WP0_2X_CLKEN_LEN 1
#define HH503_PHY_WP0_2X_CLKEN_OFFSET  5
#define HH503_PHY_WP0_2X_CLKEN_MASK 0x20
#define HH503_PHY_WP0_TX_DFE_1DOM_CLKEN_LEN    1
#define HH503_PHY_WP0_TX_DFE_1DOM_CLKEN_OFFSET 3
#define HH503_PHY_WP0_TX_DFE_1DOM_CLKEN_MASK 0x8
#define HH503_PHY_WP0_CALI_RXDFE_AGC_CLKEN_LEN 1
#define HH503_PHY_WP0_CALI_RXDFE_AGC_CLKEN_OFFSET  2
#define HH503_PHY_WP0_CALI_RXDFE_AGC_CLKEN_MASK 0x4
#define HH503_PHY_WP0_4X_CLKEN_LEN 1
#define HH503_PHY_WP0_4X_CLKEN_OFFSET  1
#define HH503_PHY_WP0_4X_CLKEN_MASK 0x2
#define HH503_PHY_WP0_ADC_DPD_CLKEN_LEN    1
#define HH503_PHY_WP0_ADC_DPD_CLKEN_OFFSET 3
#define HH503_PHY_WP0_ADC_DPD_CLKEN_MASK 0x8
#define HH503_PHY_WP0_TX_2DOM_CLKEN_LEN    1
#define HH503_PHY_WP0_TX_2DOM_CLKEN_OFFSET 1
#define HH503_PHY_WP0_TX_2DOM_CLKEN_MASK 0x2
#define HH503_PHY_WP0_640_DIV_NUM_LEN  4
#define HH503_PHY_WP0_640_DIV_NUM_OFFSET   8
#define HH503_PHY_WP0_640_DIV_NUM_MASK 0xF00
#define HH503_PHY_WP0_320_DIV_NUM_LEN  4
#define HH503_PHY_WP0_320_DIV_NUM_OFFSET   4
#define HH503_PHY_WP0_320_DIV_NUM_MASK 0xF0
#define HH503_PHY_WP0_160_DIV_NUM_LEN  4
#define HH503_PHY_WP0_160_DIV_NUM_OFFSET   0
#define HH503_PHY_WP0_160_DIV_NUM_MASK 0xF
#define HH503_PHY_WP0_80_NB_DIV_NUM_LEN    6
#define HH503_PHY_WP0_80_NB_DIV_NUM_OFFSET 16
#define HH503_PHY_WP0_80_NB_DIV_NUM_MASK 0x3F0000
#define HH503_PHY_WP_DECODE_DIV_NUM_LEN    2
#define HH503_PHY_WP_DECODE_DIV_NUM_OFFSET 8
#define HH503_PHY_WP_DECODE_DIV_NUM_MASK 0x300
#define HH503_PHY_WP0_80_DIV_NUM_LEN   2
#define HH503_PHY_WP0_80_DIV_NUM_OFFSET    0
#define HH503_PHY_WP0_80_DIV_NUM_MASK 0x3
#define HH503_PHY_WP0_TX_DFE_1DOM_TXSCO_DIV_NUM_LEN    2
#define HH503_PHY_WP0_TX_DFE_1DOM_TXSCO_DIV_NUM_OFFSET 20
#define HH503_PHY_WP0_TX_DFE_1DOM_TXSCO_DIV_NUM_MASK 0x300000
#define HH503_PHY_WP0_TX_DFE_1DOM_TXSCO_DIV_NUM_MAN_LEN    2
#define HH503_PHY_WP0_TX_DFE_1DOM_TXSCO_DIV_NUM_MAN_OFFSET 16
#define HH503_PHY_WP0_TX_DFE_1DOM_TXSCO_DIV_NUM_MAN_MASK 0x30000
#define HH503_PHY_WP0_TX_DFE_1DOM_DIV_NUM_LEN  2
#define HH503_PHY_WP0_TX_DFE_1DOM_DIV_NUM_OFFSET   12
#define HH503_PHY_WP0_TX_DFE_1DOM_DIV_NUM_MASK 0x3000
#define HH503_PHY_WP0_TX_DFE_1DOM_DIV_NUM_MAN_LEN  2
#define HH503_PHY_WP0_TX_DFE_1DOM_DIV_NUM_MAN_OFFSET   8
#define HH503_PHY_WP0_TX_DFE_1DOM_DIV_NUM_MAN_MASK 0x300
#define HH503_PHY_WP0_CALI_RXDFE_AGC_DIV_NUM_LEN   2
#define HH503_PHY_WP0_CALI_RXDFE_AGC_DIV_NUM_OFFSET    4
#define HH503_PHY_WP0_CALI_RXDFE_AGC_DIV_NUM_MASK 0x30
#define HH503_PHY_WP0_4X_DIV_NUM_LEN   2
#define HH503_PHY_WP0_4X_DIV_NUM_OFFSET    0
#define HH503_PHY_WP0_4X_DIV_NUM_MASK 0x3
#define HH503_PHY_WP0_RADAR_DIV_NUM_LEN    2
#define HH503_PHY_WP0_RADAR_DIV_NUM_OFFSET 20
#define HH503_PHY_WP0_RADAR_DIV_NUM_MASK 0x300000
#define HH503_PHY_WP0_FTM_DIV_NUM_LEN  2
#define HH503_PHY_WP0_FTM_DIV_NUM_OFFSET   16
#define HH503_PHY_WP0_FTM_DIV_NUM_MASK 0x30000
#define HH503_PHY_WP0_IFFT_DIV_NUM_LEN 2
#define HH503_PHY_WP0_IFFT_DIV_NUM_OFFSET  12
#define HH503_PHY_WP0_IFFT_DIV_NUM_MASK 0x3000
#define HH503_PHY_WP0_CCA_DIV_NUM_LEN  2
#define HH503_PHY_WP0_CCA_DIV_NUM_OFFSET   8
#define HH503_PHY_WP0_CCA_DIV_NUM_MASK 0x300
#define HH503_PHY_WP0_SYNC_DATA_PATH_DIV_NUM_LEN   2
#define HH503_PHY_WP0_SYNC_DATA_PATH_DIV_NUM_OFFSET    4
#define HH503_PHY_WP0_SYNC_DATA_PATH_DIV_NUM_MASK 0x30
#define HH503_PHY_WP0_2X_DIV_NUM_LEN   2
#define HH503_PHY_WP0_2X_DIV_NUM_OFFSET    0
#define HH503_PHY_WP0_2X_DIV_NUM_MASK 0x3
#define HH503_PHY_WP0IF_DIV_NUM_LEN    2
#define HH503_PHY_WP0IF_DIV_NUM_OFFSET 4
#define HH503_PHY_WP0IF_DIV_NUM_MASK 0x30
#define HH503_PHY_WP0_TX_DIV_NUM_MAN_LEN   7
#define HH503_PHY_WP0_TX_DIV_NUM_MAN_OFFSET    0
#define HH503_PHY_WP0_TX_DIV_NUM_MAN_MASK 0x7F
#define HH503_PHY_WP0_ADC_DPD_DIV_NUM_LEN  2
#define HH503_PHY_WP0_ADC_DPD_DIV_NUM_OFFSET   6
#define HH503_PHY_WP0_ADC_DPD_DIV_NUM_MASK 0xC0
#define HH503_PHY_WP0_TX_DFE_2DOM_DIV_NUM_LEN  2
#define HH503_PHY_WP0_TX_DFE_2DOM_DIV_NUM_OFFSET   2
#define HH503_PHY_WP0_TX_DFE_2DOM_DIV_NUM_MASK 0xC
#define HH503_PHY_WLPHY0_DIV_EN_LEN    1
#define HH503_PHY_WLPHY0_DIV_EN_OFFSET 0
#define HH503_PHY_WLPHY0_DIV_EN_MASK 0x1
#define HH503_PHY_WP0_DECODER_PHASE_SEL_LEN    1
#define HH503_PHY_WP0_DECODER_PHASE_SEL_OFFSET 9
#define HH503_PHY_WP0_DECODER_PHASE_SEL_MASK 0x200
#define HH503_PHY_WP0_FFT_CLKSEL_MOD_LEN   1
#define HH503_PHY_WP0_FFT_CLKSEL_MOD_OFFSET    8
#define HH503_PHY_WP0_FFT_CLKSEL_MOD_MASK 0x100
#define HH503_PHY_WP0_FFT_CLKSEL_MAN_LEN   1
#define HH503_PHY_WP0_FFT_CLKSEL_MAN_OFFSET    4
#define HH503_PHY_WP0_FFT_CLKSEL_MAN_MASK 0x10
#define HH503_PHY_WP0_PHY_S0_FREQ_CLKSEL_LEN   2
#define HH503_PHY_WP0_PHY_S0_FREQ_CLKSEL_OFFSET    2
#define HH503_PHY_WP0_PHY_S0_FREQ_CLKSEL_MASK 0xC
#define HH503_PHY_WP0_80_11B_CLKSEL_LEN    1
#define HH503_PHY_WP0_80_11B_CLKSEL_OFFSET 1
#define HH503_PHY_WP0_80_11B_CLKSEL_MASK 0x2
#define HH503_PHY_WP0_2X_FFT_CLKA_CLKON_LEN    1
#define HH503_PHY_WP0_2X_FFT_CLKA_CLKON_OFFSET 5
#define HH503_PHY_WP0_2X_FFT_CLKA_CLKON_MASK 0x20
#define HH503_PHY_WP0_2X_FFT_CLKB_CLKON_LEN    1
#define HH503_PHY_WP0_2X_FFT_CLKB_CLKON_OFFSET 4
#define HH503_PHY_WP0_2X_FFT_CLKB_CLKON_MASK 0x10
#define HH503_PHY_WP0_FFT_RX_CLKON_LEN 1
#define HH503_PHY_WP0_FFT_RX_CLKON_OFFSET  3
#define HH503_PHY_WP0_FFT_RX_CLKON_MASK 0x8
#define HH503_PHY_WP0_FFT_TX_CLKON_LEN 1
#define HH503_PHY_WP0_FFT_TX_CLKON_OFFSET  2
#define HH503_PHY_WP0_FFT_TX_CLKON_MASK 0x4
#define HH503_PHY_WP0_TX_DFE_1DOM_TXSCO_DIV_NUM_SEL_LEN    1
#define HH503_PHY_WP0_TX_DFE_1DOM_TXSCO_DIV_NUM_SEL_OFFSET 4
#define HH503_PHY_WP0_TX_DFE_1DOM_TXSCO_DIV_NUM_SEL_MASK 0x10
#define HH503_PHY_WP_DECODER_DIV_NUM_SEL_LEN   1
#define HH503_PHY_WP_DECODER_DIV_NUM_SEL_OFFSET    3
#define HH503_PHY_WP_DECODER_DIV_NUM_SEL_MASK 0x8
#define HH503_PHY_WP0_TX_DIV_NUM_SEL_LEN   1
#define HH503_PHY_WP0_TX_DIV_NUM_SEL_OFFSET    1
#define HH503_PHY_WP0_TX_DIV_NUM_SEL_MASK 0x2
#define HH503_PHY_WP0_TX_DFE_1DOM_DIV_NUM_SEL_LEN  1
#define HH503_PHY_WP0_TX_DFE_1DOM_DIV_NUM_SEL_OFFSET   0
#define HH503_PHY_WP0_TX_DFE_1DOM_DIV_NUM_SEL_MASK 0x1

#define HH503_PHY_GLB_PRECHARGE_EN_LEN 1
#define HH503_PHY_GLB_PRECHARGE_EN_OFFSET  0
#define HH503_PHY_GLB_PRECHARGE_EN_MASK 0x1
#define HH503_PHY_WL_PHY_MEM_CLK_FORCE_ON_LEN  1
#define HH503_PHY_WL_PHY_MEM_CLK_FORCE_ON_OFFSET   1
#define HH503_PHY_WL_PHY_MEM_CLK_FORCE_ON_MASK 0x2
#define HH503_PHY_WL_PHY_MEM_CLK_AUTO_CG_EN_LEN    1
#define HH503_PHY_WL_PHY_MEM_CLK_AUTO_CG_EN_OFFSET 0
#define HH503_PHY_WL_PHY_MEM_CLK_AUTO_CG_EN_MASK 0x1
#define HH503_PHY_WL_PHY_MARGIN_ADJ_B_LEN  5
#define HH503_PHY_WL_PHY_MARGIN_ADJ_B_OFFSET   8
#define HH503_PHY_WL_PHY_MARGIN_ADJ_B_MASK 0x1F00
#define HH503_PHY_WL_PHY_MARGIN_ADJ_A_LEN  5
#define HH503_PHY_WL_PHY_MARGIN_ADJ_A_OFFSET   0
#define HH503_PHY_WL_PHY_MARGIN_ADJ_A_MASK 0x1F
#define HH503_PHY_WL_PHY_TP_RAM_TMOD_LEN   8
#define HH503_PHY_WL_PHY_TP_RAM_TMOD_OFFSET    0
#define HH503_PHY_WL_PHY_TP_RAM_TMOD_MASK 0xFF
#define HH503_PHY_WL_PHY_SP_RAM_TMOD_LEN   7
#define HH503_PHY_WL_PHY_SP_RAM_TMOD_OFFSET    0
#define HH503_PHY_WL_PHY_SP_RAM_TMOD_MASK 0x7F
#define HH503_PHY_WL_PHY_RF_RAM_TMOD_LEN   7
#define HH503_PHY_WL_PHY_RF_RAM_TMOD_OFFSET    0
#define HH503_PHY_WL_PHY_RF_RAM_TMOD_MASK 0x7F
#define HH503_PHY_WL_PHY_MCM_STATE_NEXT_LEN    2
#define HH503_PHY_WL_PHY_MCM_STATE_NEXT_OFFSET 0
#define HH503_PHY_WL_PHY_MCM_STATE_NEXT_MASK 0x3
#define HH503_PHY_WL_PHY_DIAG_LEN  8
#define HH503_PHY_WL_PHY_DIAG_OFFSET   0
#define HH503_PHY_WL_PHY_DIAG_MASK 0xFF
#define HH503_PHY_TEST_RX_CH_SEL_LEN   2
#define HH503_PHY_TEST_RX_CH_SEL_OFFSET    10
#define HH503_PHY_TEST_RX_CH_SEL_MASK 0xC00
#define HH503_PHY_TEST_TX_CH_SEL_LEN   2
#define HH503_PHY_TEST_TX_CH_SEL_OFFSET    8
#define HH503_PHY_TEST_TX_CH_SEL_MASK 0x300
#define HH503_PHY_WLBB_TESTMODE_LEN    3
#define HH503_PHY_WLBB_TESTMODE_OFFSET 0
#define HH503_PHY_WLBB_TESTMODE_MASK 0x7
#define HH503_PHY_CLEAR_SAMPLE_DONE_LEN    1
#define HH503_PHY_CLEAR_SAMPLE_DONE_OFFSET 0
#define HH503_PHY_CLEAR_SAMPLE_DONE_MASK 0x1
#define HH503_PHY_CLEAR_FIFO_ALM_LEN   4
#define HH503_PHY_CLEAR_FIFO_ALM_OFFSET    0
#define HH503_PHY_CLEAR_FIFO_ALM_MASK 0xF
#define HH503_PHY_RX_IQ_EXCHANGE_LEN   4
#define HH503_PHY_RX_IQ_EXCHANGE_OFFSET    4
#define HH503_PHY_RX_IQ_EXCHANGE_MASK 0xF0
#define HH503_PHY_TX_IQ_EXCHANGE_LEN   4
#define HH503_PHY_TX_IQ_EXCHANGE_OFFSET    0
#define HH503_PHY_TX_IQ_EXCHANGE_MASK 0xF
#define HH503_PHY_SAMPLE_DONE_LEN  1
#define HH503_PHY_SAMPLE_DONE_OFFSET   1
#define HH503_PHY_SAMPLE_DONE_MASK 0x2
#define HH503_PHY_TEST_START_LEN   1
#define HH503_PHY_TEST_START_OFFSET    0
#define HH503_PHY_TEST_START_MASK 0x1
#define HH503_PHY_CFG_FORCE6_CLK_ON_LEN    1
#define HH503_PHY_CFG_FORCE6_CLK_ON_OFFSET 6
#define HH503_PHY_CFG_FORCE6_CLK_ON_MASK 0x40
#define HH503_PHY_CFG_FORCE5_CLK_ON_LEN    1
#define HH503_PHY_CFG_FORCE5_CLK_ON_OFFSET 5
#define HH503_PHY_CFG_FORCE5_CLK_ON_MASK 0x20
#define HH503_PHY_CFG_FORCE4_CLK_ON_LEN    1
#define HH503_PHY_CFG_FORCE4_CLK_ON_OFFSET 4
#define HH503_PHY_CFG_FORCE4_CLK_ON_MASK 0x10
#define HH503_PHY_CFG_FORCE3_CLK_ON_LEN    1
#define HH503_PHY_CFG_FORCE3_CLK_ON_OFFSET 3
#define HH503_PHY_CFG_FORCE3_CLK_ON_MASK 0x8
#define HH503_PHY_CFG_FORCE2_CLK_ON_LEN    1
#define HH503_PHY_CFG_FORCE2_CLK_ON_OFFSET 2
#define HH503_PHY_CFG_FORCE2_CLK_ON_MASK 0x4
#define HH503_PHY_CFG_FORCE1_CLK_ON_LEN    1
#define HH503_PHY_CFG_FORCE1_CLK_ON_OFFSET 1
#define HH503_PHY_CFG_FORCE1_CLK_ON_MASK 0x2
#define HH503_PHY_CFG_FORCE_CLK_ON_LEN 1
#define HH503_PHY_CFG_FORCE_CLK_ON_OFFSET  0
#define HH503_PHY_CFG_FORCE_CLK_ON_MASK 0x1
#define HH503_PHY_WP1_SYS_CTL_ID_LEN   16
#define HH503_PHY_WP1_SYS_CTL_ID_OFFSET    0
#define HH503_PHY_WP1_SYS_CTL_ID_MASK 0xFFFF
#define HH503_PHY_WP1_GP0_LEN  32
#define HH503_PHY_WP1_GP0_OFFSET   0
#define HH503_PHY_WP1_GP0_MASK 0xFFFFFFFF
#define HH503_PHY_WP1_GP1_LEN  32
#define HH503_PHY_WP1_GP1_OFFSET   0
#define HH503_PHY_WP1_GP1_MASK 0xFFFFFFFF
#define HH503_PHY_WP1_GP2_LEN  32
#define HH503_PHY_WP1_GP2_OFFSET   0
#define HH503_PHY_WP1_GP2_MASK 0xFFFFFFFF
#define HH503_PHY_WP1_GP3_LEN  32
#define HH503_PHY_WP1_GP3_OFFSET   0
#define HH503_PHY_WP1_GP3_MASK 0xFFFFFFFF
#define HH503_PHY_SOFT_RST_WP1_DECODER_N_LEN   1
#define HH503_PHY_SOFT_RST_WP1_DECODER_N_OFFSET    8
#define HH503_PHY_SOFT_RST_WP1_DECODER_N_MASK 0x100
#define HH503_PHY_SOFT_RST_WP1_PHY_N_LEN   1
#define HH503_PHY_SOFT_RST_WP1_PHY_N_OFFSET    7
#define HH503_PHY_SOFT_RST_WP1_PHY_N_MASK 0x80
#define HH503_PHY_SOFT_RST_WP1_44_N_LEN    1
#define HH503_PHY_SOFT_RST_WP1_44_N_OFFSET 6
#define HH503_PHY_SOFT_RST_WP1_44_N_MASK 0x40
#define HH503_PHY_SOFT_RST_WP1_PHY_TRX_N_LEN   1
#define HH503_PHY_SOFT_RST_WP1_PHY_TRX_N_OFFSET    5
#define HH503_PHY_SOFT_RST_WP1_PHY_TRX_N_MASK 0x20
#define HH503_PHY_SOFT_RST_WP1_PHY_RX_N_LEN    1
#define HH503_PHY_SOFT_RST_WP1_PHY_RX_N_OFFSET 4
#define HH503_PHY_SOFT_RST_WP1_PHY_RX_N_MASK 0x10
#define HH503_PHY_SOFT_RST_WP1_PHY_TX_N_LEN    1
#define HH503_PHY_SOFT_RST_WP1_PHY_TX_N_OFFSET 3
#define HH503_PHY_SOFT_RST_WP1_PHY_TX_N_MASK 0x8
#define HH503_PHY_SOFT_RST_WP1_PHY_80_N_LEN    1
#define HH503_PHY_SOFT_RST_WP1_PHY_80_N_OFFSET 2
#define HH503_PHY_SOFT_RST_WP1_PHY_80_N_MASK 0x4
#define HH503_PHY_SOFT_RST_WP1_ADC_N_LEN   1
#define HH503_PHY_SOFT_RST_WP1_ADC_N_OFFSET    1
#define HH503_PHY_SOFT_RST_WP1_ADC_N_MASK 0x2
#define HH503_PHY_SOFT_RST_WP1_DAC_N_LEN   1
#define HH503_PHY_SOFT_RST_WP1_DAC_N_OFFSET    0
#define HH503_PHY_SOFT_RST_WP1_DAC_N_MASK 0x1
#define HH503_PHY_WP1_DECODER_WDT_RST_SEL_LEN  1
#define HH503_PHY_WP1_DECODER_WDT_RST_SEL_OFFSET   8
#define HH503_PHY_WP1_DECODER_WDT_RST_SEL_MASK 0x100
#define HH503_PHY_WP1_PHY_WDT_RST_SEL_LEN  1
#define HH503_PHY_WP1_PHY_WDT_RST_SEL_OFFSET   7
#define HH503_PHY_WP1_PHY_WDT_RST_SEL_MASK 0x80
#define HH503_PHY_WP1_44_WDT_RST_SEL_LEN   1
#define HH503_PHY_WP1_44_WDT_RST_SEL_OFFSET    6
#define HH503_PHY_WP1_44_WDT_RST_SEL_MASK 0x40
#define HH503_PHY_WP1_PHY_TRX_WDT_RST_SEL_LEN  1
#define HH503_PHY_WP1_PHY_TRX_WDT_RST_SEL_OFFSET   5
#define HH503_PHY_WP1_PHY_TRX_WDT_RST_SEL_MASK 0x20
#define HH503_PHY_WP1_PHY_RX_WDT_RST_SEL_LEN   1
#define HH503_PHY_WP1_PHY_RX_WDT_RST_SEL_OFFSET    4
#define HH503_PHY_WP1_PHY_RX_WDT_RST_SEL_MASK 0x10
#define HH503_PHY_WP1_PHY_TX_WDT_RST_SEL_LEN   1
#define HH503_PHY_WP1_PHY_TX_WDT_RST_SEL_OFFSET    3
#define HH503_PHY_WP1_PHY_TX_WDT_RST_SEL_MASK 0x8
#define HH503_PHY_WP1_PHY_80_WDT_RST_SEL_LEN   1
#define HH503_PHY_WP1_PHY_80_WDT_RST_SEL_OFFSET    2
#define HH503_PHY_WP1_PHY_80_WDT_RST_SEL_MASK 0x4
#define HH503_PHY_WP1_ADC_WDT_RST_SEL_LEN  1
#define HH503_PHY_WP1_ADC_WDT_RST_SEL_OFFSET   1
#define HH503_PHY_WP1_ADC_WDT_RST_SEL_MASK 0x2
#define HH503_PHY_WP1_DAC_WDT_RST_SEL_LEN  1
#define HH503_PHY_WP1_DAC_WDT_RST_SEL_OFFSET   0
#define HH503_PHY_WP1_DAC_WDT_RST_SEL_MASK 0x1
#define HH503_PHY_WP1_80_CLKEN_LEN 1
#define HH503_PHY_WP1_80_CLKEN_OFFSET  3
#define HH503_PHY_WP1_80_CLKEN_MASK 0x8
#define HH503_PHY_WP1_160_CLKEN_LEN    1
#define HH503_PHY_WP1_160_CLKEN_OFFSET 2
#define HH503_PHY_WP1_160_CLKEN_MASK 0x4
#define HH503_PHY_WP1_GLB_640M_CLKEN_LEN   1
#define HH503_PHY_WP1_GLB_640M_CLKEN_OFFSET    1
#define HH503_PHY_WP1_GLB_640M_CLKEN_MASK 0x2
#define HH503_PHY_WP1IF_CLKEN_LEN  1
#define HH503_PHY_WP1IF_CLKEN_OFFSET   0
#define HH503_PHY_WP1IF_CLKEN_MASK 0x1
#define HH503_PHY_WP1_TX_DFE_1DOM_TXSCO_CLKEN_LEN  1
#define HH503_PHY_WP1_TX_DFE_1DOM_TXSCO_CLKEN_OFFSET   15
#define HH503_PHY_WP1_TX_DFE_1DOM_TXSCO_CLKEN_MASK 0x8000
#define HH503_PHY_WP1_44_CLKEN_LEN 1
#define HH503_PHY_WP1_44_CLKEN_OFFSET  14
#define HH503_PHY_WP1_44_CLKEN_MASK 0x4000
#define HH503_PHY_WP1_CALI_TX_CLKEN_LEN    1
#define HH503_PHY_WP1_CALI_TX_CLKEN_OFFSET 13
#define HH503_PHY_WP1_CALI_TX_CLKEN_MASK 0x2000
#define HH503_PHY_WP1_IFFT_CLKEN_LEN   1
#define HH503_PHY_WP1_IFFT_CLKEN_OFFSET    12
#define HH503_PHY_WP1_IFFT_CLKEN_MASK 0x1000
#define HH503_PHY_WP1_DECODE_CLKEN_LEN 1
#define HH503_PHY_WP1_DECODE_CLKEN_OFFSET  11
#define HH503_PHY_WP1_DECODE_CLKEN_MASK 0x800
#define HH503_PHY_WP1_TX_CLKEN_LEN 1
#define HH503_PHY_WP1_TX_CLKEN_OFFSET  10
#define HH503_PHY_WP1_TX_CLKEN_MASK 0x400
#define HH503_PHY_WP1_CLK80_CLKEN_LEN  1
#define HH503_PHY_WP1_CLK80_CLKEN_OFFSET   9
#define HH503_PHY_WP1_CLK80_CLKEN_MASK 0x200
#define HH503_PHY_WP1_CCA_CLKEN_LEN    1
#define HH503_PHY_WP1_CCA_CLKEN_OFFSET 7
#define HH503_PHY_WP1_CCA_CLKEN_MASK 0x80
#define HH503_PHY_WP1_SYNC_DATA_PATH_CLKEN_LEN 1
#define HH503_PHY_WP1_SYNC_DATA_PATH_CLKEN_OFFSET  6
#define HH503_PHY_WP1_SYNC_DATA_PATH_CLKEN_MASK 0x40
#define HH503_PHY_WP1_2X_CLKEN_LEN 1
#define HH503_PHY_WP1_2X_CLKEN_OFFSET  5
#define HH503_PHY_WP1_2X_CLKEN_MASK 0x20
#define HH503_PHY_WP1_TX_DFE_1DOM_CLKEN_LEN    1
#define HH503_PHY_WP1_TX_DFE_1DOM_CLKEN_OFFSET 3
#define HH503_PHY_WP1_TX_DFE_1DOM_CLKEN_MASK 0x8
#define HH503_PHY_WP1_CALI_RXDFE_AGC_CLKEN_LEN 1
#define HH503_PHY_WP1_CALI_RXDFE_AGC_CLKEN_OFFSET  2
#define HH503_PHY_WP1_CALI_RXDFE_AGC_CLKEN_MASK 0x4
#define HH503_PHY_WP1_4X_CLKEN_LEN 1
#define HH503_PHY_WP1_4X_CLKEN_OFFSET  1
#define HH503_PHY_WP1_4X_CLKEN_MASK 0x2
#define HH503_PHY_WP1_80_DIV_NUM_LEN   4
#define HH503_PHY_WP1_80_DIV_NUM_OFFSET    8
#define HH503_PHY_WP1_80_DIV_NUM_MASK 0xF00
#define HH503_PHY_WP1_160_DIV_NUM_LEN  4
#define HH503_PHY_WP1_160_DIV_NUM_OFFSET   4
#define HH503_PHY_WP1_160_DIV_NUM_MASK 0xF0
#define HH503_PHY_WP1_320_DIV_NUM_LEN  4
#define HH503_PHY_WP1_320_DIV_NUM_OFFSET   0
#define HH503_PHY_WP1_320_DIV_NUM_MASK 0xF
#define HH503_PHY_WP1_CALI_TX_DIV_NUM_LEN  2
#define HH503_PHY_WP1_CALI_TX_DIV_NUM_OFFSET   6
#define HH503_PHY_WP1_CALI_TX_DIV_NUM_MASK 0xC0
#define HH503_PHY_WP1_DECODE_DIV_NUM_LEN   2
#define HH503_PHY_WP1_DECODE_DIV_NUM_OFFSET    4
#define HH503_PHY_WP1_DECODE_DIV_NUM_MASK 0x30
#define HH503_PHY_WP1_TX_DFE_1DOM_TXSCO_DIV_NUM_LEN    2
#define HH503_PHY_WP1_TX_DFE_1DOM_TXSCO_DIV_NUM_OFFSET 20
#define HH503_PHY_WP1_TX_DFE_1DOM_TXSCO_DIV_NUM_MASK 0x300000
#define HH503_PHY_WP1_TX_DFE_1DOM_TXSCO_DIV_NUM_MAN_LEN    2
#define HH503_PHY_WP1_TX_DFE_1DOM_TXSCO_DIV_NUM_MAN_OFFSET 16
#define HH503_PHY_WP1_TX_DFE_1DOM_TXSCO_DIV_NUM_MAN_MASK 0x30000
#define HH503_PHY_WP1_TX_DFE_1DOM_DIV_NUM_LEN  2
#define HH503_PHY_WP1_TX_DFE_1DOM_DIV_NUM_OFFSET   12
#define HH503_PHY_WP1_TX_DFE_1DOM_DIV_NUM_MASK 0x3000
#define HH503_PHY_WP1_TX_DFE_1DOM_DIV_NUM_MAN_LEN  2
#define HH503_PHY_WP1_TX_DFE_1DOM_DIV_NUM_MAN_OFFSET   8
#define HH503_PHY_WP1_TX_DFE_1DOM_DIV_NUM_MAN_MASK 0x300
#define HH503_PHY_WP1_CALI_RXDFE_AGC_DIV_NUM_LEN   2
#define HH503_PHY_WP1_CALI_RXDFE_AGC_DIV_NUM_OFFSET    4
#define HH503_PHY_WP1_CALI_RXDFE_AGC_DIV_NUM_MASK 0x30
#define HH503_PHY_WP1_4X_DIV_NUM_LEN   2
#define HH503_PHY_WP1_4X_DIV_NUM_OFFSET    0
#define HH503_PHY_WP1_4X_DIV_NUM_MASK 0x3
#define HH503_PHY_WP1_IFFT_DIV_NUM_LEN 2
#define HH503_PHY_WP1_IFFT_DIV_NUM_OFFSET  12
#define HH503_PHY_WP1_IFFT_DIV_NUM_MASK 0x3000
#define HH503_PHY_WP1IF_DIV_NUM_LEN    2
#define HH503_PHY_WP1IF_DIV_NUM_OFFSET 8
#define HH503_PHY_WP1IF_DIV_NUM_MASK 0x300
#define HH503_PHY_WP1_SYNC_DATA_PATH_DIV_NUM_LEN   2
#define HH503_PHY_WP1_SYNC_DATA_PATH_DIV_NUM_OFFSET    0
#define HH503_PHY_WP1_SYNC_DATA_PATH_DIV_NUM_MASK 0x3
#define HH503_PHY_WP1_CLK80_DIV_NUM_LEN    2
#define HH503_PHY_WP1_CLK80_DIV_NUM_OFFSET 8
#define HH503_PHY_WP1_CLK80_DIV_NUM_MASK 0x300
#define HH503_PHY_WP1_CCA_DIV_NUM_LEN  2
#define HH503_PHY_WP1_CCA_DIV_NUM_OFFSET   4
#define HH503_PHY_WP1_CCA_DIV_NUM_MASK 0x30
#define HH503_PHY_WP1_2X_DIV_NUM_LEN   2
#define HH503_PHY_WP1_2X_DIV_NUM_OFFSET    0
#define HH503_PHY_WP1_2X_DIV_NUM_MASK 0x3
#define HH503_PHY_WP1_TX_DIV_NUM_LEN   7
#define HH503_PHY_WP1_TX_DIV_NUM_OFFSET    0
#define HH503_PHY_WP1_TX_DIV_NUM_MASK 0x7F
#define HH503_PHY_WLPHY1_DIV_EN_LEN    1
#define HH503_PHY_WLPHY1_DIV_EN_OFFSET 0
#define HH503_PHY_WLPHY1_DIV_EN_MASK 0x1
#define HH503_PHY_WP1_DECODER_PHASE_SEL_LEN    1
#define HH503_PHY_WP1_DECODER_PHASE_SEL_OFFSET 9
#define HH503_PHY_WP1_DECODER_PHASE_SEL_MASK 0x200
#define HH503_PHY_WP1_FFT_CLKSEL_MOD_LEN   1
#define HH503_PHY_WP1_FFT_CLKSEL_MOD_OFFSET    8
#define HH503_PHY_WP1_FFT_CLKSEL_MOD_MASK 0x100
#define HH503_PHY_WP1_FFT_CLKSEL_MAN_LEN   1
#define HH503_PHY_WP1_FFT_CLKSEL_MAN_OFFSET    4
#define HH503_PHY_WP1_FFT_CLKSEL_MAN_MASK 0x10
#define HH503_PHY_WP1_PHY_S0_FREQ_CLKSEL_LEN   1
#define HH503_PHY_WP1_PHY_S0_FREQ_CLKSEL_OFFSET    2
#define HH503_PHY_WP1_PHY_S0_FREQ_CLKSEL_MASK 0x4
#define HH503_PHY_WP1_80_11B_CLKSEL_LEN    1
#define HH503_PHY_WP1_80_11B_CLKSEL_OFFSET 1
#define HH503_PHY_WP1_80_11B_CLKSEL_MASK 0x2
#define HH503_PHY_WP1_960_640_CLKSEL_LEN   1
#define HH503_PHY_WP1_960_640_CLKSEL_OFFSET    0
#define HH503_PHY_WP1_960_640_CLKSEL_MASK 0x1
#define HH503_PHY_WP1_FFT_2X_FFT_CLKON_LEN 1
#define HH503_PHY_WP1_FFT_2X_FFT_CLKON_OFFSET  5
#define HH503_PHY_WP1_FFT_2X_FFT_CLKON_MASK 0x20
#define HH503_PHY_WP1_FFT_2X_2X_CLKON_LEN  1
#define HH503_PHY_WP1_FFT_2X_2X_CLKON_OFFSET   4
#define HH503_PHY_WP1_FFT_2X_2X_CLKON_MASK 0x10
#define HH503_PHY_WP1_FFT_RX_CLKON_LEN 1
#define HH503_PHY_WP1_FFT_RX_CLKON_OFFSET  3
#define HH503_PHY_WP1_FFT_RX_CLKON_MASK 0x8
#define HH503_PHY_WP1_FFT_TX_CLKON_LEN 1
#define HH503_PHY_WP1_FFT_TX_CLKON_OFFSET  2
#define HH503_PHY_WP1_FFT_TX_CLKON_MASK 0x4
#define HH503_PHY_WP1_TX_DFE_1DOM_TXSCO_DIV_NUM_SEL_LEN    1
#define HH503_PHY_WP1_TX_DFE_1DOM_TXSCO_DIV_NUM_SEL_OFFSET 2
#define HH503_PHY_WP1_TX_DFE_1DOM_TXSCO_DIV_NUM_SEL_MASK 0x4
#define HH503_PHY_WP1_TX_DFE_1DOM_DIV_NUM_SEL_LEN  1
#define HH503_PHY_WP1_TX_DFE_1DOM_DIV_NUM_SEL_OFFSET   1
#define HH503_PHY_WP1_TX_DFE_1DOM_DIV_NUM_SEL_MASK 0x2
#define HH503_PHY_WP1_DECODER_DIV_NUM_SEL_LEN  1
#define HH503_PHY_WP1_DECODER_DIV_NUM_SEL_OFFSET   0
#define HH503_PHY_WP1_DECODER_DIV_NUM_SEL_MASK 0x1
#define HH503_PHY_WP1_GLB_PRECHARGE_EN_LEN 1
#define HH503_PHY_WP1_GLB_PRECHARGE_EN_OFFSET  0
#define HH503_PHY_WP1_GLB_PRECHARGE_EN_MASK 0x1
#define HH503_PHY_WP1_MEM_CLK_FORCE_ON_LEN 1
#define HH503_PHY_WP1_MEM_CLK_FORCE_ON_OFFSET  1
#define HH503_PHY_WP1_MEM_CLK_FORCE_ON_MASK 0x2
#define HH503_PHY_WP1_MEM_CLK_AUTO_CG_EN_LEN   1
#define HH503_PHY_WP1_MEM_CLK_AUTO_CG_EN_OFFSET    0
#define HH503_PHY_WP1_MEM_CLK_AUTO_CG_EN_MASK 0x1
#define HH503_PHY_WP1_MARGIN_ADJ_B_LEN 5
#define HH503_PHY_WP1_MARGIN_ADJ_B_OFFSET  8
#define HH503_PHY_WP1_MARGIN_ADJ_B_MASK 0x1F00
#define HH503_PHY_WP1_MARGIN_ADJ_A_LEN 5
#define HH503_PHY_WP1_MARGIN_ADJ_A_OFFSET  0
#define HH503_PHY_WP1_MARGIN_ADJ_A_MASK 0x1F
#define HH503_PHY_WP1_TP_RAM_TMOD_LEN  8
#define HH503_PHY_WP1_TP_RAM_TMOD_OFFSET   0
#define HH503_PHY_WP1_TP_RAM_TMOD_MASK 0xFF
#define HH503_PHY_WP1_SP_RAM_TMOD_LEN  7
#define HH503_PHY_WP1_SP_RAM_TMOD_OFFSET   0
#define HH503_PHY_WP1_SP_RAM_TMOD_MASK 0x7F
#define HH503_PHY_WP1_RF_RAM_TMOD_LEN  7
#define HH503_PHY_WP1_RF_RAM_TMOD_OFFSET   0
#define HH503_PHY_WP1_RF_RAM_TMOD_MASK 0x7F
#define HH503_PHY_WP1_MCM_STATE_NEXT_LEN   2
#define HH503_PHY_WP1_MCM_STATE_NEXT_OFFSET    0
#define HH503_PHY_WP1_MCM_STATE_NEXT_MASK 0x3
#define HH503_PHY_WP1_DIAG_LEN 8
#define HH503_PHY_WP1_DIAG_OFFSET  0
#define HH503_PHY_WP1_DIAG_MASK 0xFF
#define HH503_PHY_WP1_TEST_RX_CH_SEL_LEN   2
#define HH503_PHY_WP1_TEST_RX_CH_SEL_OFFSET    10
#define HH503_PHY_WP1_TEST_RX_CH_SEL_MASK 0xC00
#define HH503_PHY_WP1_TEST_TX_CH_SEL_LEN   2
#define HH503_PHY_WP1_TEST_TX_CH_SEL_OFFSET    8
#define HH503_PHY_WP1_TEST_TX_CH_SEL_MASK 0x300
#define HH503_PHY_WP1_WLBB_TESTMODE_LEN    3
#define HH503_PHY_WP1_WLBB_TESTMODE_OFFSET 0
#define HH503_PHY_WP1_WLBB_TESTMODE_MASK 0x7
#define HH503_PHY_WP1_CLEAR_SAMPLE_DONE_LEN    1
#define HH503_PHY_WP1_CLEAR_SAMPLE_DONE_OFFSET 0
#define HH503_PHY_WP1_CLEAR_SAMPLE_DONE_MASK 0x1
#define HH503_PHY_WP1_CLEAR_FIFO_ALM_LEN   4
#define HH503_PHY_WP1_CLEAR_FIFO_ALM_OFFSET    0
#define HH503_PHY_WP1_CLEAR_FIFO_ALM_MASK 0xF
#define HH503_PHY_WP1_RX_IQ_EXCHANGE_LEN   4
#define HH503_PHY_WP1_RX_IQ_EXCHANGE_OFFSET    4
#define HH503_PHY_WP1_RX_IQ_EXCHANGE_MASK 0xF0
#define HH503_PHY_WP1_TX_IQ_EXCHANGE_LEN   4
#define HH503_PHY_WP1_TX_IQ_EXCHANGE_OFFSET    0
#define HH503_PHY_WP1_TX_IQ_EXCHANGE_MASK 0xF
#define HH503_PHY_WP1_SAMPLE_DONE_LEN  1
#define HH503_PHY_WP1_SAMPLE_DONE_OFFSET   1
#define HH503_PHY_WP1_SAMPLE_DONE_MASK 0x2
#define HH503_PHY_WP1_TEST_START_LEN   1
#define HH503_PHY_WP1_TEST_START_OFFSET    0
#define HH503_PHY_WP1_TEST_START_MASK 0x1
#define HH503_PHY_WP1_CFG_FORCE6_CLK_ON_LEN    1
#define HH503_PHY_WP1_CFG_FORCE6_CLK_ON_OFFSET 6
#define HH503_PHY_WP1_CFG_FORCE6_CLK_ON_MASK 0x40
#define HH503_PHY_WP1_CFG_FORCE5_CLK_ON_LEN    1
#define HH503_PHY_WP1_CFG_FORCE5_CLK_ON_OFFSET 5
#define HH503_PHY_WP1_CFG_FORCE5_CLK_ON_MASK 0x20
#define HH503_PHY_WP1_CFG_FORCE4_CLK_ON_LEN    1
#define HH503_PHY_WP1_CFG_FORCE4_CLK_ON_OFFSET 4
#define HH503_PHY_WP1_CFG_FORCE4_CLK_ON_MASK 0x10
#define HH503_PHY_WP1_CFG_FORCE3_CLK_ON_LEN    1
#define HH503_PHY_WP1_CFG_FORCE3_CLK_ON_OFFSET 3
#define HH503_PHY_WP1_CFG_FORCE3_CLK_ON_MASK 0x8
#define HH503_PHY_WP1_CFG_FORCE2_CLK_ON_LEN    1
#define HH503_PHY_WP1_CFG_FORCE2_CLK_ON_OFFSET 2
#define HH503_PHY_WP1_CFG_FORCE2_CLK_ON_MASK 0x4
#define HH503_PHY_WP1_CFG_FORCE1_CLK_ON_LEN    1
#define HH503_PHY_WP1_CFG_FORCE1_CLK_ON_OFFSET 1
#define HH503_PHY_WP1_CFG_FORCE1_CLK_ON_MASK 0x2
#define HH503_PHY_WP1_CFG_FORCE_CLK_ON_LEN 1
#define HH503_PHY_WP1_CFG_FORCE_CLK_ON_OFFSET  0
#define HH503_PHY_WP1_CFG_FORCE_CLK_ON_MASK 0x1
#define HH503_PHY_SYS_ID_LEN   32
#define HH503_PHY_SYS_ID_OFFSET    0
#define HH503_PHY_SYS_ID_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_CALI_GP0_LEN 32
#define HH503_PHY_ABB_CALI_GP0_OFFSET  0
#define HH503_PHY_ABB_CALI_GP0_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_CALI_GP1_LEN 32
#define HH503_PHY_ABB_CALI_GP1_OFFSET  0
#define HH503_PHY_ABB_CALI_GP1_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_CALI_GP2_LEN 32
#define HH503_PHY_ABB_CALI_GP2_OFFSET  0
#define HH503_PHY_ABB_CALI_GP2_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_CALI_GP3_LEN 32
#define HH503_PHY_ABB_CALI_GP3_OFFSET  0
#define HH503_PHY_ABB_CALI_GP3_MASK 0xFFFFFFFF
#define HH503_PHY_SOFT_RST_MONITOR_N_LEN   1
#define HH503_PHY_SOFT_RST_MONITOR_N_OFFSET    17
#define HH503_PHY_SOFT_RST_MONITOR_N_MASK 0x20000
#define HH503_PHY_SOFT_RST_MONITOR_ADC_SAMPLE_N_LEN    1
#define HH503_PHY_SOFT_RST_MONITOR_ADC_SAMPLE_N_OFFSET 16
#define HH503_PHY_SOFT_RST_MONITOR_ADC_SAMPLE_N_MASK 0x10000
#define HH503_PHY_SOFT_RST_MONITOR_DAC_SAMPLE_N_LEN    1
#define HH503_PHY_SOFT_RST_MONITOR_DAC_SAMPLE_N_OFFSET 15
#define HH503_PHY_SOFT_RST_MONITOR_DAC_SAMPLE_N_MASK 0x8000
#define HH503_PHY_SOFT_RST_MONITOR_ADC_GEN_N_LEN   1
#define HH503_PHY_SOFT_RST_MONITOR_ADC_GEN_N_OFFSET    14
#define HH503_PHY_SOFT_RST_MONITOR_ADC_GEN_N_MASK 0x4000
#define HH503_PHY_SOFT_RST_MONITOR_DAC_GEN_N_LEN   1
#define HH503_PHY_SOFT_RST_MONITOR_DAC_GEN_N_OFFSET    13
#define HH503_PHY_SOFT_RST_MONITOR_DAC_GEN_N_MASK 0x2000
#define HH503_PHY_SOFT_RST_DPD_ADC_0CHN_N_LEN  1
#define HH503_PHY_SOFT_RST_DPD_ADC_0CHN_N_OFFSET   12
#define HH503_PHY_SOFT_RST_DPD_ADC_0CHN_N_MASK 0x1000
#define HH503_PHY_SOFT_RST_DPD_ADC_1CHN_N_LEN  1
#define HH503_PHY_SOFT_RST_DPD_ADC_1CHN_N_OFFSET   11
#define HH503_PHY_SOFT_RST_DPD_ADC_1CHN_N_MASK 0x800
#define HH503_PHY_RST_ADC_DPD_SOFT_C0_N_LEN    1
#define HH503_PHY_RST_ADC_DPD_SOFT_C0_N_OFFSET 10
#define HH503_PHY_RST_ADC_DPD_SOFT_C0_N_MASK 0x400
#define HH503_PHY_RST_ADC_DPD_SOFT_C1_N_LEN    1
#define HH503_PHY_RST_ADC_DPD_SOFT_C1_N_OFFSET 9
#define HH503_PHY_RST_ADC_DPD_SOFT_C1_N_MASK 0x200
#define HH503_PHY_SOFT_RST_SAMPLE_LEN  1
#define HH503_PHY_SOFT_RST_SAMPLE_OFFSET   8
#define HH503_PHY_SOFT_RST_SAMPLE_MASK 0x100
#define HH503_PHY_SOFT_RST_DAC_CALI_C1_N_LEN   1
#define HH503_PHY_SOFT_RST_DAC_CALI_C1_N_OFFSET    7
#define HH503_PHY_SOFT_RST_DAC_CALI_C1_N_MASK 0x80
#define HH503_PHY_SOFT_RST_DAC_CALI_C0_N_LEN   1
#define HH503_PHY_SOFT_RST_DAC_CALI_C0_N_OFFSET    6
#define HH503_PHY_SOFT_RST_DAC_CALI_C0_N_MASK 0x40
#define HH503_PHY_SOFT_RST_ADC_CALI_C1_N_LEN   1
#define HH503_PHY_SOFT_RST_ADC_CALI_C1_N_OFFSET    5
#define HH503_PHY_SOFT_RST_ADC_CALI_C1_N_MASK 0x20
#define HH503_PHY_SOFT_RST_ADC_CALI_C0_N_LEN   1
#define HH503_PHY_SOFT_RST_ADC_CALI_C0_N_OFFSET    4
#define HH503_PHY_SOFT_RST_ADC_CALI_C0_N_MASK 0x10
#define HH503_PHY_RST_SOFT_N_Q_C1_LEN  1
#define HH503_PHY_RST_SOFT_N_Q_C1_OFFSET   3
#define HH503_PHY_RST_SOFT_N_Q_C1_MASK 0x8
#define HH503_PHY_RST_SOFT_N_I_C1_LEN  1
#define HH503_PHY_RST_SOFT_N_I_C1_OFFSET   2
#define HH503_PHY_RST_SOFT_N_I_C1_MASK 0x4
#define HH503_PHY_RST_SOFT_N_Q_C0_LEN  1
#define HH503_PHY_RST_SOFT_N_Q_C0_OFFSET   1
#define HH503_PHY_RST_SOFT_N_Q_C0_MASK 0x2
#define HH503_PHY_RST_SOFT_N_I_C0_LEN  1
#define HH503_PHY_RST_SOFT_N_I_C0_OFFSET   0
#define HH503_PHY_RST_SOFT_N_I_C0_MASK 0x1
#define HH503_PHY_WP0_DAC_1CH_CLKEN_LEN    1
#define HH503_PHY_WP0_DAC_1CH_CLKEN_OFFSET 17
#define HH503_PHY_WP0_DAC_1CH_CLKEN_MASK 0x20000
#define HH503_PHY_WP0_DAC_0CH_CLKEN_LEN    1
#define HH503_PHY_WP0_DAC_0CH_CLKEN_OFFSET 16
#define HH503_PHY_WP0_DAC_0CH_CLKEN_MASK 0x10000
#define HH503_PHY_WP1_DAC_0CH_CLKEN_LEN    1
#define HH503_PHY_WP1_DAC_0CH_CLKEN_OFFSET 15
#define HH503_PHY_WP1_DAC_0CH_CLKEN_MASK 0x8000
#define HH503_PHY_WP1_ADC_0CH_CLKEN_LEN    1
#define HH503_PHY_WP1_ADC_0CH_CLKEN_OFFSET 14
#define HH503_PHY_WP1_ADC_0CH_CLKEN_MASK 0x4000
#define HH503_PHY_WP0_ADC_1CH_CLKEN_LEN    1
#define HH503_PHY_WP0_ADC_1CH_CLKEN_OFFSET 13
#define HH503_PHY_WP0_ADC_1CH_CLKEN_MASK 0x2000
#define HH503_PHY_WP0_ADC_0CH_CLKEN_LEN    1
#define HH503_PHY_WP0_ADC_0CH_CLKEN_OFFSET 12
#define HH503_PHY_WP0_ADC_0CH_CLKEN_MASK 0x1000
#define HH503_PHY_ADC_SUB3_C1_CLKEN_LEN    1
#define HH503_PHY_ADC_SUB3_C1_CLKEN_OFFSET 11
#define HH503_PHY_ADC_SUB3_C1_CLKEN_MASK 0x800
#define HH503_PHY_ADC_SUB2_C1_CLKEN_LEN    1
#define HH503_PHY_ADC_SUB2_C1_CLKEN_OFFSET 10
#define HH503_PHY_ADC_SUB2_C1_CLKEN_MASK 0x400
#define HH503_PHY_ADC_SUB1_C1_CLKEN_LEN    1
#define HH503_PHY_ADC_SUB1_C1_CLKEN_OFFSET 9
#define HH503_PHY_ADC_SUB1_C1_CLKEN_MASK 0x200
#define HH503_PHY_ADC_SUB0_C1_CLKEN_LEN    1
#define HH503_PHY_ADC_SUB0_C1_CLKEN_OFFSET 8
#define HH503_PHY_ADC_SUB0_C1_CLKEN_MASK 0x100
#define HH503_PHY_ADC_SUB3_C0_CLKEN_LEN    1
#define HH503_PHY_ADC_SUB3_C0_CLKEN_OFFSET 7
#define HH503_PHY_ADC_SUB3_C0_CLKEN_MASK 0x80
#define HH503_PHY_ADC_SUB2_C0_CLKEN_LEN    1
#define HH503_PHY_ADC_SUB2_C0_CLKEN_OFFSET 6
#define HH503_PHY_ADC_SUB2_C0_CLKEN_MASK 0x40
#define HH503_PHY_ADC_SUB1_C0_CLKEN_LEN    1
#define HH503_PHY_ADC_SUB1_C0_CLKEN_OFFSET 5
#define HH503_PHY_ADC_SUB1_C0_CLKEN_MASK 0x20
#define HH503_PHY_ADC_SUB0_C0_CLKEN_LEN    1
#define HH503_PHY_ADC_SUB0_C0_CLKEN_OFFSET 4
#define HH503_PHY_ADC_SUB0_C0_CLKEN_MASK 0x10
#define HH503_PHY_ADC_1CH_CLKEN_LEN    1
#define HH503_PHY_ADC_1CH_CLKEN_OFFSET 3
#define HH503_PHY_ADC_1CH_CLKEN_MASK 0x8
#define HH503_PHY_ADC_0CH_CLKEN_LEN    1
#define HH503_PHY_ADC_0CH_CLKEN_OFFSET 2
#define HH503_PHY_ADC_0CH_CLKEN_MASK 0x4
#define HH503_PHY_DAC_1CH_CLKEN_LEN    1
#define HH503_PHY_DAC_1CH_CLKEN_OFFSET 1
#define HH503_PHY_DAC_1CH_CLKEN_MASK 0x2
#define HH503_PHY_DAC_0CH_CLKEN_LEN    1
#define HH503_PHY_DAC_0CH_CLKEN_OFFSET 0
#define HH503_PHY_DAC_0CH_CLKEN_MASK 0x1
#define HH503_PHY_ADC_CLK_CH1_CLKEN_LEN    1
#define HH503_PHY_ADC_CLK_CH1_CLKEN_OFFSET 9
#define HH503_PHY_ADC_CLK_CH1_CLKEN_MASK 0x200
#define HH503_PHY_ADC_CLK_CH0_CLKEN_LEN    1
#define HH503_PHY_ADC_CLK_CH0_CLKEN_OFFSET 8
#define HH503_PHY_ADC_CLK_CH0_CLKEN_MASK 0x100
#define HH503_PHY_MGEC_CALI_CLKEN_LEN  1
#define HH503_PHY_MGEC_CALI_CLKEN_OFFSET   7
#define HH503_PHY_MGEC_CALI_CLKEN_MASK 0x80
#define HH503_PHY_MOEC_CALI_CLKEN_LEN  1
#define HH503_PHY_MOEC_CALI_CLKEN_OFFSET   6
#define HH503_PHY_MOEC_CALI_CLKEN_MASK 0x40
#define HH503_PHY_CAP_CALI_CLKEN_LEN   1
#define HH503_PHY_CAP_CALI_CLKEN_OFFSET    5
#define HH503_PHY_CAP_CALI_CLKEN_MASK 0x20
#define HH503_PHY_CMP_CALI_CLKEN_LEN   1
#define HH503_PHY_CMP_CALI_CLKEN_OFFSET    4
#define HH503_PHY_CMP_CALI_CLKEN_MASK 0x10
#define HH503_PHY_ADC_DPD_CH1_CLKEN_LEN    1
#define HH503_PHY_ADC_DPD_CH1_CLKEN_OFFSET 3
#define HH503_PHY_ADC_DPD_CH1_CLKEN_MASK 0x8
#define HH503_PHY_ADC_DPD_CH0_CLKEN_LEN    1
#define HH503_PHY_ADC_DPD_CH0_CLKEN_OFFSET 2
#define HH503_PHY_ADC_DPD_CH0_CLKEN_MASK 0x4
#define HH503_PHY_ADC_CH1_CLKEN_LEN    1
#define HH503_PHY_ADC_CH1_CLKEN_OFFSET 1
#define HH503_PHY_ADC_CH1_CLKEN_MASK 0x2
#define HH503_PHY_ADC_CH0_CLKEN_LEN    1
#define HH503_PHY_ADC_CH0_CLKEN_OFFSET 0
#define HH503_PHY_ADC_CH0_CLKEN_MASK 0x1
#define HH503_PHY_GT_DAC_CLK_FOR_DPD_SEL_LEN   1
#define HH503_PHY_GT_DAC_CLK_FOR_DPD_SEL_OFFSET    14
#define HH503_PHY_GT_DAC_CLK_FOR_DPD_SEL_MASK 0x4000
#define HH503_PHY_WP_ADC_GT_EN_1CH_SEL_LEN 1
#define HH503_PHY_WP_ADC_GT_EN_1CH_SEL_OFFSET  13
#define HH503_PHY_WP_ADC_GT_EN_1CH_SEL_MASK 0x2000
#define HH503_PHY_WP_ADC_GT_EN_0CH_SEL_LEN 1
#define HH503_PHY_WP_ADC_GT_EN_0CH_SEL_OFFSET  12
#define HH503_PHY_WP_ADC_GT_EN_0CH_SEL_MASK 0x1000
#define HH503_PHY_WP_DAC_GT_EN_1CH_SEL_LEN 1
#define HH503_PHY_WP_DAC_GT_EN_1CH_SEL_OFFSET  11
#define HH503_PHY_WP_DAC_GT_EN_1CH_SEL_MASK 0x800
#define HH503_PHY_WP_DAC_GT_EN_0CH_SEL_LEN 1
#define HH503_PHY_WP_DAC_GT_EN_0CH_SEL_OFFSET  10
#define HH503_PHY_WP_DAC_GT_EN_0CH_SEL_MASK 0x400
#define HH503_PHY_ADC_SUB3_C1_PH_SEL_LEN   1
#define HH503_PHY_ADC_SUB3_C1_PH_SEL_OFFSET    9
#define HH503_PHY_ADC_SUB3_C1_PH_SEL_MASK 0x200
#define HH503_PHY_ADC_SUB2_C1_PH_SEL_LEN   1
#define HH503_PHY_ADC_SUB2_C1_PH_SEL_OFFSET    8
#define HH503_PHY_ADC_SUB2_C1_PH_SEL_MASK 0x100
#define HH503_PHY_ADC_SUB1_C1_PH_SEL_LEN   1
#define HH503_PHY_ADC_SUB1_C1_PH_SEL_OFFSET    7
#define HH503_PHY_ADC_SUB1_C1_PH_SEL_MASK 0x80
#define HH503_PHY_ADC_SUB0_C1_PH_SEL_LEN   1
#define HH503_PHY_ADC_SUB0_C1_PH_SEL_OFFSET    6
#define HH503_PHY_ADC_SUB0_C1_PH_SEL_MASK 0x40
#define HH503_PHY_ADC_SUB3_C0_PH_SEL_LEN   1
#define HH503_PHY_ADC_SUB3_C0_PH_SEL_OFFSET    5
#define HH503_PHY_ADC_SUB3_C0_PH_SEL_MASK 0x20
#define HH503_PHY_ADC_SUB2_C0_PH_SEL_LEN   1
#define HH503_PHY_ADC_SUB2_C0_PH_SEL_OFFSET    4
#define HH503_PHY_ADC_SUB2_C0_PH_SEL_MASK 0x10
#define HH503_PHY_ADC_SUB1_C0_PH_SEL_LEN   1
#define HH503_PHY_ADC_SUB1_C0_PH_SEL_OFFSET    3
#define HH503_PHY_ADC_SUB1_C0_PH_SEL_MASK 0x8
#define HH503_PHY_ADC_SUB0_C0_PH_SEL_LEN   1
#define HH503_PHY_ADC_SUB0_C0_PH_SEL_OFFSET    2
#define HH503_PHY_ADC_SUB0_C0_PH_SEL_MASK 0x4
#define HH503_PHY_DAC_1CH_PH_SEL_LEN   1
#define HH503_PHY_DAC_1CH_PH_SEL_OFFSET    1
#define HH503_PHY_DAC_1CH_PH_SEL_MASK 0x2
#define HH503_PHY_DAC_0CH_PH_SEL_LEN   1
#define HH503_PHY_DAC_0CH_PH_SEL_OFFSET    0
#define HH503_PHY_DAC_0CH_PH_SEL_MASK 0x1
#define HH503_PHY_ABB_CTRL_CLK_CHN_SEL_LEN 1
#define HH503_PHY_ABB_CTRL_CLK_CHN_SEL_OFFSET  6
#define HH503_PHY_ABB_CTRL_CLK_CHN_SEL_MASK 0x40
#define HH503_PHY_WP1_ADC_0CH_CLKSEL_LEN   1
#define HH503_PHY_WP1_ADC_0CH_CLKSEL_OFFSET    5
#define HH503_PHY_WP1_ADC_0CH_CLKSEL_MASK 0x20
#define HH503_PHY_WP0_ADC_1CH_CLKSEL_LEN   1
#define HH503_PHY_WP0_ADC_1CH_CLKSEL_OFFSET    4
#define HH503_PHY_WP0_ADC_1CH_CLKSEL_MASK 0x10
#define HH503_PHY_WP0_ADC_0CH_CLKSEL_LEN   1
#define HH503_PHY_WP0_ADC_0CH_CLKSEL_OFFSET    3
#define HH503_PHY_WP0_ADC_0CH_CLKSEL_MASK 0x8
#define HH503_PHY_WP1_DAC_0CH_CLKSEL_LEN   1
#define HH503_PHY_WP1_DAC_0CH_CLKSEL_OFFSET    2
#define HH503_PHY_WP1_DAC_0CH_CLKSEL_MASK 0x4
#define HH503_PHY_WP0_DAC_1CH_CLKSEL_LEN   1
#define HH503_PHY_WP0_DAC_1CH_CLKSEL_OFFSET    1
#define HH503_PHY_WP0_DAC_1CH_CLKSEL_MASK 0x2
#define HH503_PHY_WP0_DAC_0CH_CLKSEL_LEN   1
#define HH503_PHY_WP0_DAC_0CH_CLKSEL_OFFSET    0
#define HH503_PHY_WP0_DAC_0CH_CLKSEL_MASK 0x1
#define HH503_PHY_CFG_SAMPLE_WORK_MODE_LEN 2
#define HH503_PHY_CFG_SAMPLE_WORK_MODE_OFFSET  15
#define HH503_PHY_CFG_SAMPLE_WORK_MODE_MASK 0x18000
#define HH503_PHY_WP1_CFG_ADC_FS_SEL_LEN   1
#define HH503_PHY_WP1_CFG_ADC_FS_SEL_OFFSET    14
#define HH503_PHY_WP1_CFG_ADC_FS_SEL_MASK 0x4000
#define HH503_PHY_WP1_CFG_ADC_FS_MAN_LEN   2
#define HH503_PHY_WP1_CFG_ADC_FS_MAN_OFFSET    12
#define HH503_PHY_WP1_CFG_ADC_FS_MAN_MASK 0x3000
#define HH503_PHY_WP0_CFG_ADC_FS_SEL_LEN   1
#define HH503_PHY_WP0_CFG_ADC_FS_SEL_OFFSET    10
#define HH503_PHY_WP0_CFG_ADC_FS_SEL_MASK 0x400
#define HH503_PHY_WP0_CFG_ADC_FS_MAN_LEN   2
#define HH503_PHY_WP0_CFG_ADC_FS_MAN_OFFSET    8
#define HH503_PHY_WP0_CFG_ADC_FS_MAN_MASK 0x300
#define HH503_PHY_ADC_WORK_MODE_CH1_SEL_LEN    1
#define HH503_PHY_ADC_WORK_MODE_CH1_SEL_OFFSET 6
#define HH503_PHY_ADC_WORK_MODE_CH1_SEL_MASK 0x40
#define HH503_PHY_ADC_WORK_MODE_CH1_MAN_LEN    2
#define HH503_PHY_ADC_WORK_MODE_CH1_MAN_OFFSET 4
#define HH503_PHY_ADC_WORK_MODE_CH1_MAN_MASK 0x30
#define HH503_PHY_ADC_WORK_MODE_CH0_SEL_LEN    1
#define HH503_PHY_ADC_WORK_MODE_CH0_SEL_OFFSET 2
#define HH503_PHY_ADC_WORK_MODE_CH0_SEL_MASK 0x4
#define HH503_PHY_ADC_WORK_MODE_CH0_MAN_LEN    2
#define HH503_PHY_ADC_WORK_MODE_CH0_MAN_OFFSET 0
#define HH503_PHY_ADC_WORK_MODE_CH0_MAN_MASK 0x3
#define HH503_PHY_ADC_CLK_CH1_DIV_NUM_LEN  2
#define HH503_PHY_ADC_CLK_CH1_DIV_NUM_OFFSET   14
#define HH503_PHY_ADC_CLK_CH1_DIV_NUM_MASK 0xC000
#define HH503_PHY_ADC_CLK_CH0_DIV_NUM_LEN  2
#define HH503_PHY_ADC_CLK_CH0_DIV_NUM_OFFSET   12
#define HH503_PHY_ADC_CLK_CH0_DIV_NUM_MASK 0x3000
#define HH503_PHY_WLPHY_DIV_EN_LEN 1
#define HH503_PHY_WLPHY_DIV_EN_OFFSET  8
#define HH503_PHY_WLPHY_DIV_EN_MASK 0x100
#define HH503_PHY_ADC_DPD_CH1_DIV_NUM_LEN  2
#define HH503_PHY_ADC_DPD_CH1_DIV_NUM_OFFSET   6
#define HH503_PHY_ADC_DPD_CH1_DIV_NUM_MASK 0xC0
#define HH503_PHY_ADC_DPD_CH0_DIV_NUM_LEN  2
#define HH503_PHY_ADC_DPD_CH0_DIV_NUM_OFFSET   4
#define HH503_PHY_ADC_DPD_CH0_DIV_NUM_MASK 0x30
#define HH503_PHY_ADC_CH1_DIV_NUM_LEN  2
#define HH503_PHY_ADC_CH1_DIV_NUM_OFFSET   2
#define HH503_PHY_ADC_CH1_DIV_NUM_MASK 0xC
#define HH503_PHY_ADC_CH0_DIV_NUM_LEN  2
#define HH503_PHY_ADC_CH0_DIV_NUM_OFFSET   0
#define HH503_PHY_ADC_CH0_DIV_NUM_MASK 0x3
#define HH503_PHY_DAC_DEM_EN_SEL_CH1_LEN   1
#define HH503_PHY_DAC_DEM_EN_SEL_CH1_OFFSET    3
#define HH503_PHY_DAC_DEM_EN_SEL_CH1_MASK 0x8
#define HH503_PHY_DAC_DEM_EN_MAN_CH1_LEN   1
#define HH503_PHY_DAC_DEM_EN_MAN_CH1_OFFSET    2
#define HH503_PHY_DAC_DEM_EN_MAN_CH1_MASK 0x4
#define HH503_PHY_DAC_DEM_EN_SEL_CH0_LEN   1
#define HH503_PHY_DAC_DEM_EN_SEL_CH0_OFFSET    1
#define HH503_PHY_DAC_DEM_EN_SEL_CH0_MASK 0x2
#define HH503_PHY_DAC_DEM_EN_MAN_CH0_LEN   1
#define HH503_PHY_DAC_DEM_EN_MAN_CH0_OFFSET    0
#define HH503_PHY_DAC_DEM_EN_MAN_CH0_MASK 0x1
#define HH503_PHY_CLA_STEP_MSB_0_LEN   2
#define HH503_PHY_CLA_STEP_MSB_0_OFFSET    12
#define HH503_PHY_CLA_STEP_MSB_0_MASK 0x3000
#define HH503_PHY_CLA_STEP_HSB_0_LEN   2
#define HH503_PHY_CLA_STEP_HSB_0_OFFSET    8
#define HH503_PHY_CLA_STEP_HSB_0_MASK 0x300
#define HH503_PHY_PRG_EN_0_LEN 1
#define HH503_PHY_PRG_EN_0_OFFSET  5
#define HH503_PHY_PRG_EN_0_MASK 0x20
#define HH503_PHY_DEM_SEL_0_LEN    1
#define HH503_PHY_DEM_SEL_0_OFFSET 4
#define HH503_PHY_DEM_SEL_0_MASK 0x10
#define HH503_PHY_DEM_MSB_0_LEN    1
#define HH503_PHY_DEM_MSB_0_OFFSET 1
#define HH503_PHY_DEM_MSB_0_MASK 0x2
#define HH503_PHY_DEM_HSB_0_LEN    1
#define HH503_PHY_DEM_HSB_0_OFFSET 0
#define HH503_PHY_DEM_HSB_0_MASK 0x1
#define HH503_PHY_CLA_STEP_MSB_1_LEN   2
#define HH503_PHY_CLA_STEP_MSB_1_OFFSET    12
#define HH503_PHY_CLA_STEP_MSB_1_MASK 0x3000
#define HH503_PHY_CLA_STEP_HSB_1_LEN   2
#define HH503_PHY_CLA_STEP_HSB_1_OFFSET    8
#define HH503_PHY_CLA_STEP_HSB_1_MASK 0x300
#define HH503_PHY_PRG_EN_1_LEN 1
#define HH503_PHY_PRG_EN_1_OFFSET  5
#define HH503_PHY_PRG_EN_1_MASK 0x20
#define HH503_PHY_DEM_SEL_1_LEN    1
#define HH503_PHY_DEM_SEL_1_OFFSET 4
#define HH503_PHY_DEM_SEL_1_MASK 0x10
#define HH503_PHY_DEM_MSB_1_LEN    1
#define HH503_PHY_DEM_MSB_1_OFFSET 1
#define HH503_PHY_DEM_MSB_1_MASK 0x2
#define HH503_PHY_DEM_HSB_1_LEN    1
#define HH503_PHY_DEM_HSB_1_OFFSET 0
#define HH503_PHY_DEM_HSB_1_MASK 0x1
#define HH503_PHY_CLA_STEP_MSB_2_LEN   2
#define HH503_PHY_CLA_STEP_MSB_2_OFFSET    12
#define HH503_PHY_CLA_STEP_MSB_2_MASK 0x3000
#define HH503_PHY_CLA_STEP_HSB_2_LEN   2
#define HH503_PHY_CLA_STEP_HSB_2_OFFSET    8
#define HH503_PHY_CLA_STEP_HSB_2_MASK 0x300
#define HH503_PHY_PRG_EN_2_LEN 1
#define HH503_PHY_PRG_EN_2_OFFSET  5
#define HH503_PHY_PRG_EN_2_MASK 0x20
#define HH503_PHY_DEM_SEL_2_LEN    1
#define HH503_PHY_DEM_SEL_2_OFFSET 4
#define HH503_PHY_DEM_SEL_2_MASK 0x10
#define HH503_PHY_DEM_MSB_2_LEN    1
#define HH503_PHY_DEM_MSB_2_OFFSET 1
#define HH503_PHY_DEM_MSB_2_MASK 0x2
#define HH503_PHY_DEM_HSB_2_LEN    1
#define HH503_PHY_DEM_HSB_2_OFFSET 0
#define HH503_PHY_DEM_HSB_2_MASK 0x1
#define HH503_PHY_CLA_STEP_MSB_3_LEN   2
#define HH503_PHY_CLA_STEP_MSB_3_OFFSET    12
#define HH503_PHY_CLA_STEP_MSB_3_MASK 0x3000
#define HH503_PHY_CLA_STEP_HSB_3_LEN   2
#define HH503_PHY_CLA_STEP_HSB_3_OFFSET    8
#define HH503_PHY_CLA_STEP_HSB_3_MASK 0x300
#define HH503_PHY_PRG_EN_3_LEN 1
#define HH503_PHY_PRG_EN_3_OFFSET  5
#define HH503_PHY_PRG_EN_3_MASK 0x20
#define HH503_PHY_DEM_SEL_3_LEN    1
#define HH503_PHY_DEM_SEL_3_OFFSET 4
#define HH503_PHY_DEM_SEL_3_MASK 0x10
#define HH503_PHY_DEM_MSB_3_LEN    1
#define HH503_PHY_DEM_MSB_3_OFFSET 1
#define HH503_PHY_DEM_MSB_3_MASK 0x2
#define HH503_PHY_DEM_HSB_3_LEN    1
#define HH503_PHY_DEM_HSB_3_OFFSET 0
#define HH503_PHY_DEM_HSB_3_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_0_LEN    1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_0_OFFSET 28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_0_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_0_LEN    12
#define HH503_PHY_OS_CAL_ZERO_NUM_0_OFFSET 16
#define HH503_PHY_OS_CAL_ZERO_NUM_0_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_0_LEN    6
#define HH503_PHY_OS_CAL_DATA_SPI_0_OFFSET 7
#define HH503_PHY_OS_CAL_DATA_SPI_0_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_0_LEN   2
#define HH503_PHY_OS_CAL_RANGE_SEL_0_OFFSET    5
#define HH503_PHY_OS_CAL_RANGE_SEL_0_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_0_LEN   2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_0_OFFSET    3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_0_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_0_LEN 1
#define HH503_PHY_OS_CAL_INVERSE_0_OFFSET  2
#define HH503_PHY_OS_CAL_INVERSE_0_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_0_LEN    1
#define HH503_PHY_OS_CAL_LOOP_SEL_0_OFFSET 1
#define HH503_PHY_OS_CAL_LOOP_SEL_0_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_0_LEN    1
#define HH503_PHY_OS_CAL_MODE_0_OFFSET 0
#define HH503_PHY_OS_CAL_MODE_0_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_1_LEN    1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_1_OFFSET 28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_1_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_1_LEN    12
#define HH503_PHY_OS_CAL_ZERO_NUM_1_OFFSET 16
#define HH503_PHY_OS_CAL_ZERO_NUM_1_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_1_LEN    6
#define HH503_PHY_OS_CAL_DATA_SPI_1_OFFSET 7
#define HH503_PHY_OS_CAL_DATA_SPI_1_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_1_LEN   2
#define HH503_PHY_OS_CAL_RANGE_SEL_1_OFFSET    5
#define HH503_PHY_OS_CAL_RANGE_SEL_1_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_1_LEN   2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_1_OFFSET    3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_1_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_1_LEN 1
#define HH503_PHY_OS_CAL_INVERSE_1_OFFSET  2
#define HH503_PHY_OS_CAL_INVERSE_1_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_1_LEN    1
#define HH503_PHY_OS_CAL_LOOP_SEL_1_OFFSET 1
#define HH503_PHY_OS_CAL_LOOP_SEL_1_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_1_LEN    1
#define HH503_PHY_OS_CAL_MODE_1_OFFSET 0
#define HH503_PHY_OS_CAL_MODE_1_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_2_LEN    1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_2_OFFSET 28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_2_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_2_LEN    12
#define HH503_PHY_OS_CAL_ZERO_NUM_2_OFFSET 16
#define HH503_PHY_OS_CAL_ZERO_NUM_2_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_2_LEN    6
#define HH503_PHY_OS_CAL_DATA_SPI_2_OFFSET 7
#define HH503_PHY_OS_CAL_DATA_SPI_2_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_2_LEN   2
#define HH503_PHY_OS_CAL_RANGE_SEL_2_OFFSET    5
#define HH503_PHY_OS_CAL_RANGE_SEL_2_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_2_LEN   2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_2_OFFSET    3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_2_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_2_LEN 1
#define HH503_PHY_OS_CAL_INVERSE_2_OFFSET  2
#define HH503_PHY_OS_CAL_INVERSE_2_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_2_LEN    1
#define HH503_PHY_OS_CAL_LOOP_SEL_2_OFFSET 1
#define HH503_PHY_OS_CAL_LOOP_SEL_2_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_2_LEN    1
#define HH503_PHY_OS_CAL_MODE_2_OFFSET 0
#define HH503_PHY_OS_CAL_MODE_2_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_3_LEN    1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_3_OFFSET 28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_3_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_3_LEN    12
#define HH503_PHY_OS_CAL_ZERO_NUM_3_OFFSET 16
#define HH503_PHY_OS_CAL_ZERO_NUM_3_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_3_LEN    6
#define HH503_PHY_OS_CAL_DATA_SPI_3_OFFSET 7
#define HH503_PHY_OS_CAL_DATA_SPI_3_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_3_LEN   2
#define HH503_PHY_OS_CAL_RANGE_SEL_3_OFFSET    5
#define HH503_PHY_OS_CAL_RANGE_SEL_3_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_3_LEN   2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_3_OFFSET    3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_3_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_3_LEN 1
#define HH503_PHY_OS_CAL_INVERSE_3_OFFSET  2
#define HH503_PHY_OS_CAL_INVERSE_3_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_3_LEN    1
#define HH503_PHY_OS_CAL_LOOP_SEL_3_OFFSET 1
#define HH503_PHY_OS_CAL_LOOP_SEL_3_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_3_LEN    1
#define HH503_PHY_OS_CAL_MODE_3_OFFSET 0
#define HH503_PHY_OS_CAL_MODE_3_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_4_LEN    1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_4_OFFSET 28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_4_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_4_LEN    12
#define HH503_PHY_OS_CAL_ZERO_NUM_4_OFFSET 16
#define HH503_PHY_OS_CAL_ZERO_NUM_4_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_4_LEN    6
#define HH503_PHY_OS_CAL_DATA_SPI_4_OFFSET 7
#define HH503_PHY_OS_CAL_DATA_SPI_4_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_4_LEN   2
#define HH503_PHY_OS_CAL_RANGE_SEL_4_OFFSET    5
#define HH503_PHY_OS_CAL_RANGE_SEL_4_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_4_LEN   2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_4_OFFSET    3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_4_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_4_LEN 1
#define HH503_PHY_OS_CAL_INVERSE_4_OFFSET  2
#define HH503_PHY_OS_CAL_INVERSE_4_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_4_LEN    1
#define HH503_PHY_OS_CAL_LOOP_SEL_4_OFFSET 1
#define HH503_PHY_OS_CAL_LOOP_SEL_4_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_4_LEN    1
#define HH503_PHY_OS_CAL_MODE_4_OFFSET 0
#define HH503_PHY_OS_CAL_MODE_4_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_5_LEN    1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_5_OFFSET 28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_5_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_5_LEN    12
#define HH503_PHY_OS_CAL_ZERO_NUM_5_OFFSET 16
#define HH503_PHY_OS_CAL_ZERO_NUM_5_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_5_LEN    6
#define HH503_PHY_OS_CAL_DATA_SPI_5_OFFSET 7
#define HH503_PHY_OS_CAL_DATA_SPI_5_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_5_LEN   2
#define HH503_PHY_OS_CAL_RANGE_SEL_5_OFFSET    5
#define HH503_PHY_OS_CAL_RANGE_SEL_5_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_5_LEN   2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_5_OFFSET    3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_5_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_5_LEN 1
#define HH503_PHY_OS_CAL_INVERSE_5_OFFSET  2
#define HH503_PHY_OS_CAL_INVERSE_5_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_5_LEN    1
#define HH503_PHY_OS_CAL_LOOP_SEL_5_OFFSET 1
#define HH503_PHY_OS_CAL_LOOP_SEL_5_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_5_LEN    1
#define HH503_PHY_OS_CAL_MODE_5_OFFSET 0
#define HH503_PHY_OS_CAL_MODE_5_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_6_LEN    1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_6_OFFSET 28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_6_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_6_LEN    12
#define HH503_PHY_OS_CAL_ZERO_NUM_6_OFFSET 16
#define HH503_PHY_OS_CAL_ZERO_NUM_6_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_6_LEN    6
#define HH503_PHY_OS_CAL_DATA_SPI_6_OFFSET 7
#define HH503_PHY_OS_CAL_DATA_SPI_6_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_6_LEN   2
#define HH503_PHY_OS_CAL_RANGE_SEL_6_OFFSET    5
#define HH503_PHY_OS_CAL_RANGE_SEL_6_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_6_LEN   2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_6_OFFSET    3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_6_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_6_LEN 1
#define HH503_PHY_OS_CAL_INVERSE_6_OFFSET  2
#define HH503_PHY_OS_CAL_INVERSE_6_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_6_LEN    1
#define HH503_PHY_OS_CAL_LOOP_SEL_6_OFFSET 1
#define HH503_PHY_OS_CAL_LOOP_SEL_6_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_6_LEN    1
#define HH503_PHY_OS_CAL_MODE_6_OFFSET 0
#define HH503_PHY_OS_CAL_MODE_6_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_7_LEN    1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_7_OFFSET 28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_7_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_7_LEN    12
#define HH503_PHY_OS_CAL_ZERO_NUM_7_OFFSET 16
#define HH503_PHY_OS_CAL_ZERO_NUM_7_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_7_LEN    6
#define HH503_PHY_OS_CAL_DATA_SPI_7_OFFSET 7
#define HH503_PHY_OS_CAL_DATA_SPI_7_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_7_LEN   2
#define HH503_PHY_OS_CAL_RANGE_SEL_7_OFFSET    5
#define HH503_PHY_OS_CAL_RANGE_SEL_7_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_7_LEN   2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_7_OFFSET    3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_7_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_7_LEN 1
#define HH503_PHY_OS_CAL_INVERSE_7_OFFSET  2
#define HH503_PHY_OS_CAL_INVERSE_7_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_7_LEN    1
#define HH503_PHY_OS_CAL_LOOP_SEL_7_OFFSET 1
#define HH503_PHY_OS_CAL_LOOP_SEL_7_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_7_LEN    1
#define HH503_PHY_OS_CAL_MODE_7_OFFSET 0
#define HH503_PHY_OS_CAL_MODE_7_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_8_LEN    1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_8_OFFSET 28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_8_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_8_LEN    12
#define HH503_PHY_OS_CAL_ZERO_NUM_8_OFFSET 16
#define HH503_PHY_OS_CAL_ZERO_NUM_8_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_8_LEN    6
#define HH503_PHY_OS_CAL_DATA_SPI_8_OFFSET 7
#define HH503_PHY_OS_CAL_DATA_SPI_8_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_8_LEN   2
#define HH503_PHY_OS_CAL_RANGE_SEL_8_OFFSET    5
#define HH503_PHY_OS_CAL_RANGE_SEL_8_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_8_LEN   2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_8_OFFSET    3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_8_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_8_LEN 1
#define HH503_PHY_OS_CAL_INVERSE_8_OFFSET  2
#define HH503_PHY_OS_CAL_INVERSE_8_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_8_LEN    1
#define HH503_PHY_OS_CAL_LOOP_SEL_8_OFFSET 1
#define HH503_PHY_OS_CAL_LOOP_SEL_8_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_8_LEN    1
#define HH503_PHY_OS_CAL_MODE_8_OFFSET 0
#define HH503_PHY_OS_CAL_MODE_8_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_9_LEN    1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_9_OFFSET 28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_9_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_9_LEN    12
#define HH503_PHY_OS_CAL_ZERO_NUM_9_OFFSET 16
#define HH503_PHY_OS_CAL_ZERO_NUM_9_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_9_LEN    6
#define HH503_PHY_OS_CAL_DATA_SPI_9_OFFSET 7
#define HH503_PHY_OS_CAL_DATA_SPI_9_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_9_LEN   2
#define HH503_PHY_OS_CAL_RANGE_SEL_9_OFFSET    5
#define HH503_PHY_OS_CAL_RANGE_SEL_9_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_9_LEN   2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_9_OFFSET    3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_9_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_9_LEN 1
#define HH503_PHY_OS_CAL_INVERSE_9_OFFSET  2
#define HH503_PHY_OS_CAL_INVERSE_9_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_9_LEN    1
#define HH503_PHY_OS_CAL_LOOP_SEL_9_OFFSET 1
#define HH503_PHY_OS_CAL_LOOP_SEL_9_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_9_LEN    1
#define HH503_PHY_OS_CAL_MODE_9_OFFSET 0
#define HH503_PHY_OS_CAL_MODE_9_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_10_LEN   1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_10_OFFSET    28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_10_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_10_LEN   12
#define HH503_PHY_OS_CAL_ZERO_NUM_10_OFFSET    16
#define HH503_PHY_OS_CAL_ZERO_NUM_10_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_10_LEN   6
#define HH503_PHY_OS_CAL_DATA_SPI_10_OFFSET    7
#define HH503_PHY_OS_CAL_DATA_SPI_10_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_10_LEN  2
#define HH503_PHY_OS_CAL_RANGE_SEL_10_OFFSET   5
#define HH503_PHY_OS_CAL_RANGE_SEL_10_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_10_LEN  2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_10_OFFSET   3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_10_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_10_LEN    1
#define HH503_PHY_OS_CAL_INVERSE_10_OFFSET 2
#define HH503_PHY_OS_CAL_INVERSE_10_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_10_LEN   1
#define HH503_PHY_OS_CAL_LOOP_SEL_10_OFFSET    1
#define HH503_PHY_OS_CAL_LOOP_SEL_10_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_10_LEN   1
#define HH503_PHY_OS_CAL_MODE_10_OFFSET    0
#define HH503_PHY_OS_CAL_MODE_10_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_11_LEN   1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_11_OFFSET    28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_11_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_11_LEN   12
#define HH503_PHY_OS_CAL_ZERO_NUM_11_OFFSET    16
#define HH503_PHY_OS_CAL_ZERO_NUM_11_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_11_LEN   6
#define HH503_PHY_OS_CAL_DATA_SPI_11_OFFSET    7
#define HH503_PHY_OS_CAL_DATA_SPI_11_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_11_LEN  2
#define HH503_PHY_OS_CAL_RANGE_SEL_11_OFFSET   5
#define HH503_PHY_OS_CAL_RANGE_SEL_11_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_11_LEN  2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_11_OFFSET   3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_11_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_11_LEN    1
#define HH503_PHY_OS_CAL_INVERSE_11_OFFSET 2
#define HH503_PHY_OS_CAL_INVERSE_11_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_11_LEN   1
#define HH503_PHY_OS_CAL_LOOP_SEL_11_OFFSET    1
#define HH503_PHY_OS_CAL_LOOP_SEL_11_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_11_LEN   1
#define HH503_PHY_OS_CAL_MODE_11_OFFSET    0
#define HH503_PHY_OS_CAL_MODE_11_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_12_LEN   1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_12_OFFSET    28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_12_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_12_LEN   12
#define HH503_PHY_OS_CAL_ZERO_NUM_12_OFFSET    16
#define HH503_PHY_OS_CAL_ZERO_NUM_12_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_12_LEN   6
#define HH503_PHY_OS_CAL_DATA_SPI_12_OFFSET    7
#define HH503_PHY_OS_CAL_DATA_SPI_12_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_12_LEN  2
#define HH503_PHY_OS_CAL_RANGE_SEL_12_OFFSET   5
#define HH503_PHY_OS_CAL_RANGE_SEL_12_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_12_LEN  2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_12_OFFSET   3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_12_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_12_LEN    1
#define HH503_PHY_OS_CAL_INVERSE_12_OFFSET 2
#define HH503_PHY_OS_CAL_INVERSE_12_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_12_LEN   1
#define HH503_PHY_OS_CAL_LOOP_SEL_12_OFFSET    1
#define HH503_PHY_OS_CAL_LOOP_SEL_12_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_12_LEN   1
#define HH503_PHY_OS_CAL_MODE_12_OFFSET    0
#define HH503_PHY_OS_CAL_MODE_12_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_13_LEN   1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_13_OFFSET    28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_13_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_13_LEN   12
#define HH503_PHY_OS_CAL_ZERO_NUM_13_OFFSET    16
#define HH503_PHY_OS_CAL_ZERO_NUM_13_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_13_LEN   6
#define HH503_PHY_OS_CAL_DATA_SPI_13_OFFSET    7
#define HH503_PHY_OS_CAL_DATA_SPI_13_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_13_LEN  2
#define HH503_PHY_OS_CAL_RANGE_SEL_13_OFFSET   5
#define HH503_PHY_OS_CAL_RANGE_SEL_13_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_13_LEN  2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_13_OFFSET   3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_13_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_13_LEN    1
#define HH503_PHY_OS_CAL_INVERSE_13_OFFSET 2
#define HH503_PHY_OS_CAL_INVERSE_13_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_13_LEN   1
#define HH503_PHY_OS_CAL_LOOP_SEL_13_OFFSET    1
#define HH503_PHY_OS_CAL_LOOP_SEL_13_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_13_LEN   1
#define HH503_PHY_OS_CAL_MODE_13_OFFSET    0
#define HH503_PHY_OS_CAL_MODE_13_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_14_LEN   1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_14_OFFSET    28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_14_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_14_LEN   12
#define HH503_PHY_OS_CAL_ZERO_NUM_14_OFFSET    16
#define HH503_PHY_OS_CAL_ZERO_NUM_14_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_14_LEN   6
#define HH503_PHY_OS_CAL_DATA_SPI_14_OFFSET    7
#define HH503_PHY_OS_CAL_DATA_SPI_14_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_14_LEN  2
#define HH503_PHY_OS_CAL_RANGE_SEL_14_OFFSET   5
#define HH503_PHY_OS_CAL_RANGE_SEL_14_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_14_LEN  2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_14_OFFSET   3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_14_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_14_LEN    1
#define HH503_PHY_OS_CAL_INVERSE_14_OFFSET 2
#define HH503_PHY_OS_CAL_INVERSE_14_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_14_LEN   1
#define HH503_PHY_OS_CAL_LOOP_SEL_14_OFFSET    1
#define HH503_PHY_OS_CAL_LOOP_SEL_14_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_14_LEN   1
#define HH503_PHY_OS_CAL_MODE_14_OFFSET    0
#define HH503_PHY_OS_CAL_MODE_14_MASK 0x1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_15_LEN   1
#define HH503_PHY_OS_CAL_ADC_DATA_INV_15_OFFSET    28
#define HH503_PHY_OS_CAL_ADC_DATA_INV_15_MASK 0x10000000
#define HH503_PHY_OS_CAL_ZERO_NUM_15_LEN   12
#define HH503_PHY_OS_CAL_ZERO_NUM_15_OFFSET    16
#define HH503_PHY_OS_CAL_ZERO_NUM_15_MASK 0xFFF0000
#define HH503_PHY_OS_CAL_DATA_SPI_15_LEN   6
#define HH503_PHY_OS_CAL_DATA_SPI_15_OFFSET    7
#define HH503_PHY_OS_CAL_DATA_SPI_15_MASK 0x1F80
#define HH503_PHY_OS_CAL_RANGE_SEL_15_LEN  2
#define HH503_PHY_OS_CAL_RANGE_SEL_15_OFFSET   5
#define HH503_PHY_OS_CAL_RANGE_SEL_15_MASK 0x60
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_15_LEN  2
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_15_OFFSET   3
#define HH503_PHY_OS_CAL_ACC_CYCLE_SEL_15_MASK 0x18
#define HH503_PHY_OS_CAL_INVERSE_15_LEN    1
#define HH503_PHY_OS_CAL_INVERSE_15_OFFSET 2
#define HH503_PHY_OS_CAL_INVERSE_15_MASK 0x4
#define HH503_PHY_OS_CAL_LOOP_SEL_15_LEN   1
#define HH503_PHY_OS_CAL_LOOP_SEL_15_OFFSET    1
#define HH503_PHY_OS_CAL_LOOP_SEL_15_MASK 0x2
#define HH503_PHY_OS_CAL_MODE_15_LEN   1
#define HH503_PHY_OS_CAL_MODE_15_OFFSET    0
#define HH503_PHY_OS_CAL_MODE_15_MASK 0x1
#define HH503_PHY_OS_CAL_EN_3_Q_C1_LEN 1
#define HH503_PHY_OS_CAL_EN_3_Q_C1_OFFSET  15
#define HH503_PHY_OS_CAL_EN_3_Q_C1_MASK 0x8000
#define HH503_PHY_OS_CAL_EN_2_Q_C1_LEN 1
#define HH503_PHY_OS_CAL_EN_2_Q_C1_OFFSET  14
#define HH503_PHY_OS_CAL_EN_2_Q_C1_MASK 0x4000
#define HH503_PHY_OS_CAL_EN_1_Q_C1_LEN 1
#define HH503_PHY_OS_CAL_EN_1_Q_C1_OFFSET  13
#define HH503_PHY_OS_CAL_EN_1_Q_C1_MASK 0x2000
#define HH503_PHY_OS_CAL_EN_0_Q_C1_LEN 1
#define HH503_PHY_OS_CAL_EN_0_Q_C1_OFFSET  12
#define HH503_PHY_OS_CAL_EN_0_Q_C1_MASK 0x1000
#define HH503_PHY_OS_CAL_EN_3_I_C1_LEN 1
#define HH503_PHY_OS_CAL_EN_3_I_C1_OFFSET  11
#define HH503_PHY_OS_CAL_EN_3_I_C1_MASK 0x800
#define HH503_PHY_OS_CAL_EN_2_I_C1_LEN 1
#define HH503_PHY_OS_CAL_EN_2_I_C1_OFFSET  10
#define HH503_PHY_OS_CAL_EN_2_I_C1_MASK 0x400
#define HH503_PHY_OS_CAL_EN_1_I_C1_LEN 1
#define HH503_PHY_OS_CAL_EN_1_I_C1_OFFSET  9
#define HH503_PHY_OS_CAL_EN_1_I_C1_MASK 0x200
#define HH503_PHY_OS_CAL_EN_0_I_C1_LEN 1
#define HH503_PHY_OS_CAL_EN_0_I_C1_OFFSET  8
#define HH503_PHY_OS_CAL_EN_0_I_C1_MASK 0x100
#define HH503_PHY_OS_CAL_EN_3_Q_C0_LEN 1
#define HH503_PHY_OS_CAL_EN_3_Q_C0_OFFSET  7
#define HH503_PHY_OS_CAL_EN_3_Q_C0_MASK 0x80
#define HH503_PHY_OS_CAL_EN_2_Q_C0_LEN 1
#define HH503_PHY_OS_CAL_EN_2_Q_C0_OFFSET  6
#define HH503_PHY_OS_CAL_EN_2_Q_C0_MASK 0x40
#define HH503_PHY_OS_CAL_EN_1_Q_C0_LEN 1
#define HH503_PHY_OS_CAL_EN_1_Q_C0_OFFSET  5
#define HH503_PHY_OS_CAL_EN_1_Q_C0_MASK 0x20
#define HH503_PHY_OS_CAL_EN_0_Q_C0_LEN 1
#define HH503_PHY_OS_CAL_EN_0_Q_C0_OFFSET  4
#define HH503_PHY_OS_CAL_EN_0_Q_C0_MASK 0x10
#define HH503_PHY_OS_CAL_EN_3_I_C0_LEN 1
#define HH503_PHY_OS_CAL_EN_3_I_C0_OFFSET  3
#define HH503_PHY_OS_CAL_EN_3_I_C0_MASK 0x8
#define HH503_PHY_OS_CAL_EN_2_I_C0_LEN 1
#define HH503_PHY_OS_CAL_EN_2_I_C0_OFFSET  2
#define HH503_PHY_OS_CAL_EN_2_I_C0_MASK 0x4
#define HH503_PHY_OS_CAL_EN_1_I_C0_LEN 1
#define HH503_PHY_OS_CAL_EN_1_I_C0_OFFSET  1
#define HH503_PHY_OS_CAL_EN_1_I_C0_MASK 0x2
#define HH503_PHY_OS_CAL_EN_0_I_C0_LEN 1
#define HH503_PHY_OS_CAL_EN_0_I_C0_OFFSET  0
#define HH503_PHY_OS_CAL_EN_0_I_C0_MASK 0x1
#define HH503_PHY_OS_DATA_EN_3_Q_C1_LEN    1
#define HH503_PHY_OS_DATA_EN_3_Q_C1_OFFSET 15
#define HH503_PHY_OS_DATA_EN_3_Q_C1_MASK 0x8000
#define HH503_PHY_OS_DATA_EN_2_Q_C1_LEN    1
#define HH503_PHY_OS_DATA_EN_2_Q_C1_OFFSET 14
#define HH503_PHY_OS_DATA_EN_2_Q_C1_MASK 0x4000
#define HH503_PHY_OS_DATA_EN_1_Q_C1_LEN    1
#define HH503_PHY_OS_DATA_EN_1_Q_C1_OFFSET 13
#define HH503_PHY_OS_DATA_EN_1_Q_C1_MASK 0x2000
#define HH503_PHY_OS_DATA_EN_0_Q_C1_LEN    1
#define HH503_PHY_OS_DATA_EN_0_Q_C1_OFFSET 12
#define HH503_PHY_OS_DATA_EN_0_Q_C1_MASK 0x1000
#define HH503_PHY_OS_DATA_EN_3_I_C1_LEN    1
#define HH503_PHY_OS_DATA_EN_3_I_C1_OFFSET 11
#define HH503_PHY_OS_DATA_EN_3_I_C1_MASK 0x800
#define HH503_PHY_OS_DATA_EN_2_I_C1_LEN    1
#define HH503_PHY_OS_DATA_EN_2_I_C1_OFFSET 10
#define HH503_PHY_OS_DATA_EN_2_I_C1_MASK 0x400
#define HH503_PHY_OS_DATA_EN_1_I_C1_LEN    1
#define HH503_PHY_OS_DATA_EN_1_I_C1_OFFSET 9
#define HH503_PHY_OS_DATA_EN_1_I_C1_MASK 0x200
#define HH503_PHY_OS_DATA_EN_0_I_C1_LEN    1
#define HH503_PHY_OS_DATA_EN_0_I_C1_OFFSET 8
#define HH503_PHY_OS_DATA_EN_0_I_C1_MASK 0x100
#define HH503_PHY_OS_DATA_EN_3_Q_C0_LEN    1
#define HH503_PHY_OS_DATA_EN_3_Q_C0_OFFSET 7
#define HH503_PHY_OS_DATA_EN_3_Q_C0_MASK 0x80
#define HH503_PHY_OS_DATA_EN_2_Q_C0_LEN    1
#define HH503_PHY_OS_DATA_EN_2_Q_C0_OFFSET 6
#define HH503_PHY_OS_DATA_EN_2_Q_C0_MASK 0x40
#define HH503_PHY_OS_DATA_EN_1_Q_C0_LEN    1
#define HH503_PHY_OS_DATA_EN_1_Q_C0_OFFSET 5
#define HH503_PHY_OS_DATA_EN_1_Q_C0_MASK 0x20
#define HH503_PHY_OS_DATA_EN_0_Q_C0_LEN    1
#define HH503_PHY_OS_DATA_EN_0_Q_C0_OFFSET 4
#define HH503_PHY_OS_DATA_EN_0_Q_C0_MASK 0x10
#define HH503_PHY_OS_DATA_EN_3_I_C0_LEN    1
#define HH503_PHY_OS_DATA_EN_3_I_C0_OFFSET 3
#define HH503_PHY_OS_DATA_EN_3_I_C0_MASK 0x8
#define HH503_PHY_OS_DATA_EN_2_I_C0_LEN    1
#define HH503_PHY_OS_DATA_EN_2_I_C0_OFFSET 2
#define HH503_PHY_OS_DATA_EN_2_I_C0_MASK 0x4
#define HH503_PHY_OS_DATA_EN_1_I_C0_LEN    1
#define HH503_PHY_OS_DATA_EN_1_I_C0_OFFSET 1
#define HH503_PHY_OS_DATA_EN_1_I_C0_MASK 0x2
#define HH503_PHY_OS_DATA_EN_0_I_C0_LEN    1
#define HH503_PHY_OS_DATA_EN_0_I_C0_OFFSET 0
#define HH503_PHY_OS_DATA_EN_0_I_C0_MASK 0x1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_15_LEN   1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_15_OFFSET    15
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_15_MASK 0x8000
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_14_LEN   1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_14_OFFSET    14
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_14_MASK 0x4000
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_13_LEN   1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_13_OFFSET    13
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_13_MASK 0x2000
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_12_LEN   1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_12_OFFSET    12
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_12_MASK 0x1000
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_11_LEN   1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_11_OFFSET    11
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_11_MASK 0x800
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_10_LEN   1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_10_OFFSET    10
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_10_MASK 0x400
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_9_LEN    1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_9_OFFSET 9
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_9_MASK 0x200
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_8_LEN    1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_8_OFFSET 8
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_8_MASK 0x100
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_7_LEN    1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_7_OFFSET 7
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_7_MASK 0x80
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_6_LEN    1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_6_OFFSET 6
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_6_MASK 0x40
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_5_LEN    1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_5_OFFSET 5
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_5_MASK 0x20
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_4_LEN    1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_4_OFFSET 4
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_4_MASK 0x10
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_3_LEN    1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_3_OFFSET 3
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_3_MASK 0x8
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_2_LEN    1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_2_OFFSET 2
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_2_MASK 0x4
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_1_LEN    1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_1_OFFSET 1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_1_MASK 0x2
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_0_LEN    1
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_0_OFFSET 0
#define HH503_PHY_OS_CAL_DATA_SPI_REFRESH_0_MASK 0x1
#define HH503_PHY_OS_CAL_FINISH_CLR_3_Q_C1_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_3_Q_C1_OFFSET  15
#define HH503_PHY_OS_CAL_FINISH_CLR_3_Q_C1_MASK 0x8000
#define HH503_PHY_OS_CAL_FINISH_CLR_2_Q_C1_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_2_Q_C1_OFFSET  14
#define HH503_PHY_OS_CAL_FINISH_CLR_2_Q_C1_MASK 0x4000
#define HH503_PHY_OS_CAL_FINISH_CLR_1_Q_C1_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_1_Q_C1_OFFSET  13
#define HH503_PHY_OS_CAL_FINISH_CLR_1_Q_C1_MASK 0x2000
#define HH503_PHY_OS_CAL_FINISH_CLR_0_Q_C1_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_0_Q_C1_OFFSET  12
#define HH503_PHY_OS_CAL_FINISH_CLR_0_Q_C1_MASK 0x1000
#define HH503_PHY_OS_CAL_FINISH_CLR_3_I_C1_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_3_I_C1_OFFSET  11
#define HH503_PHY_OS_CAL_FINISH_CLR_3_I_C1_MASK 0x800
#define HH503_PHY_OS_CAL_FINISH_CLR_2_I_C1_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_2_I_C1_OFFSET  10
#define HH503_PHY_OS_CAL_FINISH_CLR_2_I_C1_MASK 0x400
#define HH503_PHY_OS_CAL_FINISH_CLR_1_I_C1_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_1_I_C1_OFFSET  9
#define HH503_PHY_OS_CAL_FINISH_CLR_1_I_C1_MASK 0x200
#define HH503_PHY_OS_CAL_FINISH_CLR_0_I_C1_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_0_I_C1_OFFSET  8
#define HH503_PHY_OS_CAL_FINISH_CLR_0_I_C1_MASK 0x100
#define HH503_PHY_OS_CAL_FINISH_CLR_3_Q_C0_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_3_Q_C0_OFFSET  7
#define HH503_PHY_OS_CAL_FINISH_CLR_3_Q_C0_MASK 0x80
#define HH503_PHY_OS_CAL_FINISH_CLR_2_Q_C0_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_2_Q_C0_OFFSET  6
#define HH503_PHY_OS_CAL_FINISH_CLR_2_Q_C0_MASK 0x40
#define HH503_PHY_OS_CAL_FINISH_CLR_1_Q_C0_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_1_Q_C0_OFFSET  5
#define HH503_PHY_OS_CAL_FINISH_CLR_1_Q_C0_MASK 0x20
#define HH503_PHY_OS_CAL_FINISH_CLR_0_Q_C0_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_0_Q_C0_OFFSET  4
#define HH503_PHY_OS_CAL_FINISH_CLR_0_Q_C0_MASK 0x10
#define HH503_PHY_OS_CAL_FINISH_CLR_3_I_C0_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_3_I_C0_OFFSET  3
#define HH503_PHY_OS_CAL_FINISH_CLR_3_I_C0_MASK 0x8
#define HH503_PHY_OS_CAL_FINISH_CLR_2_I_C0_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_2_I_C0_OFFSET  2
#define HH503_PHY_OS_CAL_FINISH_CLR_2_I_C0_MASK 0x4
#define HH503_PHY_OS_CAL_FINISH_CLR_1_I_C0_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_1_I_C0_OFFSET  1
#define HH503_PHY_OS_CAL_FINISH_CLR_1_I_C0_MASK 0x2
#define HH503_PHY_OS_CAL_FINISH_CLR_0_I_C0_LEN 1
#define HH503_PHY_OS_CAL_FINISH_CLR_0_I_C0_OFFSET  0
#define HH503_PHY_OS_CAL_FINISH_CLR_0_I_C0_MASK 0x1
#define HH503_PHY_OS_CAL_FINISH_15_LEN 1
#define HH503_PHY_OS_CAL_FINISH_15_OFFSET  15
#define HH503_PHY_OS_CAL_FINISH_15_MASK 0x8000
#define HH503_PHY_OS_CAL_FINISH_14_LEN 1
#define HH503_PHY_OS_CAL_FINISH_14_OFFSET  14
#define HH503_PHY_OS_CAL_FINISH_14_MASK 0x4000
#define HH503_PHY_OS_CAL_FINISH_13_LEN 1
#define HH503_PHY_OS_CAL_FINISH_13_OFFSET  13
#define HH503_PHY_OS_CAL_FINISH_13_MASK 0x2000
#define HH503_PHY_OS_CAL_FINISH_12_LEN 1
#define HH503_PHY_OS_CAL_FINISH_12_OFFSET  12
#define HH503_PHY_OS_CAL_FINISH_12_MASK 0x1000
#define HH503_PHY_OS_CAL_FINISH_11_LEN 1
#define HH503_PHY_OS_CAL_FINISH_11_OFFSET  11
#define HH503_PHY_OS_CAL_FINISH_11_MASK 0x800
#define HH503_PHY_OS_CAL_FINISH_10_LEN 1
#define HH503_PHY_OS_CAL_FINISH_10_OFFSET  10
#define HH503_PHY_OS_CAL_FINISH_10_MASK 0x400
#define HH503_PHY_OS_CAL_FINISH_9_LEN  1
#define HH503_PHY_OS_CAL_FINISH_9_OFFSET   9
#define HH503_PHY_OS_CAL_FINISH_9_MASK 0x200
#define HH503_PHY_OS_CAL_FINISH_8_LEN  1
#define HH503_PHY_OS_CAL_FINISH_8_OFFSET   8
#define HH503_PHY_OS_CAL_FINISH_8_MASK 0x100
#define HH503_PHY_OS_CAL_FINISH_7_LEN  1
#define HH503_PHY_OS_CAL_FINISH_7_OFFSET   7
#define HH503_PHY_OS_CAL_FINISH_7_MASK 0x80
#define HH503_PHY_OS_CAL_FINISH_6_LEN  1
#define HH503_PHY_OS_CAL_FINISH_6_OFFSET   6
#define HH503_PHY_OS_CAL_FINISH_6_MASK 0x40
#define HH503_PHY_OS_CAL_FINISH_5_LEN  1
#define HH503_PHY_OS_CAL_FINISH_5_OFFSET   5
#define HH503_PHY_OS_CAL_FINISH_5_MASK 0x20
#define HH503_PHY_OS_CAL_FINISH_4_LEN  1
#define HH503_PHY_OS_CAL_FINISH_4_OFFSET   4
#define HH503_PHY_OS_CAL_FINISH_4_MASK 0x10
#define HH503_PHY_OS_CAL_FINISH_3_LEN  1
#define HH503_PHY_OS_CAL_FINISH_3_OFFSET   3
#define HH503_PHY_OS_CAL_FINISH_3_MASK 0x8
#define HH503_PHY_OS_CAL_FINISH_2_LEN  1
#define HH503_PHY_OS_CAL_FINISH_2_OFFSET   2
#define HH503_PHY_OS_CAL_FINISH_2_MASK 0x4
#define HH503_PHY_OS_CAL_FINISH_1_LEN  1
#define HH503_PHY_OS_CAL_FINISH_1_OFFSET   1
#define HH503_PHY_OS_CAL_FINISH_1_MASK 0x2
#define HH503_PHY_OS_CAL_FINISH_0_LEN  1
#define HH503_PHY_OS_CAL_FINISH_0_OFFSET   0
#define HH503_PHY_OS_CAL_FINISH_0_MASK 0x1
#define HH503_PHY_OS_CAL_STATE_15_LEN  1
#define HH503_PHY_OS_CAL_STATE_15_OFFSET   15
#define HH503_PHY_OS_CAL_STATE_15_MASK 0x8000
#define HH503_PHY_OS_CAL_STATE_14_LEN  1
#define HH503_PHY_OS_CAL_STATE_14_OFFSET   14
#define HH503_PHY_OS_CAL_STATE_14_MASK 0x4000
#define HH503_PHY_OS_CAL_STATE_13_LEN  1
#define HH503_PHY_OS_CAL_STATE_13_OFFSET   13
#define HH503_PHY_OS_CAL_STATE_13_MASK 0x2000
#define HH503_PHY_OS_CAL_STATE_12_LEN  1
#define HH503_PHY_OS_CAL_STATE_12_OFFSET   12
#define HH503_PHY_OS_CAL_STATE_12_MASK 0x1000
#define HH503_PHY_OS_CAL_STATE_11_LEN  1
#define HH503_PHY_OS_CAL_STATE_11_OFFSET   11
#define HH503_PHY_OS_CAL_STATE_11_MASK 0x800
#define HH503_PHY_OS_CAL_STATE_10_LEN  1
#define HH503_PHY_OS_CAL_STATE_10_OFFSET   10
#define HH503_PHY_OS_CAL_STATE_10_MASK 0x400
#define HH503_PHY_OS_CAL_STATE_9_LEN   1
#define HH503_PHY_OS_CAL_STATE_9_OFFSET    9
#define HH503_PHY_OS_CAL_STATE_9_MASK 0x200
#define HH503_PHY_OS_CAL_STATE_8_LEN   1
#define HH503_PHY_OS_CAL_STATE_8_OFFSET    8
#define HH503_PHY_OS_CAL_STATE_8_MASK 0x100
#define HH503_PHY_OS_CAL_STATE_7_LEN   1
#define HH503_PHY_OS_CAL_STATE_7_OFFSET    7
#define HH503_PHY_OS_CAL_STATE_7_MASK 0x80
#define HH503_PHY_OS_CAL_STATE_6_LEN   1
#define HH503_PHY_OS_CAL_STATE_6_OFFSET    6
#define HH503_PHY_OS_CAL_STATE_6_MASK 0x40
#define HH503_PHY_OS_CAL_STATE_5_LEN   1
#define HH503_PHY_OS_CAL_STATE_5_OFFSET    5
#define HH503_PHY_OS_CAL_STATE_5_MASK 0x20
#define HH503_PHY_OS_CAL_STATE_4_LEN   1
#define HH503_PHY_OS_CAL_STATE_4_OFFSET    4
#define HH503_PHY_OS_CAL_STATE_4_MASK 0x10
#define HH503_PHY_OS_CAL_STATE_3_LEN   1
#define HH503_PHY_OS_CAL_STATE_3_OFFSET    3
#define HH503_PHY_OS_CAL_STATE_3_MASK 0x8
#define HH503_PHY_OS_CAL_STATE_2_LEN   1
#define HH503_PHY_OS_CAL_STATE_2_OFFSET    2
#define HH503_PHY_OS_CAL_STATE_2_MASK 0x4
#define HH503_PHY_OS_CAL_STATE_1_LEN   1
#define HH503_PHY_OS_CAL_STATE_1_OFFSET    1
#define HH503_PHY_OS_CAL_STATE_1_MASK 0x2
#define HH503_PHY_OS_CAL_STATE_0_LEN   1
#define HH503_PHY_OS_CAL_STATE_0_OFFSET    0
#define HH503_PHY_OS_CAL_STATE_0_MASK 0x1
#define HH503_PHY_OS_CAL_CURR_ST_0_LEN 3
#define HH503_PHY_OS_CAL_CURR_ST_0_OFFSET  0
#define HH503_PHY_OS_CAL_CURR_ST_0_MASK 0x7
#define HH503_PHY_OS_CAL_CURR_ST_1_LEN 3
#define HH503_PHY_OS_CAL_CURR_ST_1_OFFSET  0
#define HH503_PHY_OS_CAL_CURR_ST_1_MASK 0x7
#define HH503_PHY_OS_CAL_CURR_ST_2_LEN 3
#define HH503_PHY_OS_CAL_CURR_ST_2_OFFSET  0
#define HH503_PHY_OS_CAL_CURR_ST_2_MASK 0x7
#define HH503_PHY_OS_CAL_CURR_ST_3_LEN 3
#define HH503_PHY_OS_CAL_CURR_ST_3_OFFSET  0
#define HH503_PHY_OS_CAL_CURR_ST_3_MASK 0x7
#define HH503_PHY_OS_CAL_CURR_ST_4_LEN 3
#define HH503_PHY_OS_CAL_CURR_ST_4_OFFSET  0
#define HH503_PHY_OS_CAL_CURR_ST_4_MASK 0x7
#define HH503_PHY_OS_CAL_CURR_ST_5_LEN 3
#define HH503_PHY_OS_CAL_CURR_ST_5_OFFSET  0
#define HH503_PHY_OS_CAL_CURR_ST_5_MASK 0x7
#define HH503_PHY_OS_CAL_CURR_ST_6_LEN 3
#define HH503_PHY_OS_CAL_CURR_ST_6_OFFSET  0
#define HH503_PHY_OS_CAL_CURR_ST_6_MASK 0x7
#define HH503_PHY_OS_CAL_CURR_ST_7_LEN 3
#define HH503_PHY_OS_CAL_CURR_ST_7_OFFSET  0
#define HH503_PHY_OS_CAL_CURR_ST_7_MASK 0x7
#define HH503_PHY_OS_CAL_CURR_ST_8_LEN 3
#define HH503_PHY_OS_CAL_CURR_ST_8_OFFSET  0
#define HH503_PHY_OS_CAL_CURR_ST_8_MASK 0x7
#define HH503_PHY_OS_CAL_CURR_ST_9_LEN 3
#define HH503_PHY_OS_CAL_CURR_ST_9_OFFSET  0
#define HH503_PHY_OS_CAL_CURR_ST_9_MASK 0x7
#define HH503_PHY_OS_CAL_CURR_ST_10_LEN    3
#define HH503_PHY_OS_CAL_CURR_ST_10_OFFSET 0
#define HH503_PHY_OS_CAL_CURR_ST_10_MASK 0x7
#define HH503_PHY_OS_CAL_CURR_ST_11_LEN    3
#define HH503_PHY_OS_CAL_CURR_ST_11_OFFSET 0
#define HH503_PHY_OS_CAL_CURR_ST_11_MASK 0x7
#define HH503_PHY_OS_CAL_CURR_ST_12_LEN    3
#define HH503_PHY_OS_CAL_CURR_ST_12_OFFSET 0
#define HH503_PHY_OS_CAL_CURR_ST_12_MASK 0x7
#define HH503_PHY_OS_CAL_CURR_ST_13_LEN    3
#define HH503_PHY_OS_CAL_CURR_ST_13_OFFSET 0
#define HH503_PHY_OS_CAL_CURR_ST_13_MASK 0x7
#define HH503_PHY_OS_CAL_CURR_ST_14_LEN    3
#define HH503_PHY_OS_CAL_CURR_ST_14_OFFSET 0
#define HH503_PHY_OS_CAL_CURR_ST_14_MASK 0x7
#define HH503_PHY_OS_CAL_CURR_ST_15_LEN    3
#define HH503_PHY_OS_CAL_CURR_ST_15_OFFSET 0
#define HH503_PHY_OS_CAL_CURR_ST_15_MASK 0x7
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_0_LEN 1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_0_OFFSET  12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_0_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_0_LEN  1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_0_OFFSET   11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_0_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_0_LEN    3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_0_OFFSET 8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_0_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_0_LEN   1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_0_OFFSET    6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_0_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_0_LEN 1
#define HH503_PHY_CAP_WEIGHT_SEL_0_OFFSET  5
#define HH503_PHY_CAP_WEIGHT_SEL_0_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_0_LEN    1
#define HH503_PHY_CAP_CAL_START_INDEX_0_OFFSET 4
#define HH503_PHY_CAP_CAL_START_INDEX_0_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_0_LEN  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_0_OFFSET   2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_0_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_0_LEN    1
#define HH503_PHY_CAP_CAL_ALG_SEL_0_OFFSET 1
#define HH503_PHY_CAP_CAL_ALG_SEL_0_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_0_LEN   1
#define HH503_PHY_CAP_CAL_MODE_0_OFFSET    0
#define HH503_PHY_CAP_CAL_MODE_0_MASK 0x1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_1_LEN 1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_1_OFFSET  12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_1_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_1_LEN  1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_1_OFFSET   11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_1_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_1_LEN    3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_1_OFFSET 8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_1_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_1_LEN   1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_1_OFFSET    6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_1_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_1_LEN 1
#define HH503_PHY_CAP_WEIGHT_SEL_1_OFFSET  5
#define HH503_PHY_CAP_WEIGHT_SEL_1_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_1_LEN    1
#define HH503_PHY_CAP_CAL_START_INDEX_1_OFFSET 4
#define HH503_PHY_CAP_CAL_START_INDEX_1_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_1_LEN  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_1_OFFSET   2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_1_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_1_LEN    1
#define HH503_PHY_CAP_CAL_ALG_SEL_1_OFFSET 1
#define HH503_PHY_CAP_CAL_ALG_SEL_1_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_1_LEN   1
#define HH503_PHY_CAP_CAL_MODE_1_OFFSET    0
#define HH503_PHY_CAP_CAL_MODE_1_MASK 0x1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_2_LEN 1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_2_OFFSET  12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_2_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_2_LEN  1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_2_OFFSET   11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_2_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_2_LEN    3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_2_OFFSET 8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_2_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_2_LEN   1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_2_OFFSET    6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_2_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_2_LEN 1
#define HH503_PHY_CAP_WEIGHT_SEL_2_OFFSET  5
#define HH503_PHY_CAP_WEIGHT_SEL_2_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_2_LEN    1
#define HH503_PHY_CAP_CAL_START_INDEX_2_OFFSET 4
#define HH503_PHY_CAP_CAL_START_INDEX_2_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_2_LEN  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_2_OFFSET   2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_2_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_2_LEN    1
#define HH503_PHY_CAP_CAL_ALG_SEL_2_OFFSET 1
#define HH503_PHY_CAP_CAL_ALG_SEL_2_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_2_LEN   1
#define HH503_PHY_CAP_CAL_MODE_2_OFFSET    0
#define HH503_PHY_CAP_CAL_MODE_2_MASK 0x1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_3_LEN 1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_3_OFFSET  12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_3_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_3_LEN  1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_3_OFFSET   11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_3_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_3_LEN    3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_3_OFFSET 8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_3_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_3_LEN   1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_3_OFFSET    6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_3_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_3_LEN 1
#define HH503_PHY_CAP_WEIGHT_SEL_3_OFFSET  5
#define HH503_PHY_CAP_WEIGHT_SEL_3_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_3_LEN    1
#define HH503_PHY_CAP_CAL_START_INDEX_3_OFFSET 4
#define HH503_PHY_CAP_CAL_START_INDEX_3_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_3_LEN  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_3_OFFSET   2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_3_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_3_LEN    1
#define HH503_PHY_CAP_CAL_ALG_SEL_3_OFFSET 1
#define HH503_PHY_CAP_CAL_ALG_SEL_3_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_3_LEN   1
#define HH503_PHY_CAP_CAL_MODE_3_OFFSET    0
#define HH503_PHY_CAP_CAL_MODE_3_MASK 0x1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_4_LEN 1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_4_OFFSET  12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_4_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_4_LEN  1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_4_OFFSET   11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_4_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_4_LEN    3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_4_OFFSET 8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_4_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_4_LEN   1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_4_OFFSET    6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_4_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_4_LEN 1
#define HH503_PHY_CAP_WEIGHT_SEL_4_OFFSET  5
#define HH503_PHY_CAP_WEIGHT_SEL_4_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_4_LEN    1
#define HH503_PHY_CAP_CAL_START_INDEX_4_OFFSET 4
#define HH503_PHY_CAP_CAL_START_INDEX_4_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_4_LEN  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_4_OFFSET   2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_4_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_4_LEN    1
#define HH503_PHY_CAP_CAL_ALG_SEL_4_OFFSET 1
#define HH503_PHY_CAP_CAL_ALG_SEL_4_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_4_LEN   1
#define HH503_PHY_CAP_CAL_MODE_4_OFFSET    0
#define HH503_PHY_CAP_CAL_MODE_4_MASK 0x1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_5_LEN 1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_5_OFFSET  12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_5_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_5_LEN  1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_5_OFFSET   11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_5_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_5_LEN    3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_5_OFFSET 8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_5_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_5_LEN   1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_5_OFFSET    6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_5_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_5_LEN 1
#define HH503_PHY_CAP_WEIGHT_SEL_5_OFFSET  5
#define HH503_PHY_CAP_WEIGHT_SEL_5_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_5_LEN    1
#define HH503_PHY_CAP_CAL_START_INDEX_5_OFFSET 4
#define HH503_PHY_CAP_CAL_START_INDEX_5_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_5_LEN  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_5_OFFSET   2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_5_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_5_LEN    1
#define HH503_PHY_CAP_CAL_ALG_SEL_5_OFFSET 1
#define HH503_PHY_CAP_CAL_ALG_SEL_5_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_5_LEN   1
#define HH503_PHY_CAP_CAL_MODE_5_OFFSET    0
#define HH503_PHY_CAP_CAL_MODE_5_MASK 0x1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_6_LEN 1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_6_OFFSET  12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_6_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_6_LEN  1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_6_OFFSET   11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_6_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_6_LEN    3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_6_OFFSET 8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_6_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_6_LEN   1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_6_OFFSET    6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_6_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_6_LEN 1
#define HH503_PHY_CAP_WEIGHT_SEL_6_OFFSET  5
#define HH503_PHY_CAP_WEIGHT_SEL_6_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_6_LEN    1
#define HH503_PHY_CAP_CAL_START_INDEX_6_OFFSET 4
#define HH503_PHY_CAP_CAL_START_INDEX_6_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_6_LEN  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_6_OFFSET   2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_6_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_6_LEN    1
#define HH503_PHY_CAP_CAL_ALG_SEL_6_OFFSET 1
#define HH503_PHY_CAP_CAL_ALG_SEL_6_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_6_LEN   1
#define HH503_PHY_CAP_CAL_MODE_6_OFFSET    0
#define HH503_PHY_CAP_CAL_MODE_6_MASK 0x1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_7_LEN 1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_7_OFFSET  12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_7_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_7_LEN  1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_7_OFFSET   11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_7_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_7_LEN    3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_7_OFFSET 8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_7_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_7_LEN   1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_7_OFFSET    6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_7_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_7_LEN 1
#define HH503_PHY_CAP_WEIGHT_SEL_7_OFFSET  5
#define HH503_PHY_CAP_WEIGHT_SEL_7_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_7_LEN    1
#define HH503_PHY_CAP_CAL_START_INDEX_7_OFFSET 4
#define HH503_PHY_CAP_CAL_START_INDEX_7_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_7_LEN  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_7_OFFSET   2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_7_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_7_LEN    1
#define HH503_PHY_CAP_CAL_ALG_SEL_7_OFFSET 1
#define HH503_PHY_CAP_CAL_ALG_SEL_7_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_7_LEN   1
#define HH503_PHY_CAP_CAL_MODE_7_OFFSET    0
#define HH503_PHY_CAP_CAL_MODE_7_MASK 0x1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_8_LEN 1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_8_OFFSET  12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_8_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_8_LEN  1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_8_OFFSET   11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_8_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_8_LEN    3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_8_OFFSET 8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_8_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_8_LEN   1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_8_OFFSET    6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_8_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_8_LEN 1
#define HH503_PHY_CAP_WEIGHT_SEL_8_OFFSET  5
#define HH503_PHY_CAP_WEIGHT_SEL_8_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_8_LEN    1
#define HH503_PHY_CAP_CAL_START_INDEX_8_OFFSET 4
#define HH503_PHY_CAP_CAL_START_INDEX_8_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_8_LEN  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_8_OFFSET   2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_8_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_8_LEN    1
#define HH503_PHY_CAP_CAL_ALG_SEL_8_OFFSET 1
#define HH503_PHY_CAP_CAL_ALG_SEL_8_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_8_LEN   1
#define HH503_PHY_CAP_CAL_MODE_8_OFFSET    0
#define HH503_PHY_CAP_CAL_MODE_8_MASK 0x1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_9_LEN 1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_9_OFFSET  12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_9_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_9_LEN  1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_9_OFFSET   11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_9_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_9_LEN    3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_9_OFFSET 8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_9_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_9_LEN   1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_9_OFFSET    6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_9_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_9_LEN 1
#define HH503_PHY_CAP_WEIGHT_SEL_9_OFFSET  5
#define HH503_PHY_CAP_WEIGHT_SEL_9_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_9_LEN    1
#define HH503_PHY_CAP_CAL_START_INDEX_9_OFFSET 4
#define HH503_PHY_CAP_CAL_START_INDEX_9_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_9_LEN  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_9_OFFSET   2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_9_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_9_LEN    1
#define HH503_PHY_CAP_CAL_ALG_SEL_9_OFFSET 1
#define HH503_PHY_CAP_CAL_ALG_SEL_9_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_9_LEN   1
#define HH503_PHY_CAP_CAL_MODE_9_OFFSET    0
#define HH503_PHY_CAP_CAL_MODE_9_MASK 0x1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_10_LEN    1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_10_OFFSET 12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_10_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_10_LEN 1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_10_OFFSET  11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_10_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_10_LEN   3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_10_OFFSET    8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_10_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_10_LEN  1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_10_OFFSET   6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_10_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_10_LEN    1
#define HH503_PHY_CAP_WEIGHT_SEL_10_OFFSET 5
#define HH503_PHY_CAP_WEIGHT_SEL_10_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_10_LEN   1
#define HH503_PHY_CAP_CAL_START_INDEX_10_OFFSET    4
#define HH503_PHY_CAP_CAL_START_INDEX_10_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_10_LEN 2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_10_OFFSET  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_10_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_10_LEN   1
#define HH503_PHY_CAP_CAL_ALG_SEL_10_OFFSET    1
#define HH503_PHY_CAP_CAL_ALG_SEL_10_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_10_LEN  1
#define HH503_PHY_CAP_CAL_MODE_10_OFFSET   0
#define HH503_PHY_CAP_CAL_MODE_10_MASK 0x1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_11_LEN    1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_11_OFFSET 12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_11_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_11_LEN 1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_11_OFFSET  11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_11_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_11_LEN   3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_11_OFFSET    8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_11_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_11_LEN  1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_11_OFFSET   6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_11_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_11_LEN    1
#define HH503_PHY_CAP_WEIGHT_SEL_11_OFFSET 5
#define HH503_PHY_CAP_WEIGHT_SEL_11_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_11_LEN   1
#define HH503_PHY_CAP_CAL_START_INDEX_11_OFFSET    4
#define HH503_PHY_CAP_CAL_START_INDEX_11_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_11_LEN 2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_11_OFFSET  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_11_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_11_LEN   1
#define HH503_PHY_CAP_CAL_ALG_SEL_11_OFFSET    1
#define HH503_PHY_CAP_CAL_ALG_SEL_11_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_11_LEN  1
#define HH503_PHY_CAP_CAL_MODE_11_OFFSET   0
#define HH503_PHY_CAP_CAL_MODE_11_MASK 0x1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_12_LEN    1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_12_OFFSET 12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_12_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_12_LEN 1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_12_OFFSET  11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_12_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_12_LEN   3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_12_OFFSET    8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_12_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_12_LEN  1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_12_OFFSET   6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_12_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_12_LEN    1
#define HH503_PHY_CAP_WEIGHT_SEL_12_OFFSET 5
#define HH503_PHY_CAP_WEIGHT_SEL_12_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_12_LEN   1
#define HH503_PHY_CAP_CAL_START_INDEX_12_OFFSET    4
#define HH503_PHY_CAP_CAL_START_INDEX_12_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_12_LEN 2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_12_OFFSET  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_12_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_12_LEN   1
#define HH503_PHY_CAP_CAL_ALG_SEL_12_OFFSET    1
#define HH503_PHY_CAP_CAL_ALG_SEL_12_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_12_LEN  1
#define HH503_PHY_CAP_CAL_MODE_12_OFFSET   0
#define HH503_PHY_CAP_CAL_MODE_12_MASK 0x1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_13_LEN    1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_13_OFFSET 12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_13_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_13_LEN 1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_13_OFFSET  11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_13_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_13_LEN   3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_13_OFFSET    8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_13_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_13_LEN  1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_13_OFFSET   6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_13_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_13_LEN    1
#define HH503_PHY_CAP_WEIGHT_SEL_13_OFFSET 5
#define HH503_PHY_CAP_WEIGHT_SEL_13_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_13_LEN   1
#define HH503_PHY_CAP_CAL_START_INDEX_13_OFFSET    4
#define HH503_PHY_CAP_CAL_START_INDEX_13_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_13_LEN 2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_13_OFFSET  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_13_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_13_LEN   1
#define HH503_PHY_CAP_CAL_ALG_SEL_13_OFFSET    1
#define HH503_PHY_CAP_CAL_ALG_SEL_13_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_13_LEN  1
#define HH503_PHY_CAP_CAL_MODE_13_OFFSET   0
#define HH503_PHY_CAP_CAL_MODE_13_MASK 0x1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_14_LEN    1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_14_OFFSET 12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_14_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_14_LEN 1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_14_OFFSET  11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_14_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_14_LEN   3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_14_OFFSET    8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_14_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_14_LEN  1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_14_OFFSET   6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_14_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_14_LEN    1
#define HH503_PHY_CAP_WEIGHT_SEL_14_OFFSET 5
#define HH503_PHY_CAP_WEIGHT_SEL_14_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_14_LEN   1
#define HH503_PHY_CAP_CAL_START_INDEX_14_OFFSET    4
#define HH503_PHY_CAP_CAL_START_INDEX_14_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_14_LEN 2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_14_OFFSET  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_14_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_14_LEN   1
#define HH503_PHY_CAP_CAL_ALG_SEL_14_OFFSET    1
#define HH503_PHY_CAP_CAL_ALG_SEL_14_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_14_LEN  1
#define HH503_PHY_CAP_CAL_MODE_14_OFFSET   0
#define HH503_PHY_CAP_CAL_MODE_14_MASK 0x1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_15_LEN    1
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_15_OFFSET 12
#define HH503_PHY_CAP_CAL_PN_SEL_MAN_15_MASK 0x1000
#define HH503_PHY_CAP_CAL_SH_EN_MAN_15_LEN 1
#define HH503_PHY_CAP_CAL_SH_EN_MAN_15_OFFSET  11
#define HH503_PHY_CAP_CAL_SH_EN_MAN_15_MASK 0x800
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_15_LEN   3
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_15_OFFSET    8
#define HH503_PHY_CAP_CAL_CAP_SEL_MAN_15_MASK 0x700
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_15_LEN  1
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_15_OFFSET   6
#define HH503_PHY_CAP_CAL_DAC_SETTING_DLY_CTRL_15_MASK 0x40
#define HH503_PHY_CAP_WEIGHT_SEL_15_LEN    1
#define HH503_PHY_CAP_WEIGHT_SEL_15_OFFSET 5
#define HH503_PHY_CAP_WEIGHT_SEL_15_MASK 0x20
#define HH503_PHY_CAP_CAL_START_INDEX_15_LEN   1
#define HH503_PHY_CAP_CAL_START_INDEX_15_OFFSET    4
#define HH503_PHY_CAP_CAL_START_INDEX_15_MASK 0x10
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_15_LEN 2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_15_OFFSET  2
#define HH503_PHY_CAP_CAL_ACC_CYCLE_SEL_15_MASK 0xC
#define HH503_PHY_CAP_CAL_ALG_SEL_15_LEN   1
#define HH503_PHY_CAP_CAL_ALG_SEL_15_OFFSET    1
#define HH503_PHY_CAP_CAL_ALG_SEL_15_MASK 0x2
#define HH503_PHY_CAP_CAL_MODE_15_LEN  1
#define HH503_PHY_CAP_CAL_MODE_15_OFFSET   0
#define HH503_PHY_CAP_CAL_MODE_15_MASK 0x1
#define HH503_PHY_CAP_CAL_EN_3_Q_C1_LEN    1
#define HH503_PHY_CAP_CAL_EN_3_Q_C1_OFFSET 15
#define HH503_PHY_CAP_CAL_EN_3_Q_C1_MASK 0x8000
#define HH503_PHY_CAP_CAL_EN_2_Q_C1_LEN    1
#define HH503_PHY_CAP_CAL_EN_2_Q_C1_OFFSET 14
#define HH503_PHY_CAP_CAL_EN_2_Q_C1_MASK 0x4000
#define HH503_PHY_CAP_CAL_EN_1_Q_C1_LEN    1
#define HH503_PHY_CAP_CAL_EN_1_Q_C1_OFFSET 13
#define HH503_PHY_CAP_CAL_EN_1_Q_C1_MASK 0x2000
#define HH503_PHY_CAP_CAL_EN_0_Q_C1_LEN    1
#define HH503_PHY_CAP_CAL_EN_0_Q_C1_OFFSET 12
#define HH503_PHY_CAP_CAL_EN_0_Q_C1_MASK 0x1000
#define HH503_PHY_CAP_CAL_EN_3_I_C1_LEN    1
#define HH503_PHY_CAP_CAL_EN_3_I_C1_OFFSET 11
#define HH503_PHY_CAP_CAL_EN_3_I_C1_MASK 0x800
#define HH503_PHY_CAP_CAL_EN_2_I_C1_LEN    1
#define HH503_PHY_CAP_CAL_EN_2_I_C1_OFFSET 10
#define HH503_PHY_CAP_CAL_EN_2_I_C1_MASK 0x400
#define HH503_PHY_CAP_CAL_EN_1_I_C1_LEN    1
#define HH503_PHY_CAP_CAL_EN_1_I_C1_OFFSET 9
#define HH503_PHY_CAP_CAL_EN_1_I_C1_MASK 0x200
#define HH503_PHY_CAP_CAL_EN_0_I_C1_LEN    1
#define HH503_PHY_CAP_CAL_EN_0_I_C1_OFFSET 8
#define HH503_PHY_CAP_CAL_EN_0_I_C1_MASK 0x100
#define HH503_PHY_CAP_CAL_EN_3_Q_C0_LEN    1
#define HH503_PHY_CAP_CAL_EN_3_Q_C0_OFFSET 7
#define HH503_PHY_CAP_CAL_EN_3_Q_C0_MASK 0x80
#define HH503_PHY_CAP_CAL_EN_2_Q_C0_LEN    1
#define HH503_PHY_CAP_CAL_EN_2_Q_C0_OFFSET 6
#define HH503_PHY_CAP_CAL_EN_2_Q_C0_MASK 0x40
#define HH503_PHY_CAP_CAL_EN_1_Q_C0_LEN    1
#define HH503_PHY_CAP_CAL_EN_1_Q_C0_OFFSET 5
#define HH503_PHY_CAP_CAL_EN_1_Q_C0_MASK 0x20
#define HH503_PHY_CAP_CAL_EN_0_Q_C0_LEN    1
#define HH503_PHY_CAP_CAL_EN_0_Q_C0_OFFSET 4
#define HH503_PHY_CAP_CAL_EN_0_Q_C0_MASK 0x10
#define HH503_PHY_CAP_CAL_EN_3_I_C0_LEN    1
#define HH503_PHY_CAP_CAL_EN_3_I_C0_OFFSET 3
#define HH503_PHY_CAP_CAL_EN_3_I_C0_MASK 0x8
#define HH503_PHY_CAP_CAL_EN_2_I_C0_LEN    1
#define HH503_PHY_CAP_CAL_EN_2_I_C0_OFFSET 2
#define HH503_PHY_CAP_CAL_EN_2_I_C0_MASK 0x4
#define HH503_PHY_CAP_CAL_EN_1_I_C0_LEN    1
#define HH503_PHY_CAP_CAL_EN_1_I_C0_OFFSET 1
#define HH503_PHY_CAP_CAL_EN_1_I_C0_MASK 0x2
#define HH503_PHY_CAP_CAL_EN_0_I_C0_LEN    1
#define HH503_PHY_CAP_CAL_EN_0_I_C0_OFFSET 0
#define HH503_PHY_CAP_CAL_EN_0_I_C0_MASK 0x1
#define HH503_PHY_GAIN_CAL_EN_3_Q_C1_LEN   1
#define HH503_PHY_GAIN_CAL_EN_3_Q_C1_OFFSET    15
#define HH503_PHY_GAIN_CAL_EN_3_Q_C1_MASK 0x8000
#define HH503_PHY_GAIN_CAL_EN_2_Q_C1_LEN   1
#define HH503_PHY_GAIN_CAL_EN_2_Q_C1_OFFSET    14
#define HH503_PHY_GAIN_CAL_EN_2_Q_C1_MASK 0x4000
#define HH503_PHY_GAIN_CAL_EN_1_Q_C1_LEN   1
#define HH503_PHY_GAIN_CAL_EN_1_Q_C1_OFFSET    13
#define HH503_PHY_GAIN_CAL_EN_1_Q_C1_MASK 0x2000
#define HH503_PHY_GAIN_CAL_EN_0_Q_C1_LEN   1
#define HH503_PHY_GAIN_CAL_EN_0_Q_C1_OFFSET    12
#define HH503_PHY_GAIN_CAL_EN_0_Q_C1_MASK 0x1000
#define HH503_PHY_GAIN_CAL_EN_3_I_C1_LEN   1
#define HH503_PHY_GAIN_CAL_EN_3_I_C1_OFFSET    11
#define HH503_PHY_GAIN_CAL_EN_3_I_C1_MASK 0x800
#define HH503_PHY_GAIN_CAL_EN_2_I_C1_LEN   1
#define HH503_PHY_GAIN_CAL_EN_2_I_C1_OFFSET    10
#define HH503_PHY_GAIN_CAL_EN_2_I_C1_MASK 0x400
#define HH503_PHY_GAIN_CAL_EN_1_I_C1_LEN   1
#define HH503_PHY_GAIN_CAL_EN_1_I_C1_OFFSET    9
#define HH503_PHY_GAIN_CAL_EN_1_I_C1_MASK 0x200
#define HH503_PHY_GAIN_CAL_EN_0_I_C1_LEN   1
#define HH503_PHY_GAIN_CAL_EN_0_I_C1_OFFSET    8
#define HH503_PHY_GAIN_CAL_EN_0_I_C1_MASK 0x100
#define HH503_PHY_GAIN_CAL_EN_3_Q_C0_LEN   1
#define HH503_PHY_GAIN_CAL_EN_3_Q_C0_OFFSET    7
#define HH503_PHY_GAIN_CAL_EN_3_Q_C0_MASK 0x80
#define HH503_PHY_GAIN_CAL_EN_2_Q_C0_LEN   1
#define HH503_PHY_GAIN_CAL_EN_2_Q_C0_OFFSET    6
#define HH503_PHY_GAIN_CAL_EN_2_Q_C0_MASK 0x40
#define HH503_PHY_GAIN_CAL_EN_1_Q_C0_LEN   1
#define HH503_PHY_GAIN_CAL_EN_1_Q_C0_OFFSET    5
#define HH503_PHY_GAIN_CAL_EN_1_Q_C0_MASK 0x20
#define HH503_PHY_GAIN_CAL_EN_0_Q_C0_LEN   1
#define HH503_PHY_GAIN_CAL_EN_0_Q_C0_OFFSET    4
#define HH503_PHY_GAIN_CAL_EN_0_Q_C0_MASK 0x10
#define HH503_PHY_GAIN_CAL_EN_3_I_C0_LEN   1
#define HH503_PHY_GAIN_CAL_EN_3_I_C0_OFFSET    3
#define HH503_PHY_GAIN_CAL_EN_3_I_C0_MASK 0x8
#define HH503_PHY_GAIN_CAL_EN_2_I_C0_LEN   1
#define HH503_PHY_GAIN_CAL_EN_2_I_C0_OFFSET    2
#define HH503_PHY_GAIN_CAL_EN_2_I_C0_MASK 0x4
#define HH503_PHY_GAIN_CAL_EN_1_I_C0_LEN   1
#define HH503_PHY_GAIN_CAL_EN_1_I_C0_OFFSET    1
#define HH503_PHY_GAIN_CAL_EN_1_I_C0_MASK 0x2
#define HH503_PHY_GAIN_CAL_EN_0_I_C0_LEN   1
#define HH503_PHY_GAIN_CAL_EN_0_I_C0_OFFSET    0
#define HH503_PHY_GAIN_CAL_EN_0_I_C0_MASK 0x1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_15_LEN  1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_15_OFFSET   15
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_15_MASK 0x8000
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_14_LEN  1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_14_OFFSET   14
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_14_MASK 0x4000
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_13_LEN  1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_13_OFFSET   13
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_13_MASK 0x2000
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_12_LEN  1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_12_OFFSET   12
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_12_MASK 0x1000
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_11_LEN  1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_11_OFFSET   11
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_11_MASK 0x800
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_10_LEN  1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_10_OFFSET   10
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_10_MASK 0x400
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_9_LEN   1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_9_OFFSET    9
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_9_MASK 0x200
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_8_LEN   1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_8_OFFSET    8
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_8_MASK 0x100
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_7_LEN   1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_7_OFFSET    7
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_7_MASK 0x80
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_6_LEN   1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_6_OFFSET    6
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_6_MASK 0x40
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_5_LEN   1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_5_OFFSET    5
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_5_MASK 0x20
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_4_LEN   1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_4_OFFSET    4
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_4_MASK 0x10
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_3_LEN   1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_3_OFFSET    3
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_3_MASK 0x8
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_2_LEN   1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_2_OFFSET    2
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_2_MASK 0x4
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_1_LEN   1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_1_OFFSET    1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_1_MASK 0x2
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_0_LEN   1
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_0_OFFSET    0
#define HH503_PHY_CAP_CAL_DATA_SPI_REFRESH_0_MASK 0x1
#define HH503_PHY_CAP_CAL_FINISH_CLR_3_Q_C1_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_3_Q_C1_OFFSET 15
#define HH503_PHY_CAP_CAL_FINISH_CLR_3_Q_C1_MASK 0x8000
#define HH503_PHY_CAP_CAL_FINISH_CLR_2_Q_C1_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_2_Q_C1_OFFSET 14
#define HH503_PHY_CAP_CAL_FINISH_CLR_2_Q_C1_MASK 0x4000
#define HH503_PHY_CAP_CAL_FINISH_CLR_1_Q_C1_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_1_Q_C1_OFFSET 13
#define HH503_PHY_CAP_CAL_FINISH_CLR_1_Q_C1_MASK 0x2000
#define HH503_PHY_CAP_CAL_FINISH_CLR_0_Q_C1_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_0_Q_C1_OFFSET 12
#define HH503_PHY_CAP_CAL_FINISH_CLR_0_Q_C1_MASK 0x1000
#define HH503_PHY_CAP_CAL_FINISH_CLR_3_I_C1_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_3_I_C1_OFFSET 11
#define HH503_PHY_CAP_CAL_FINISH_CLR_3_I_C1_MASK 0x800
#define HH503_PHY_CAP_CAL_FINISH_CLR_2_I_C1_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_2_I_C1_OFFSET 10
#define HH503_PHY_CAP_CAL_FINISH_CLR_2_I_C1_MASK 0x400
#define HH503_PHY_CAP_CAL_FINISH_CLR_1_I_C1_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_1_I_C1_OFFSET 9
#define HH503_PHY_CAP_CAL_FINISH_CLR_1_I_C1_MASK 0x200
#define HH503_PHY_CAP_CAL_FINISH_CLR_0_I_C1_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_0_I_C1_OFFSET 8
#define HH503_PHY_CAP_CAL_FINISH_CLR_0_I_C1_MASK 0x100
#define HH503_PHY_CAP_CAL_FINISH_CLR_3_Q_C0_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_3_Q_C0_OFFSET 7
#define HH503_PHY_CAP_CAL_FINISH_CLR_3_Q_C0_MASK 0x80
#define HH503_PHY_CAP_CAL_FINISH_CLR_2_Q_C0_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_2_Q_C0_OFFSET 6
#define HH503_PHY_CAP_CAL_FINISH_CLR_2_Q_C0_MASK 0x40
#define HH503_PHY_CAP_CAL_FINISH_CLR_1_Q_C0_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_1_Q_C0_OFFSET 5
#define HH503_PHY_CAP_CAL_FINISH_CLR_1_Q_C0_MASK 0x20
#define HH503_PHY_CAP_CAL_FINISH_CLR_0_Q_C0_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_0_Q_C0_OFFSET 4
#define HH503_PHY_CAP_CAL_FINISH_CLR_0_Q_C0_MASK 0x10
#define HH503_PHY_CAP_CAL_FINISH_CLR_3_I_C0_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_3_I_C0_OFFSET 3
#define HH503_PHY_CAP_CAL_FINISH_CLR_3_I_C0_MASK 0x8
#define HH503_PHY_CAP_CAL_FINISH_CLR_2_I_C0_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_2_I_C0_OFFSET 2
#define HH503_PHY_CAP_CAL_FINISH_CLR_2_I_C0_MASK 0x4
#define HH503_PHY_CAP_CAL_FINISH_CLR_1_I_C0_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_1_I_C0_OFFSET 1
#define HH503_PHY_CAP_CAL_FINISH_CLR_1_I_C0_MASK 0x2
#define HH503_PHY_CAP_CAL_FINISH_CLR_0_I_C0_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_CLR_0_I_C0_OFFSET 0
#define HH503_PHY_CAP_CAL_FINISH_CLR_0_I_C0_MASK 0x1
#define HH503_PHY_CAP_CAL_ERROR_15_LEN 1
#define HH503_PHY_CAP_CAL_ERROR_15_OFFSET  31
#define HH503_PHY_CAP_CAL_ERROR_15_MASK 0x80000000
#define HH503_PHY_CAP_CAL_ERROR_14_LEN 1
#define HH503_PHY_CAP_CAL_ERROR_14_OFFSET  30
#define HH503_PHY_CAP_CAL_ERROR_14_MASK 0x40000000
#define HH503_PHY_CAP_CAL_ERROR_13_LEN 1
#define HH503_PHY_CAP_CAL_ERROR_13_OFFSET  29
#define HH503_PHY_CAP_CAL_ERROR_13_MASK 0x20000000
#define HH503_PHY_CAP_CAL_ERROR_12_LEN 1
#define HH503_PHY_CAP_CAL_ERROR_12_OFFSET  28
#define HH503_PHY_CAP_CAL_ERROR_12_MASK 0x10000000
#define HH503_PHY_CAP_CAL_ERROR_11_LEN 1
#define HH503_PHY_CAP_CAL_ERROR_11_OFFSET  27
#define HH503_PHY_CAP_CAL_ERROR_11_MASK 0x8000000
#define HH503_PHY_CAP_CAL_ERROR_10_LEN 1
#define HH503_PHY_CAP_CAL_ERROR_10_OFFSET  26
#define HH503_PHY_CAP_CAL_ERROR_10_MASK 0x4000000
#define HH503_PHY_CAP_CAL_ERROR_9_LEN  1
#define HH503_PHY_CAP_CAL_ERROR_9_OFFSET   25
#define HH503_PHY_CAP_CAL_ERROR_9_MASK 0x2000000
#define HH503_PHY_CAP_CAL_ERROR_8_LEN  1
#define HH503_PHY_CAP_CAL_ERROR_8_OFFSET   24
#define HH503_PHY_CAP_CAL_ERROR_8_MASK 0x1000000
#define HH503_PHY_CAP_CAL_ERROR_7_LEN  1
#define HH503_PHY_CAP_CAL_ERROR_7_OFFSET   23
#define HH503_PHY_CAP_CAL_ERROR_7_MASK 0x800000
#define HH503_PHY_CAP_CAL_ERROR_6_LEN  1
#define HH503_PHY_CAP_CAL_ERROR_6_OFFSET   22
#define HH503_PHY_CAP_CAL_ERROR_6_MASK 0x400000
#define HH503_PHY_CAP_CAL_ERROR_5_LEN  1
#define HH503_PHY_CAP_CAL_ERROR_5_OFFSET   21
#define HH503_PHY_CAP_CAL_ERROR_5_MASK 0x200000
#define HH503_PHY_CAP_CAL_ERROR_4_LEN  1
#define HH503_PHY_CAP_CAL_ERROR_4_OFFSET   20
#define HH503_PHY_CAP_CAL_ERROR_4_MASK 0x100000
#define HH503_PHY_CAP_CAL_ERROR_3_LEN  1
#define HH503_PHY_CAP_CAL_ERROR_3_OFFSET   19
#define HH503_PHY_CAP_CAL_ERROR_3_MASK 0x80000
#define HH503_PHY_CAP_CAL_ERROR_2_LEN  1
#define HH503_PHY_CAP_CAL_ERROR_2_OFFSET   18
#define HH503_PHY_CAP_CAL_ERROR_2_MASK 0x40000
#define HH503_PHY_CAP_CAL_ERROR_1_LEN  1
#define HH503_PHY_CAP_CAL_ERROR_1_OFFSET   17
#define HH503_PHY_CAP_CAL_ERROR_1_MASK 0x20000
#define HH503_PHY_CAP_CAL_ERROR_0_LEN  1
#define HH503_PHY_CAP_CAL_ERROR_0_OFFSET   16
#define HH503_PHY_CAP_CAL_ERROR_0_MASK 0x10000
#define HH503_PHY_CAP_CAL_FINISH_15_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_15_OFFSET 15
#define HH503_PHY_CAP_CAL_FINISH_15_MASK 0x8000
#define HH503_PHY_CAP_CAL_FINISH_14_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_14_OFFSET 14
#define HH503_PHY_CAP_CAL_FINISH_14_MASK 0x4000
#define HH503_PHY_CAP_CAL_FINISH_13_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_13_OFFSET 13
#define HH503_PHY_CAP_CAL_FINISH_13_MASK 0x2000
#define HH503_PHY_CAP_CAL_FINISH_12_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_12_OFFSET 12
#define HH503_PHY_CAP_CAL_FINISH_12_MASK 0x1000
#define HH503_PHY_CAP_CAL_FINISH_11_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_11_OFFSET 11
#define HH503_PHY_CAP_CAL_FINISH_11_MASK 0x800
#define HH503_PHY_CAP_CAL_FINISH_10_LEN    1
#define HH503_PHY_CAP_CAL_FINISH_10_OFFSET 10
#define HH503_PHY_CAP_CAL_FINISH_10_MASK 0x400
#define HH503_PHY_CAP_CAL_FINISH_9_LEN 1
#define HH503_PHY_CAP_CAL_FINISH_9_OFFSET  9
#define HH503_PHY_CAP_CAL_FINISH_9_MASK 0x200
#define HH503_PHY_CAP_CAL_FINISH_8_LEN 1
#define HH503_PHY_CAP_CAL_FINISH_8_OFFSET  8
#define HH503_PHY_CAP_CAL_FINISH_8_MASK 0x100
#define HH503_PHY_CAP_CAL_FINISH_7_LEN 1
#define HH503_PHY_CAP_CAL_FINISH_7_OFFSET  7
#define HH503_PHY_CAP_CAL_FINISH_7_MASK 0x80
#define HH503_PHY_CAP_CAL_FINISH_6_LEN 1
#define HH503_PHY_CAP_CAL_FINISH_6_OFFSET  6
#define HH503_PHY_CAP_CAL_FINISH_6_MASK 0x40
#define HH503_PHY_CAP_CAL_FINISH_5_LEN 1
#define HH503_PHY_CAP_CAL_FINISH_5_OFFSET  5
#define HH503_PHY_CAP_CAL_FINISH_5_MASK 0x20
#define HH503_PHY_CAP_CAL_FINISH_4_LEN 1
#define HH503_PHY_CAP_CAL_FINISH_4_OFFSET  4
#define HH503_PHY_CAP_CAL_FINISH_4_MASK 0x10
#define HH503_PHY_CAP_CAL_FINISH_3_LEN 1
#define HH503_PHY_CAP_CAL_FINISH_3_OFFSET  3
#define HH503_PHY_CAP_CAL_FINISH_3_MASK 0x8
#define HH503_PHY_CAP_CAL_FINISH_2_LEN 1
#define HH503_PHY_CAP_CAL_FINISH_2_OFFSET  2
#define HH503_PHY_CAP_CAL_FINISH_2_MASK 0x4
#define HH503_PHY_CAP_CAL_FINISH_1_LEN 1
#define HH503_PHY_CAP_CAL_FINISH_1_OFFSET  1
#define HH503_PHY_CAP_CAL_FINISH_1_MASK 0x2
#define HH503_PHY_CAP_CAL_FINISH_0_LEN 1
#define HH503_PHY_CAP_CAL_FINISH_0_OFFSET  0
#define HH503_PHY_CAP_CAL_FINISH_0_MASK 0x1
#define HH503_PHY_OVER_ERROR_GAIN_15_LEN   1
#define HH503_PHY_OVER_ERROR_GAIN_15_OFFSET    31
#define HH503_PHY_OVER_ERROR_GAIN_15_MASK 0x80000000
#define HH503_PHY_OVER_ERROR_GAIN_14_LEN   1
#define HH503_PHY_OVER_ERROR_GAIN_14_OFFSET    30
#define HH503_PHY_OVER_ERROR_GAIN_14_MASK 0x40000000
#define HH503_PHY_OVER_ERROR_GAIN_13_LEN   1
#define HH503_PHY_OVER_ERROR_GAIN_13_OFFSET    29
#define HH503_PHY_OVER_ERROR_GAIN_13_MASK 0x20000000
#define HH503_PHY_OVER_ERROR_GAIN_12_LEN   1
#define HH503_PHY_OVER_ERROR_GAIN_12_OFFSET    28
#define HH503_PHY_OVER_ERROR_GAIN_12_MASK 0x10000000
#define HH503_PHY_OVER_ERROR_GAIN_11_LEN   1
#define HH503_PHY_OVER_ERROR_GAIN_11_OFFSET    27
#define HH503_PHY_OVER_ERROR_GAIN_11_MASK 0x8000000
#define HH503_PHY_OVER_ERROR_GAIN_10_LEN   1
#define HH503_PHY_OVER_ERROR_GAIN_10_OFFSET    26
#define HH503_PHY_OVER_ERROR_GAIN_10_MASK 0x4000000
#define HH503_PHY_OVER_ERROR_GAIN_9_LEN    1
#define HH503_PHY_OVER_ERROR_GAIN_9_OFFSET 25
#define HH503_PHY_OVER_ERROR_GAIN_9_MASK 0x2000000
#define HH503_PHY_OVER_ERROR_GAIN_8_LEN    1
#define HH503_PHY_OVER_ERROR_GAIN_8_OFFSET 24
#define HH503_PHY_OVER_ERROR_GAIN_8_MASK 0x1000000
#define HH503_PHY_OVER_ERROR_GAIN_7_LEN    1
#define HH503_PHY_OVER_ERROR_GAIN_7_OFFSET 23
#define HH503_PHY_OVER_ERROR_GAIN_7_MASK 0x800000
#define HH503_PHY_OVER_ERROR_GAIN_6_LEN    1
#define HH503_PHY_OVER_ERROR_GAIN_6_OFFSET 22
#define HH503_PHY_OVER_ERROR_GAIN_6_MASK 0x400000
#define HH503_PHY_OVER_ERROR_GAIN_5_LEN    1
#define HH503_PHY_OVER_ERROR_GAIN_5_OFFSET 21
#define HH503_PHY_OVER_ERROR_GAIN_5_MASK 0x200000
#define HH503_PHY_OVER_ERROR_GAIN_4_LEN    1
#define HH503_PHY_OVER_ERROR_GAIN_4_OFFSET 20
#define HH503_PHY_OVER_ERROR_GAIN_4_MASK 0x100000
#define HH503_PHY_OVER_ERROR_GAIN_3_LEN    1
#define HH503_PHY_OVER_ERROR_GAIN_3_OFFSET 19
#define HH503_PHY_OVER_ERROR_GAIN_3_MASK 0x80000
#define HH503_PHY_OVER_ERROR_GAIN_2_LEN    1
#define HH503_PHY_OVER_ERROR_GAIN_2_OFFSET 18
#define HH503_PHY_OVER_ERROR_GAIN_2_MASK 0x40000
#define HH503_PHY_OVER_ERROR_GAIN_1_LEN    1
#define HH503_PHY_OVER_ERROR_GAIN_1_OFFSET 17
#define HH503_PHY_OVER_ERROR_GAIN_1_MASK 0x20000
#define HH503_PHY_OVER_ERROR_GAIN_0_LEN    1
#define HH503_PHY_OVER_ERROR_GAIN_0_OFFSET 16
#define HH503_PHY_OVER_ERROR_GAIN_0_MASK 0x10000
#define HH503_PHY_OVER_ERROR_15_LEN    1
#define HH503_PHY_OVER_ERROR_15_OFFSET 15
#define HH503_PHY_OVER_ERROR_15_MASK 0x8000
#define HH503_PHY_OVER_ERROR_14_LEN    1
#define HH503_PHY_OVER_ERROR_14_OFFSET 14
#define HH503_PHY_OVER_ERROR_14_MASK 0x4000
#define HH503_PHY_OVER_ERROR_13_LEN    1
#define HH503_PHY_OVER_ERROR_13_OFFSET 13
#define HH503_PHY_OVER_ERROR_13_MASK 0x2000
#define HH503_PHY_OVER_ERROR_12_LEN    1
#define HH503_PHY_OVER_ERROR_12_OFFSET 12
#define HH503_PHY_OVER_ERROR_12_MASK 0x1000
#define HH503_PHY_OVER_ERROR_11_LEN    1
#define HH503_PHY_OVER_ERROR_11_OFFSET 11
#define HH503_PHY_OVER_ERROR_11_MASK 0x800
#define HH503_PHY_OVER_ERROR_10_LEN    1
#define HH503_PHY_OVER_ERROR_10_OFFSET 10
#define HH503_PHY_OVER_ERROR_10_MASK 0x400
#define HH503_PHY_OVER_ERROR_9_LEN 1
#define HH503_PHY_OVER_ERROR_9_OFFSET  9
#define HH503_PHY_OVER_ERROR_9_MASK 0x200
#define HH503_PHY_OVER_ERROR_8_LEN 1
#define HH503_PHY_OVER_ERROR_8_OFFSET  8
#define HH503_PHY_OVER_ERROR_8_MASK 0x100
#define HH503_PHY_OVER_ERROR_7_LEN 1
#define HH503_PHY_OVER_ERROR_7_OFFSET  7
#define HH503_PHY_OVER_ERROR_7_MASK 0x80
#define HH503_PHY_OVER_ERROR_6_LEN 1
#define HH503_PHY_OVER_ERROR_6_OFFSET  6
#define HH503_PHY_OVER_ERROR_6_MASK 0x40
#define HH503_PHY_OVER_ERROR_5_LEN 1
#define HH503_PHY_OVER_ERROR_5_OFFSET  5
#define HH503_PHY_OVER_ERROR_5_MASK 0x20
#define HH503_PHY_OVER_ERROR_4_LEN 1
#define HH503_PHY_OVER_ERROR_4_OFFSET  4
#define HH503_PHY_OVER_ERROR_4_MASK 0x10
#define HH503_PHY_OVER_ERROR_3_LEN 1
#define HH503_PHY_OVER_ERROR_3_OFFSET  3
#define HH503_PHY_OVER_ERROR_3_MASK 0x8
#define HH503_PHY_OVER_ERROR_2_LEN 1
#define HH503_PHY_OVER_ERROR_2_OFFSET  2
#define HH503_PHY_OVER_ERROR_2_MASK 0x4
#define HH503_PHY_OVER_ERROR_1_LEN 1
#define HH503_PHY_OVER_ERROR_1_OFFSET  1
#define HH503_PHY_OVER_ERROR_1_MASK 0x2
#define HH503_PHY_OVER_ERROR_0_LEN 1
#define HH503_PHY_OVER_ERROR_0_OFFSET  0
#define HH503_PHY_OVER_ERROR_0_MASK 0x1
#define HH503_PHY_CAP_CAL_WT_C1_0_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_0_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_0_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_1_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_1_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_1_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_2_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_2_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_2_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_3_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_3_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_3_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_4_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_4_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_4_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_5_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_5_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_5_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_6_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_6_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_6_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_7_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_7_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_7_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_8_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_8_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_8_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_9_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_9_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_9_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_10_LEN 17
#define HH503_PHY_CAP_CAL_WT_C1_10_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C1_10_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_11_LEN 17
#define HH503_PHY_CAP_CAL_WT_C1_11_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C1_11_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_12_LEN 17
#define HH503_PHY_CAP_CAL_WT_C1_12_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C1_12_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_13_LEN 17
#define HH503_PHY_CAP_CAL_WT_C1_13_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C1_13_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_14_LEN 17
#define HH503_PHY_CAP_CAL_WT_C1_14_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C1_14_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_15_LEN 17
#define HH503_PHY_CAP_CAL_WT_C1_15_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C1_15_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_0_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_0_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_0_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_1_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_1_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_1_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_2_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_2_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_2_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_3_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_3_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_3_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_4_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_4_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_4_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_5_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_5_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_5_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_6_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_6_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_6_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_7_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_7_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_7_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_8_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_8_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_8_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_9_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_9_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_9_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_10_LEN 17
#define HH503_PHY_CAP_CAL_WT_C2_10_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C2_10_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_11_LEN 17
#define HH503_PHY_CAP_CAL_WT_C2_11_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C2_11_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_12_LEN 17
#define HH503_PHY_CAP_CAL_WT_C2_12_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C2_12_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_13_LEN 17
#define HH503_PHY_CAP_CAL_WT_C2_13_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C2_13_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_14_LEN 17
#define HH503_PHY_CAP_CAL_WT_C2_14_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C2_14_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_15_LEN 17
#define HH503_PHY_CAP_CAL_WT_C2_15_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C2_15_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_0_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_0_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_0_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_1_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_1_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_1_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_2_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_2_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_2_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_3_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_3_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_3_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_4_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_4_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_4_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_5_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_5_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_5_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_6_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_6_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_6_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_7_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_7_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_7_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_8_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_8_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_8_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_9_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_9_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_9_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_10_LEN 17
#define HH503_PHY_CAP_CAL_WT_C3_10_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C3_10_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_11_LEN 17
#define HH503_PHY_CAP_CAL_WT_C3_11_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C3_11_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_12_LEN 17
#define HH503_PHY_CAP_CAL_WT_C3_12_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C3_12_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_13_LEN 17
#define HH503_PHY_CAP_CAL_WT_C3_13_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C3_13_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_14_LEN 17
#define HH503_PHY_CAP_CAL_WT_C3_14_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C3_14_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_15_LEN 17
#define HH503_PHY_CAP_CAL_WT_C3_15_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C3_15_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_0_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_0_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_0_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_1_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_1_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_1_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_2_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_2_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_2_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_3_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_3_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_3_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_4_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_4_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_4_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_5_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_5_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_5_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_6_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_6_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_6_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_7_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_7_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_7_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_8_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_8_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_8_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_9_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_9_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_9_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_10_LEN 17
#define HH503_PHY_CAP_CAL_WT_C4_10_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C4_10_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_11_LEN 17
#define HH503_PHY_CAP_CAL_WT_C4_11_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C4_11_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_12_LEN 17
#define HH503_PHY_CAP_CAL_WT_C4_12_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C4_12_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_13_LEN 17
#define HH503_PHY_CAP_CAL_WT_C4_13_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C4_13_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_14_LEN 17
#define HH503_PHY_CAP_CAL_WT_C4_14_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C4_14_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_15_LEN 17
#define HH503_PHY_CAP_CAL_WT_C4_15_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C4_15_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_0_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_0_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_0_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_1_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_1_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_1_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_2_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_2_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_2_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_3_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_3_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_3_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_4_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_4_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_4_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_5_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_5_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_5_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_6_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_6_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_6_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_7_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_7_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_7_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_8_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_8_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_8_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_9_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_9_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_9_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_10_LEN 17
#define HH503_PHY_CAP_CAL_WT_C5_10_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C5_10_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_11_LEN 17
#define HH503_PHY_CAP_CAL_WT_C5_11_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C5_11_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_12_LEN 17
#define HH503_PHY_CAP_CAL_WT_C5_12_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C5_12_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_13_LEN 17
#define HH503_PHY_CAP_CAL_WT_C5_13_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C5_13_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_14_LEN 17
#define HH503_PHY_CAP_CAL_WT_C5_14_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C5_14_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_15_LEN 17
#define HH503_PHY_CAP_CAL_WT_C5_15_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C5_15_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_CURR_ST_0_LEN    4
#define HH503_PHY_CAP_CAL_CURR_ST_0_OFFSET 0
#define HH503_PHY_CAP_CAL_CURR_ST_0_MASK 0xF
#define HH503_PHY_CAP_CAL_CURR_ST_1_LEN    4
#define HH503_PHY_CAP_CAL_CURR_ST_1_OFFSET 0
#define HH503_PHY_CAP_CAL_CURR_ST_1_MASK 0xF
#define HH503_PHY_CAP_CAL_CURR_ST_2_LEN    4
#define HH503_PHY_CAP_CAL_CURR_ST_2_OFFSET 0
#define HH503_PHY_CAP_CAL_CURR_ST_2_MASK 0xF
#define HH503_PHY_CAP_CAL_CURR_ST_3_LEN    4
#define HH503_PHY_CAP_CAL_CURR_ST_3_OFFSET 0
#define HH503_PHY_CAP_CAL_CURR_ST_3_MASK 0xF
#define HH503_PHY_CAP_CAL_CURR_ST_4_LEN    4
#define HH503_PHY_CAP_CAL_CURR_ST_4_OFFSET 0
#define HH503_PHY_CAP_CAL_CURR_ST_4_MASK 0xF
#define HH503_PHY_CAP_CAL_CURR_ST_5_LEN    4
#define HH503_PHY_CAP_CAL_CURR_ST_5_OFFSET 0
#define HH503_PHY_CAP_CAL_CURR_ST_5_MASK 0xF
#define HH503_PHY_CAP_CAL_CURR_ST_6_LEN    4
#define HH503_PHY_CAP_CAL_CURR_ST_6_OFFSET 0
#define HH503_PHY_CAP_CAL_CURR_ST_6_MASK 0xF
#define HH503_PHY_CAP_CAL_CURR_ST_7_LEN    4
#define HH503_PHY_CAP_CAL_CURR_ST_7_OFFSET 0
#define HH503_PHY_CAP_CAL_CURR_ST_7_MASK 0xF
#define HH503_PHY_CAP_CAL_CURR_ST_8_LEN    4
#define HH503_PHY_CAP_CAL_CURR_ST_8_OFFSET 0
#define HH503_PHY_CAP_CAL_CURR_ST_8_MASK 0xF
#define HH503_PHY_CAP_CAL_CURR_ST_9_LEN    4
#define HH503_PHY_CAP_CAL_CURR_ST_9_OFFSET 0
#define HH503_PHY_CAP_CAL_CURR_ST_9_MASK 0xF
#define HH503_PHY_CAP_CAL_CURR_ST_10_LEN   4
#define HH503_PHY_CAP_CAL_CURR_ST_10_OFFSET    0
#define HH503_PHY_CAP_CAL_CURR_ST_10_MASK 0xF
#define HH503_PHY_CAP_CAL_CURR_ST_11_LEN   4
#define HH503_PHY_CAP_CAL_CURR_ST_11_OFFSET    0
#define HH503_PHY_CAP_CAL_CURR_ST_11_MASK 0xF
#define HH503_PHY_CAP_CAL_CURR_ST_12_LEN   4
#define HH503_PHY_CAP_CAL_CURR_ST_12_OFFSET    0
#define HH503_PHY_CAP_CAL_CURR_ST_12_MASK 0xF
#define HH503_PHY_CAP_CAL_CURR_ST_13_LEN   4
#define HH503_PHY_CAP_CAL_CURR_ST_13_OFFSET    0
#define HH503_PHY_CAP_CAL_CURR_ST_13_MASK 0xF
#define HH503_PHY_CAP_CAL_CURR_ST_14_LEN   4
#define HH503_PHY_CAP_CAL_CURR_ST_14_OFFSET    0
#define HH503_PHY_CAP_CAL_CURR_ST_14_MASK 0xF
#define HH503_PHY_CAP_CAL_CURR_ST_15_LEN   4
#define HH503_PHY_CAP_CAL_CURR_ST_15_OFFSET    0
#define HH503_PHY_CAP_CAL_CURR_ST_15_MASK 0xF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_0_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_0_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_0_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_1_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_1_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_1_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_2_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_2_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_2_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_3_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_3_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_3_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_4_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_4_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_4_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_5_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_5_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_5_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_6_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_6_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_6_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_7_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_7_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_7_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_8_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_8_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_8_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_9_LEN  17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_9_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_9_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_10_LEN 17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_10_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_10_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_11_LEN 17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_11_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_11_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_12_LEN 17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_12_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_12_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_13_LEN 17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_13_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_13_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_14_LEN 17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_14_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_14_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C1_SPI_15_LEN 17
#define HH503_PHY_CAP_CAL_WT_C1_SPI_15_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C1_SPI_15_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_0_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_0_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_0_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_1_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_1_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_1_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_2_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_2_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_2_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_3_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_3_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_3_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_4_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_4_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_4_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_5_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_5_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_5_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_6_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_6_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_6_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_7_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_7_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_7_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_8_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_8_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_8_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_9_LEN  17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_9_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_9_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_10_LEN 17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_10_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_10_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_11_LEN 17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_11_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_11_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_12_LEN 17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_12_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_12_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_13_LEN 17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_13_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_13_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_14_LEN 17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_14_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_14_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C2_SPI_15_LEN 17
#define HH503_PHY_CAP_CAL_WT_C2_SPI_15_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C2_SPI_15_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_0_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_0_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_0_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_1_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_1_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_1_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_2_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_2_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_2_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_3_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_3_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_3_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_4_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_4_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_4_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_5_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_5_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_5_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_6_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_6_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_6_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_7_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_7_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_7_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_8_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_8_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_8_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_9_LEN  17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_9_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_9_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_10_LEN 17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_10_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_10_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_11_LEN 17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_11_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_11_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_12_LEN 17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_12_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_12_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_13_LEN 17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_13_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_13_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_14_LEN 17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_14_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_14_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C3_SPI_15_LEN 17
#define HH503_PHY_CAP_CAL_WT_C3_SPI_15_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C3_SPI_15_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_0_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_0_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_0_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_1_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_1_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_1_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_2_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_2_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_2_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_3_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_3_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_3_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_4_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_4_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_4_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_5_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_5_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_5_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_6_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_6_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_6_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_7_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_7_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_7_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_8_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_8_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_8_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_9_LEN  17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_9_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_9_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_10_LEN 17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_10_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_10_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_11_LEN 17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_11_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_11_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_12_LEN 17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_12_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_12_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_13_LEN 17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_13_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_13_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_14_LEN 17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_14_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_14_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C4_SPI_15_LEN 17
#define HH503_PHY_CAP_CAL_WT_C4_SPI_15_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C4_SPI_15_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_0_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_0_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_0_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_1_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_1_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_1_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_2_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_2_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_2_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_3_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_3_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_3_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_4_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_4_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_4_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_5_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_5_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_5_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_6_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_6_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_6_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_7_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_7_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_7_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_8_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_8_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_8_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_9_LEN  17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_9_OFFSET   0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_9_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_10_LEN 17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_10_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_10_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_11_LEN 17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_11_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_11_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_12_LEN 17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_12_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_12_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_13_LEN 17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_13_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_13_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_14_LEN 17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_14_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_14_MASK 0x1FFFF
#define HH503_PHY_CAP_CAL_WT_C5_SPI_15_LEN 17
#define HH503_PHY_CAP_CAL_WT_C5_SPI_15_OFFSET  0
#define HH503_PHY_CAP_CAL_WT_C5_SPI_15_MASK 0x1FFFF
#define HH503_PHY_GAIN_UNIT_0_LEN  12
#define HH503_PHY_GAIN_UNIT_0_OFFSET   20
#define HH503_PHY_GAIN_UNIT_0_MASK 0xFFF00000
#define HH503_PHY_GAIN_0_LEN   19
#define HH503_PHY_GAIN_0_OFFSET    0
#define HH503_PHY_GAIN_0_MASK 0x7FFFF
#define HH503_PHY_GAIN_UNIT_1_LEN  12
#define HH503_PHY_GAIN_UNIT_1_OFFSET   20
#define HH503_PHY_GAIN_UNIT_1_MASK 0xFFF00000
#define HH503_PHY_GAIN_1_LEN   19
#define HH503_PHY_GAIN_1_OFFSET    0
#define HH503_PHY_GAIN_1_MASK 0x7FFFF
#define HH503_PHY_GAIN_UNIT_2_LEN  12
#define HH503_PHY_GAIN_UNIT_2_OFFSET   20
#define HH503_PHY_GAIN_UNIT_2_MASK 0xFFF00000
#define HH503_PHY_GAIN_2_LEN   19
#define HH503_PHY_GAIN_2_OFFSET    0
#define HH503_PHY_GAIN_2_MASK 0x7FFFF
#define HH503_PHY_GAIN_UNIT_3_LEN  12
#define HH503_PHY_GAIN_UNIT_3_OFFSET   20
#define HH503_PHY_GAIN_UNIT_3_MASK 0xFFF00000
#define HH503_PHY_GAIN_3_LEN   19
#define HH503_PHY_GAIN_3_OFFSET    0
#define HH503_PHY_GAIN_3_MASK 0x7FFFF
#define HH503_PHY_GAIN_UNIT_4_LEN  12
#define HH503_PHY_GAIN_UNIT_4_OFFSET   20
#define HH503_PHY_GAIN_UNIT_4_MASK 0xFFF00000
#define HH503_PHY_GAIN_4_LEN   19
#define HH503_PHY_GAIN_4_OFFSET    0
#define HH503_PHY_GAIN_4_MASK 0x7FFFF
#define HH503_PHY_GAIN_UNIT_5_LEN  12
#define HH503_PHY_GAIN_UNIT_5_OFFSET   20
#define HH503_PHY_GAIN_UNIT_5_MASK 0xFFF00000
#define HH503_PHY_GAIN_5_LEN   19
#define HH503_PHY_GAIN_5_OFFSET    0
#define HH503_PHY_GAIN_5_MASK 0x7FFFF
#define HH503_PHY_GAIN_UNIT_6_LEN  12
#define HH503_PHY_GAIN_UNIT_6_OFFSET   20
#define HH503_PHY_GAIN_UNIT_6_MASK 0xFFF00000
#define HH503_PHY_GAIN_6_LEN   19
#define HH503_PHY_GAIN_6_OFFSET    0
#define HH503_PHY_GAIN_6_MASK 0x7FFFF
#define HH503_PHY_GAIN_UNIT_7_LEN  12
#define HH503_PHY_GAIN_UNIT_7_OFFSET   20
#define HH503_PHY_GAIN_UNIT_7_MASK 0xFFF00000
#define HH503_PHY_GAIN_7_LEN   19
#define HH503_PHY_GAIN_7_OFFSET    0
#define HH503_PHY_GAIN_7_MASK 0x7FFFF
#define HH503_PHY_GAIN_UNIT_8_LEN  12
#define HH503_PHY_GAIN_UNIT_8_OFFSET   20
#define HH503_PHY_GAIN_UNIT_8_MASK 0xFFF00000
#define HH503_PHY_GAIN_8_LEN   19
#define HH503_PHY_GAIN_8_OFFSET    0
#define HH503_PHY_GAIN_8_MASK 0x7FFFF
#define HH503_PHY_GAIN_UNIT_9_LEN  12
#define HH503_PHY_GAIN_UNIT_9_OFFSET   20
#define HH503_PHY_GAIN_UNIT_9_MASK 0xFFF00000
#define HH503_PHY_GAIN_9_LEN   19
#define HH503_PHY_GAIN_9_OFFSET    0
#define HH503_PHY_GAIN_9_MASK 0x7FFFF
#define HH503_PHY_GAIN_UNIT_10_LEN 12
#define HH503_PHY_GAIN_UNIT_10_OFFSET  20
#define HH503_PHY_GAIN_UNIT_10_MASK 0xFFF00000
#define HH503_PHY_GAIN_10_LEN  19
#define HH503_PHY_GAIN_10_OFFSET   0
#define HH503_PHY_GAIN_10_MASK 0x7FFFF
#define HH503_PHY_GAIN_UNIT_11_LEN 12
#define HH503_PHY_GAIN_UNIT_11_OFFSET  20
#define HH503_PHY_GAIN_UNIT_11_MASK 0xFFF00000
#define HH503_PHY_GAIN_11_LEN  19
#define HH503_PHY_GAIN_11_OFFSET   0
#define HH503_PHY_GAIN_11_MASK 0x7FFFF
#define HH503_PHY_GAIN_UNIT_12_LEN 12
#define HH503_PHY_GAIN_UNIT_12_OFFSET  20
#define HH503_PHY_GAIN_UNIT_12_MASK 0xFFF00000
#define HH503_PHY_GAIN_12_LEN  19
#define HH503_PHY_GAIN_12_OFFSET   0
#define HH503_PHY_GAIN_12_MASK 0x7FFFF
#define HH503_PHY_GAIN_UNIT_13_LEN 12
#define HH503_PHY_GAIN_UNIT_13_OFFSET  20
#define HH503_PHY_GAIN_UNIT_13_MASK 0xFFF00000
#define HH503_PHY_GAIN_13_LEN  19
#define HH503_PHY_GAIN_13_OFFSET   0
#define HH503_PHY_GAIN_13_MASK 0x7FFFF
#define HH503_PHY_GAIN_UNIT_14_LEN 12
#define HH503_PHY_GAIN_UNIT_14_OFFSET  20
#define HH503_PHY_GAIN_UNIT_14_MASK 0xFFF00000
#define HH503_PHY_GAIN_14_LEN  19
#define HH503_PHY_GAIN_14_OFFSET   0
#define HH503_PHY_GAIN_14_MASK 0x7FFFF
#define HH503_PHY_GAIN_UNIT_15_LEN 12
#define HH503_PHY_GAIN_UNIT_15_OFFSET  20
#define HH503_PHY_GAIN_UNIT_15_MASK 0xFFF00000
#define HH503_PHY_GAIN_15_LEN  19
#define HH503_PHY_GAIN_15_OFFSET   0
#define HH503_PHY_GAIN_15_MASK 0x7FFFF
#define HH503_PHY_M_OEC_EN_3_Q_C1_LEN  1
#define HH503_PHY_M_OEC_EN_3_Q_C1_OFFSET   15
#define HH503_PHY_M_OEC_EN_3_Q_C1_MASK 0x8000
#define HH503_PHY_M_OEC_EN_2_Q_C1_LEN  1
#define HH503_PHY_M_OEC_EN_2_Q_C1_OFFSET   14
#define HH503_PHY_M_OEC_EN_2_Q_C1_MASK 0x4000
#define HH503_PHY_M_OEC_EN_1_Q_C1_LEN  1
#define HH503_PHY_M_OEC_EN_1_Q_C1_OFFSET   13
#define HH503_PHY_M_OEC_EN_1_Q_C1_MASK 0x2000
#define HH503_PHY_M_OEC_EN_0_Q_C1_LEN  1
#define HH503_PHY_M_OEC_EN_0_Q_C1_OFFSET   12
#define HH503_PHY_M_OEC_EN_0_Q_C1_MASK 0x1000
#define HH503_PHY_M_OEC_EN_3_I_C1_LEN  1
#define HH503_PHY_M_OEC_EN_3_I_C1_OFFSET   11
#define HH503_PHY_M_OEC_EN_3_I_C1_MASK 0x800
#define HH503_PHY_M_OEC_EN_2_I_C1_LEN  1
#define HH503_PHY_M_OEC_EN_2_I_C1_OFFSET   10
#define HH503_PHY_M_OEC_EN_2_I_C1_MASK 0x400
#define HH503_PHY_M_OEC_EN_1_I_C1_LEN  1
#define HH503_PHY_M_OEC_EN_1_I_C1_OFFSET   9
#define HH503_PHY_M_OEC_EN_1_I_C1_MASK 0x200
#define HH503_PHY_M_OEC_EN_0_I_C1_LEN  1
#define HH503_PHY_M_OEC_EN_0_I_C1_OFFSET   8
#define HH503_PHY_M_OEC_EN_0_I_C1_MASK 0x100
#define HH503_PHY_M_OEC_EN_3_Q_C0_LEN  1
#define HH503_PHY_M_OEC_EN_3_Q_C0_OFFSET   7
#define HH503_PHY_M_OEC_EN_3_Q_C0_MASK 0x80
#define HH503_PHY_M_OEC_EN_2_Q_C0_LEN  1
#define HH503_PHY_M_OEC_EN_2_Q_C0_OFFSET   6
#define HH503_PHY_M_OEC_EN_2_Q_C0_MASK 0x40
#define HH503_PHY_M_OEC_EN_1_Q_C0_LEN  1
#define HH503_PHY_M_OEC_EN_1_Q_C0_OFFSET   5
#define HH503_PHY_M_OEC_EN_1_Q_C0_MASK 0x20
#define HH503_PHY_M_OEC_EN_0_Q_C0_LEN  1
#define HH503_PHY_M_OEC_EN_0_Q_C0_OFFSET   4
#define HH503_PHY_M_OEC_EN_0_Q_C0_MASK 0x10
#define HH503_PHY_M_OEC_EN_3_I_C0_LEN  1
#define HH503_PHY_M_OEC_EN_3_I_C0_OFFSET   3
#define HH503_PHY_M_OEC_EN_3_I_C0_MASK 0x8
#define HH503_PHY_M_OEC_EN_2_I_C0_LEN  1
#define HH503_PHY_M_OEC_EN_2_I_C0_OFFSET   2
#define HH503_PHY_M_OEC_EN_2_I_C0_MASK 0x4
#define HH503_PHY_M_OEC_EN_1_I_C0_LEN  1
#define HH503_PHY_M_OEC_EN_1_I_C0_OFFSET   1
#define HH503_PHY_M_OEC_EN_1_I_C0_MASK 0x2
#define HH503_PHY_M_OEC_EN_0_I_C0_LEN  1
#define HH503_PHY_M_OEC_EN_0_I_C0_OFFSET   0
#define HH503_PHY_M_OEC_EN_0_I_C0_MASK 0x1
#define HH503_PHY_CFG_BG_ABB_CALI_EN_LEN   1
#define HH503_PHY_CFG_BG_ABB_CALI_EN_OFFSET    0
#define HH503_PHY_CFG_BG_ABB_CALI_EN_MASK 0x1
#define HH503_PHY_M_OEC_OFF_CFG_REFRESH_Q_C1_LEN   1
#define HH503_PHY_M_OEC_OFF_CFG_REFRESH_Q_C1_OFFSET    3
#define HH503_PHY_M_OEC_OFF_CFG_REFRESH_Q_C1_MASK 0x8
#define HH503_PHY_M_OEC_OFF_CFG_REFRESH_I_C1_LEN   1
#define HH503_PHY_M_OEC_OFF_CFG_REFRESH_I_C1_OFFSET    2
#define HH503_PHY_M_OEC_OFF_CFG_REFRESH_I_C1_MASK 0x4
#define HH503_PHY_M_OEC_OFF_CFG_REFRESH_Q_C0_LEN   1
#define HH503_PHY_M_OEC_OFF_CFG_REFRESH_Q_C0_OFFSET    1
#define HH503_PHY_M_OEC_OFF_CFG_REFRESH_Q_C0_MASK 0x2
#define HH503_PHY_M_OEC_OFF_CFG_REFRESH_I_C0_LEN   1
#define HH503_PHY_M_OEC_OFF_CFG_REFRESH_I_C0_OFFSET    0
#define HH503_PHY_M_OEC_OFF_CFG_REFRESH_I_C0_MASK 0x1
#define HH503_PHY_M_OEC_FINISH_CLR_3_Q_C1_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_3_Q_C1_OFFSET   15
#define HH503_PHY_M_OEC_FINISH_CLR_3_Q_C1_MASK 0x8000
#define HH503_PHY_M_OEC_FINISH_CLR_2_Q_C1_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_2_Q_C1_OFFSET   14
#define HH503_PHY_M_OEC_FINISH_CLR_2_Q_C1_MASK 0x4000
#define HH503_PHY_M_OEC_FINISH_CLR_1_Q_C1_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_1_Q_C1_OFFSET   13
#define HH503_PHY_M_OEC_FINISH_CLR_1_Q_C1_MASK 0x2000
#define HH503_PHY_M_OEC_FINISH_CLR_0_Q_C1_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_0_Q_C1_OFFSET   12
#define HH503_PHY_M_OEC_FINISH_CLR_0_Q_C1_MASK 0x1000
#define HH503_PHY_M_OEC_FINISH_CLR_3_I_C1_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_3_I_C1_OFFSET   11
#define HH503_PHY_M_OEC_FINISH_CLR_3_I_C1_MASK 0x800
#define HH503_PHY_M_OEC_FINISH_CLR_2_I_C1_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_2_I_C1_OFFSET   10
#define HH503_PHY_M_OEC_FINISH_CLR_2_I_C1_MASK 0x400
#define HH503_PHY_M_OEC_FINISH_CLR_1_I_C1_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_1_I_C1_OFFSET   9
#define HH503_PHY_M_OEC_FINISH_CLR_1_I_C1_MASK 0x200
#define HH503_PHY_M_OEC_FINISH_CLR_0_I_C1_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_0_I_C1_OFFSET   8
#define HH503_PHY_M_OEC_FINISH_CLR_0_I_C1_MASK 0x100
#define HH503_PHY_M_OEC_FINISH_CLR_3_Q_C0_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_3_Q_C0_OFFSET   7
#define HH503_PHY_M_OEC_FINISH_CLR_3_Q_C0_MASK 0x80
#define HH503_PHY_M_OEC_FINISH_CLR_2_Q_C0_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_2_Q_C0_OFFSET   6
#define HH503_PHY_M_OEC_FINISH_CLR_2_Q_C0_MASK 0x40
#define HH503_PHY_M_OEC_FINISH_CLR_1_Q_C0_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_1_Q_C0_OFFSET   5
#define HH503_PHY_M_OEC_FINISH_CLR_1_Q_C0_MASK 0x20
#define HH503_PHY_M_OEC_FINISH_CLR_0_Q_C0_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_0_Q_C0_OFFSET   4
#define HH503_PHY_M_OEC_FINISH_CLR_0_Q_C0_MASK 0x10
#define HH503_PHY_M_OEC_FINISH_CLR_3_I_C0_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_3_I_C0_OFFSET   3
#define HH503_PHY_M_OEC_FINISH_CLR_3_I_C0_MASK 0x8
#define HH503_PHY_M_OEC_FINISH_CLR_2_I_C0_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_2_I_C0_OFFSET   2
#define HH503_PHY_M_OEC_FINISH_CLR_2_I_C0_MASK 0x4
#define HH503_PHY_M_OEC_FINISH_CLR_1_I_C0_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_1_I_C0_OFFSET   1
#define HH503_PHY_M_OEC_FINISH_CLR_1_I_C0_MASK 0x2
#define HH503_PHY_M_OEC_FINISH_CLR_0_I_C0_LEN  1
#define HH503_PHY_M_OEC_FINISH_CLR_0_I_C0_OFFSET   0
#define HH503_PHY_M_OEC_FINISH_CLR_0_I_C0_MASK 0x1
#define HH503_PHY_M_OEC_OVRD_ERR_15_LEN    1
#define HH503_PHY_M_OEC_OVRD_ERR_15_OFFSET 31
#define HH503_PHY_M_OEC_OVRD_ERR_15_MASK 0x80000000
#define HH503_PHY_M_OEC_OVRD_ERR_14_LEN    1
#define HH503_PHY_M_OEC_OVRD_ERR_14_OFFSET 30
#define HH503_PHY_M_OEC_OVRD_ERR_14_MASK 0x40000000
#define HH503_PHY_M_OEC_OVRD_ERR_13_LEN    1
#define HH503_PHY_M_OEC_OVRD_ERR_13_OFFSET 29
#define HH503_PHY_M_OEC_OVRD_ERR_13_MASK 0x20000000
#define HH503_PHY_M_OEC_OVRD_ERR_12_LEN    1
#define HH503_PHY_M_OEC_OVRD_ERR_12_OFFSET 28
#define HH503_PHY_M_OEC_OVRD_ERR_12_MASK 0x10000000
#define HH503_PHY_M_OEC_OVRD_ERR_11_LEN    1
#define HH503_PHY_M_OEC_OVRD_ERR_11_OFFSET 27
#define HH503_PHY_M_OEC_OVRD_ERR_11_MASK 0x8000000
#define HH503_PHY_M_OEC_OVRD_ERR_10_LEN    1
#define HH503_PHY_M_OEC_OVRD_ERR_10_OFFSET 26
#define HH503_PHY_M_OEC_OVRD_ERR_10_MASK 0x4000000
#define HH503_PHY_M_OEC_OVRD_ERR_9_LEN 1
#define HH503_PHY_M_OEC_OVRD_ERR_9_OFFSET  25
#define HH503_PHY_M_OEC_OVRD_ERR_9_MASK 0x2000000
#define HH503_PHY_M_OEC_OVRD_ERR_8_LEN 1
#define HH503_PHY_M_OEC_OVRD_ERR_8_OFFSET  24
#define HH503_PHY_M_OEC_OVRD_ERR_8_MASK 0x1000000
#define HH503_PHY_M_OEC_OVRD_ERR_7_LEN 1
#define HH503_PHY_M_OEC_OVRD_ERR_7_OFFSET  23
#define HH503_PHY_M_OEC_OVRD_ERR_7_MASK 0x800000
#define HH503_PHY_M_OEC_OVRD_ERR_6_LEN 1
#define HH503_PHY_M_OEC_OVRD_ERR_6_OFFSET  22
#define HH503_PHY_M_OEC_OVRD_ERR_6_MASK 0x400000
#define HH503_PHY_M_OEC_OVRD_ERR_5_LEN 1
#define HH503_PHY_M_OEC_OVRD_ERR_5_OFFSET  21
#define HH503_PHY_M_OEC_OVRD_ERR_5_MASK 0x200000
#define HH503_PHY_M_OEC_OVRD_ERR_4_LEN 1
#define HH503_PHY_M_OEC_OVRD_ERR_4_OFFSET  20
#define HH503_PHY_M_OEC_OVRD_ERR_4_MASK 0x100000
#define HH503_PHY_M_OEC_OVRD_ERR_3_LEN 1
#define HH503_PHY_M_OEC_OVRD_ERR_3_OFFSET  19
#define HH503_PHY_M_OEC_OVRD_ERR_3_MASK 0x80000
#define HH503_PHY_M_OEC_OVRD_ERR_2_LEN 1
#define HH503_PHY_M_OEC_OVRD_ERR_2_OFFSET  18
#define HH503_PHY_M_OEC_OVRD_ERR_2_MASK 0x40000
#define HH503_PHY_M_OEC_OVRD_ERR_1_LEN 1
#define HH503_PHY_M_OEC_OVRD_ERR_1_OFFSET  17
#define HH503_PHY_M_OEC_OVRD_ERR_1_MASK 0x20000
#define HH503_PHY_M_OEC_OVRD_ERR_0_LEN 1
#define HH503_PHY_M_OEC_OVRD_ERR_0_OFFSET  16
#define HH503_PHY_M_OEC_OVRD_ERR_0_MASK 0x10000
#define HH503_PHY_M_OEC_DONE_15_LEN    1
#define HH503_PHY_M_OEC_DONE_15_OFFSET 15
#define HH503_PHY_M_OEC_DONE_15_MASK 0x8000
#define HH503_PHY_M_OEC_DONE_14_LEN    1
#define HH503_PHY_M_OEC_DONE_14_OFFSET 14
#define HH503_PHY_M_OEC_DONE_14_MASK 0x4000
#define HH503_PHY_M_OEC_DONE_13_LEN    1
#define HH503_PHY_M_OEC_DONE_13_OFFSET 13
#define HH503_PHY_M_OEC_DONE_13_MASK 0x2000
#define HH503_PHY_M_OEC_DONE_12_LEN    1
#define HH503_PHY_M_OEC_DONE_12_OFFSET 12
#define HH503_PHY_M_OEC_DONE_12_MASK 0x1000
#define HH503_PHY_M_OEC_DONE_11_LEN    1
#define HH503_PHY_M_OEC_DONE_11_OFFSET 11
#define HH503_PHY_M_OEC_DONE_11_MASK 0x800
#define HH503_PHY_M_OEC_DONE_10_LEN    1
#define HH503_PHY_M_OEC_DONE_10_OFFSET 10
#define HH503_PHY_M_OEC_DONE_10_MASK 0x400
#define HH503_PHY_M_OEC_DONE_9_LEN 1
#define HH503_PHY_M_OEC_DONE_9_OFFSET  9
#define HH503_PHY_M_OEC_DONE_9_MASK 0x200
#define HH503_PHY_M_OEC_DONE_8_LEN 1
#define HH503_PHY_M_OEC_DONE_8_OFFSET  8
#define HH503_PHY_M_OEC_DONE_8_MASK 0x100
#define HH503_PHY_M_OEC_DONE_7_LEN 1
#define HH503_PHY_M_OEC_DONE_7_OFFSET  7
#define HH503_PHY_M_OEC_DONE_7_MASK 0x80
#define HH503_PHY_M_OEC_DONE_6_LEN 1
#define HH503_PHY_M_OEC_DONE_6_OFFSET  6
#define HH503_PHY_M_OEC_DONE_6_MASK 0x40
#define HH503_PHY_M_OEC_DONE_5_LEN 1
#define HH503_PHY_M_OEC_DONE_5_OFFSET  5
#define HH503_PHY_M_OEC_DONE_5_MASK 0x20
#define HH503_PHY_M_OEC_DONE_4_LEN 1
#define HH503_PHY_M_OEC_DONE_4_OFFSET  4
#define HH503_PHY_M_OEC_DONE_4_MASK 0x10
#define HH503_PHY_M_OEC_DONE_3_LEN 1
#define HH503_PHY_M_OEC_DONE_3_OFFSET  3
#define HH503_PHY_M_OEC_DONE_3_MASK 0x8
#define HH503_PHY_M_OEC_DONE_2_LEN 1
#define HH503_PHY_M_OEC_DONE_2_OFFSET  2
#define HH503_PHY_M_OEC_DONE_2_MASK 0x4
#define HH503_PHY_M_OEC_DONE_1_LEN 1
#define HH503_PHY_M_OEC_DONE_1_OFFSET  1
#define HH503_PHY_M_OEC_DONE_1_MASK 0x2
#define HH503_PHY_M_OEC_DONE_0_LEN 1
#define HH503_PHY_M_OEC_DONE_0_OFFSET  0
#define HH503_PHY_M_OEC_DONE_0_MASK 0x1
#define HH503_PHY_M_OEC_ACC_VOLSEL_0_LEN   3
#define HH503_PHY_M_OEC_ACC_VOLSEL_0_OFFSET    28
#define HH503_PHY_M_OEC_ACC_VOLSEL_0_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_0_LEN   2
#define HH503_PHY_M_OEC_ALPHA_COMP_0_OFFSET    26
#define HH503_PHY_M_OEC_ALPHA_COMP_0_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_0_LEN    2
#define HH503_PHY_M_OEC_MAX_RDSEL_0_OFFSET 24
#define HH503_PHY_M_OEC_MAX_RDSEL_0_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_0_LEN 1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_0_OFFSET  20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_0_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_0_LEN  17
#define HH503_PHY_M_OEC_OFF_CFG_0_OFFSET   0
#define HH503_PHY_M_OEC_OFF_CFG_0_MASK 0x1FFFF
#define HH503_PHY_M_OEC_ACC_VOLSEL_1_LEN   3
#define HH503_PHY_M_OEC_ACC_VOLSEL_1_OFFSET    28
#define HH503_PHY_M_OEC_ACC_VOLSEL_1_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_1_LEN   2
#define HH503_PHY_M_OEC_ALPHA_COMP_1_OFFSET    26
#define HH503_PHY_M_OEC_ALPHA_COMP_1_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_1_LEN    2
#define HH503_PHY_M_OEC_MAX_RDSEL_1_OFFSET 24
#define HH503_PHY_M_OEC_MAX_RDSEL_1_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_1_LEN 1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_1_OFFSET  20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_1_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_1_LEN  17
#define HH503_PHY_M_OEC_OFF_CFG_1_OFFSET   0
#define HH503_PHY_M_OEC_OFF_CFG_1_MASK 0x1FFFF
#define HH503_PHY_M_OEC_ACC_VOLSEL_2_LEN   3
#define HH503_PHY_M_OEC_ACC_VOLSEL_2_OFFSET    28
#define HH503_PHY_M_OEC_ACC_VOLSEL_2_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_2_LEN   2
#define HH503_PHY_M_OEC_ALPHA_COMP_2_OFFSET    26
#define HH503_PHY_M_OEC_ALPHA_COMP_2_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_2_LEN    2
#define HH503_PHY_M_OEC_MAX_RDSEL_2_OFFSET 24
#define HH503_PHY_M_OEC_MAX_RDSEL_2_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_2_LEN 1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_2_OFFSET  20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_2_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_2_LEN  17
#define HH503_PHY_M_OEC_OFF_CFG_2_OFFSET   0
#define HH503_PHY_M_OEC_OFF_CFG_2_MASK 0x1FFFF
#define HH503_PHY_M_OEC_ACC_VOLSEL_3_LEN   3
#define HH503_PHY_M_OEC_ACC_VOLSEL_3_OFFSET    28
#define HH503_PHY_M_OEC_ACC_VOLSEL_3_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_3_LEN   2
#define HH503_PHY_M_OEC_ALPHA_COMP_3_OFFSET    26
#define HH503_PHY_M_OEC_ALPHA_COMP_3_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_3_LEN    2
#define HH503_PHY_M_OEC_MAX_RDSEL_3_OFFSET 24
#define HH503_PHY_M_OEC_MAX_RDSEL_3_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_3_LEN 1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_3_OFFSET  20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_3_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_3_LEN  17
#define HH503_PHY_M_OEC_OFF_CFG_3_OFFSET   0
#define HH503_PHY_M_OEC_OFF_CFG_3_MASK 0x1FFFF
#define HH503_PHY_M_OEC_ACC_VOLSEL_4_LEN   3
#define HH503_PHY_M_OEC_ACC_VOLSEL_4_OFFSET    28
#define HH503_PHY_M_OEC_ACC_VOLSEL_4_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_4_LEN   2
#define HH503_PHY_M_OEC_ALPHA_COMP_4_OFFSET    26
#define HH503_PHY_M_OEC_ALPHA_COMP_4_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_4_LEN    2
#define HH503_PHY_M_OEC_MAX_RDSEL_4_OFFSET 24
#define HH503_PHY_M_OEC_MAX_RDSEL_4_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_4_LEN 1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_4_OFFSET  20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_4_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_4_LEN  17
#define HH503_PHY_M_OEC_OFF_CFG_4_OFFSET   0
#define HH503_PHY_M_OEC_OFF_CFG_4_MASK 0x1FFFF
#define HH503_PHY_M_OEC_ACC_VOLSEL_5_LEN   3
#define HH503_PHY_M_OEC_ACC_VOLSEL_5_OFFSET    28
#define HH503_PHY_M_OEC_ACC_VOLSEL_5_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_5_LEN   2
#define HH503_PHY_M_OEC_ALPHA_COMP_5_OFFSET    26
#define HH503_PHY_M_OEC_ALPHA_COMP_5_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_5_LEN    2
#define HH503_PHY_M_OEC_MAX_RDSEL_5_OFFSET 24
#define HH503_PHY_M_OEC_MAX_RDSEL_5_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_5_LEN 1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_5_OFFSET  20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_5_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_5_LEN  17
#define HH503_PHY_M_OEC_OFF_CFG_5_OFFSET   0
#define HH503_PHY_M_OEC_OFF_CFG_5_MASK 0x1FFFF
#define HH503_PHY_M_OEC_ACC_VOLSEL_6_LEN   3
#define HH503_PHY_M_OEC_ACC_VOLSEL_6_OFFSET    28
#define HH503_PHY_M_OEC_ACC_VOLSEL_6_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_6_LEN   2
#define HH503_PHY_M_OEC_ALPHA_COMP_6_OFFSET    26
#define HH503_PHY_M_OEC_ALPHA_COMP_6_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_6_LEN    2
#define HH503_PHY_M_OEC_MAX_RDSEL_6_OFFSET 24
#define HH503_PHY_M_OEC_MAX_RDSEL_6_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_6_LEN 1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_6_OFFSET  20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_6_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_6_LEN  17
#define HH503_PHY_M_OEC_OFF_CFG_6_OFFSET   0
#define HH503_PHY_M_OEC_OFF_CFG_6_MASK 0x1FFFF
#define HH503_PHY_M_OEC_ACC_VOLSEL_7_LEN   3
#define HH503_PHY_M_OEC_ACC_VOLSEL_7_OFFSET    28
#define HH503_PHY_M_OEC_ACC_VOLSEL_7_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_7_LEN   2
#define HH503_PHY_M_OEC_ALPHA_COMP_7_OFFSET    26
#define HH503_PHY_M_OEC_ALPHA_COMP_7_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_7_LEN    2
#define HH503_PHY_M_OEC_MAX_RDSEL_7_OFFSET 24
#define HH503_PHY_M_OEC_MAX_RDSEL_7_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_7_LEN 1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_7_OFFSET  20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_7_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_7_LEN  17
#define HH503_PHY_M_OEC_OFF_CFG_7_OFFSET   0
#define HH503_PHY_M_OEC_OFF_CFG_7_MASK 0x1FFFF
#define HH503_PHY_M_OEC_ACC_VOLSEL_8_LEN   3
#define HH503_PHY_M_OEC_ACC_VOLSEL_8_OFFSET    28
#define HH503_PHY_M_OEC_ACC_VOLSEL_8_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_8_LEN   2
#define HH503_PHY_M_OEC_ALPHA_COMP_8_OFFSET    26
#define HH503_PHY_M_OEC_ALPHA_COMP_8_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_8_LEN    2
#define HH503_PHY_M_OEC_MAX_RDSEL_8_OFFSET 24
#define HH503_PHY_M_OEC_MAX_RDSEL_8_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_8_LEN 1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_8_OFFSET  20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_8_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_8_LEN  17
#define HH503_PHY_M_OEC_OFF_CFG_8_OFFSET   0
#define HH503_PHY_M_OEC_OFF_CFG_8_MASK 0x1FFFF
#define HH503_PHY_M_OEC_ACC_VOLSEL_9_LEN   3
#define HH503_PHY_M_OEC_ACC_VOLSEL_9_OFFSET    28
#define HH503_PHY_M_OEC_ACC_VOLSEL_9_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_9_LEN   2
#define HH503_PHY_M_OEC_ALPHA_COMP_9_OFFSET    26
#define HH503_PHY_M_OEC_ALPHA_COMP_9_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_9_LEN    2
#define HH503_PHY_M_OEC_MAX_RDSEL_9_OFFSET 24
#define HH503_PHY_M_OEC_MAX_RDSEL_9_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_9_LEN 1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_9_OFFSET  20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_9_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_9_LEN  17
#define HH503_PHY_M_OEC_OFF_CFG_9_OFFSET   0
#define HH503_PHY_M_OEC_OFF_CFG_9_MASK 0x1FFFF
#define HH503_PHY_M_OEC_ACC_VOLSEL_10_LEN  3
#define HH503_PHY_M_OEC_ACC_VOLSEL_10_OFFSET   28
#define HH503_PHY_M_OEC_ACC_VOLSEL_10_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_10_LEN  2
#define HH503_PHY_M_OEC_ALPHA_COMP_10_OFFSET   26
#define HH503_PHY_M_OEC_ALPHA_COMP_10_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_10_LEN   2
#define HH503_PHY_M_OEC_MAX_RDSEL_10_OFFSET    24
#define HH503_PHY_M_OEC_MAX_RDSEL_10_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_10_LEN    1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_10_OFFSET 20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_10_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_10_LEN 17
#define HH503_PHY_M_OEC_OFF_CFG_10_OFFSET  0
#define HH503_PHY_M_OEC_OFF_CFG_10_MASK 0x1FFFF
#define HH503_PHY_M_OEC_ACC_VOLSEL_11_LEN  3
#define HH503_PHY_M_OEC_ACC_VOLSEL_11_OFFSET   28
#define HH503_PHY_M_OEC_ACC_VOLSEL_11_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_11_LEN  2
#define HH503_PHY_M_OEC_ALPHA_COMP_11_OFFSET   26
#define HH503_PHY_M_OEC_ALPHA_COMP_11_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_11_LEN   2
#define HH503_PHY_M_OEC_MAX_RDSEL_11_OFFSET    24
#define HH503_PHY_M_OEC_MAX_RDSEL_11_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_11_LEN    1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_11_OFFSET 20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_11_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_11_LEN 17
#define HH503_PHY_M_OEC_OFF_CFG_11_OFFSET  0
#define HH503_PHY_M_OEC_OFF_CFG_11_MASK 0x1FFFF
#define HH503_PHY_M_OEC_ACC_VOLSEL_12_LEN  3
#define HH503_PHY_M_OEC_ACC_VOLSEL_12_OFFSET   28
#define HH503_PHY_M_OEC_ACC_VOLSEL_12_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_12_LEN  2
#define HH503_PHY_M_OEC_ALPHA_COMP_12_OFFSET   26
#define HH503_PHY_M_OEC_ALPHA_COMP_12_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_12_LEN   2
#define HH503_PHY_M_OEC_MAX_RDSEL_12_OFFSET    24
#define HH503_PHY_M_OEC_MAX_RDSEL_12_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_12_LEN    1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_12_OFFSET 20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_12_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_12_LEN 17
#define HH503_PHY_M_OEC_OFF_CFG_12_OFFSET  0
#define HH503_PHY_M_OEC_OFF_CFG_12_MASK 0x1FFFF
#define HH503_PHY_M_OEC_ACC_VOLSEL_13_LEN  3
#define HH503_PHY_M_OEC_ACC_VOLSEL_13_OFFSET   28
#define HH503_PHY_M_OEC_ACC_VOLSEL_13_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_13_LEN  2
#define HH503_PHY_M_OEC_ALPHA_COMP_13_OFFSET   26
#define HH503_PHY_M_OEC_ALPHA_COMP_13_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_13_LEN   2
#define HH503_PHY_M_OEC_MAX_RDSEL_13_OFFSET    24
#define HH503_PHY_M_OEC_MAX_RDSEL_13_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_13_LEN    1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_13_OFFSET 20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_13_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_13_LEN 17
#define HH503_PHY_M_OEC_OFF_CFG_13_OFFSET  0
#define HH503_PHY_M_OEC_OFF_CFG_13_MASK 0x1FFFF
#define HH503_PHY_M_OEC_ACC_VOLSEL_14_LEN  3
#define HH503_PHY_M_OEC_ACC_VOLSEL_14_OFFSET   28
#define HH503_PHY_M_OEC_ACC_VOLSEL_14_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_14_LEN  2
#define HH503_PHY_M_OEC_ALPHA_COMP_14_OFFSET   26
#define HH503_PHY_M_OEC_ALPHA_COMP_14_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_14_LEN   2
#define HH503_PHY_M_OEC_MAX_RDSEL_14_OFFSET    24
#define HH503_PHY_M_OEC_MAX_RDSEL_14_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_14_LEN    1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_14_OFFSET 20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_14_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_14_LEN 17
#define HH503_PHY_M_OEC_OFF_CFG_14_OFFSET  0
#define HH503_PHY_M_OEC_OFF_CFG_14_MASK 0x1FFFF
#define HH503_PHY_M_OEC_ACC_VOLSEL_15_LEN  3
#define HH503_PHY_M_OEC_ACC_VOLSEL_15_OFFSET   28
#define HH503_PHY_M_OEC_ACC_VOLSEL_15_MASK 0x70000000
#define HH503_PHY_M_OEC_ALPHA_COMP_15_LEN  2
#define HH503_PHY_M_OEC_ALPHA_COMP_15_OFFSET   26
#define HH503_PHY_M_OEC_ALPHA_COMP_15_MASK 0xC000000
#define HH503_PHY_M_OEC_MAX_RDSEL_15_LEN   2
#define HH503_PHY_M_OEC_MAX_RDSEL_15_OFFSET    24
#define HH503_PHY_M_OEC_MAX_RDSEL_15_MASK 0x3000000
#define HH503_PHY_M_OEC_OFF_CFG_MODE_15_LEN    1
#define HH503_PHY_M_OEC_OFF_CFG_MODE_15_OFFSET 20
#define HH503_PHY_M_OEC_OFF_CFG_MODE_15_MASK 0x100000
#define HH503_PHY_M_OEC_OFF_CFG_15_LEN 17
#define HH503_PHY_M_OEC_OFF_CFG_15_OFFSET  0
#define HH503_PHY_M_OEC_OFF_CFG_15_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_0_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_FG_0_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_FG_0_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_1_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_FG_1_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_FG_1_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_2_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_FG_2_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_FG_2_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_3_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_FG_3_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_FG_3_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_4_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_FG_4_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_FG_4_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_5_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_FG_5_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_FG_5_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_6_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_FG_6_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_FG_6_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_7_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_FG_7_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_FG_7_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_8_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_FG_8_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_FG_8_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_9_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_FG_9_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_FG_9_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_10_LEN   17
#define HH503_PHY_M_OEC_OS_CAL_FG_10_OFFSET    0
#define HH503_PHY_M_OEC_OS_CAL_FG_10_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_11_LEN   17
#define HH503_PHY_M_OEC_OS_CAL_FG_11_OFFSET    0
#define HH503_PHY_M_OEC_OS_CAL_FG_11_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_12_LEN   17
#define HH503_PHY_M_OEC_OS_CAL_FG_12_OFFSET    0
#define HH503_PHY_M_OEC_OS_CAL_FG_12_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_13_LEN   17
#define HH503_PHY_M_OEC_OS_CAL_FG_13_OFFSET    0
#define HH503_PHY_M_OEC_OS_CAL_FG_13_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_14_LEN   17
#define HH503_PHY_M_OEC_OS_CAL_FG_14_OFFSET    0
#define HH503_PHY_M_OEC_OS_CAL_FG_14_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_FG_15_LEN   17
#define HH503_PHY_M_OEC_OS_CAL_FG_15_OFFSET    0
#define HH503_PHY_M_OEC_OS_CAL_FG_15_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_0_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_BG_0_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_BG_0_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_1_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_BG_1_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_BG_1_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_2_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_BG_2_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_BG_2_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_3_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_BG_3_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_BG_3_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_4_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_BG_4_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_BG_4_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_5_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_BG_5_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_BG_5_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_6_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_BG_6_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_BG_6_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_7_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_BG_7_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_BG_7_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_8_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_BG_8_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_BG_8_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_9_LEN    17
#define HH503_PHY_M_OEC_OS_CAL_BG_9_OFFSET 0
#define HH503_PHY_M_OEC_OS_CAL_BG_9_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_10_LEN   17
#define HH503_PHY_M_OEC_OS_CAL_BG_10_OFFSET    0
#define HH503_PHY_M_OEC_OS_CAL_BG_10_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_11_LEN   17
#define HH503_PHY_M_OEC_OS_CAL_BG_11_OFFSET    0
#define HH503_PHY_M_OEC_OS_CAL_BG_11_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_12_LEN   17
#define HH503_PHY_M_OEC_OS_CAL_BG_12_OFFSET    0
#define HH503_PHY_M_OEC_OS_CAL_BG_12_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_13_LEN   17
#define HH503_PHY_M_OEC_OS_CAL_BG_13_OFFSET    0
#define HH503_PHY_M_OEC_OS_CAL_BG_13_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_14_LEN   17
#define HH503_PHY_M_OEC_OS_CAL_BG_14_OFFSET    0
#define HH503_PHY_M_OEC_OS_CAL_BG_14_MASK 0x1FFFF
#define HH503_PHY_M_OEC_OS_CAL_BG_15_LEN   17
#define HH503_PHY_M_OEC_OS_CAL_BG_15_OFFSET    0
#define HH503_PHY_M_OEC_OS_CAL_BG_15_MASK 0x1FFFF
#define HH503_PHY_MOEC_CURR_ST_0_LEN   4
#define HH503_PHY_MOEC_CURR_ST_0_OFFSET    0
#define HH503_PHY_MOEC_CURR_ST_0_MASK 0xF
#define HH503_PHY_MOEC_CURR_ST_1_LEN   4
#define HH503_PHY_MOEC_CURR_ST_1_OFFSET    0
#define HH503_PHY_MOEC_CURR_ST_1_MASK 0xF
#define HH503_PHY_MOEC_CURR_ST_2_LEN   4
#define HH503_PHY_MOEC_CURR_ST_2_OFFSET    0
#define HH503_PHY_MOEC_CURR_ST_2_MASK 0xF
#define HH503_PHY_MOEC_CURR_ST_3_LEN   4
#define HH503_PHY_MOEC_CURR_ST_3_OFFSET    0
#define HH503_PHY_MOEC_CURR_ST_3_MASK 0xF
#define HH503_PHY_MOEC_CURR_ST_4_LEN   4
#define HH503_PHY_MOEC_CURR_ST_4_OFFSET    0
#define HH503_PHY_MOEC_CURR_ST_4_MASK 0xF
#define HH503_PHY_MOEC_CURR_ST_5_LEN   4
#define HH503_PHY_MOEC_CURR_ST_5_OFFSET    0
#define HH503_PHY_MOEC_CURR_ST_5_MASK 0xF
#define HH503_PHY_MOEC_CURR_ST_6_LEN   4
#define HH503_PHY_MOEC_CURR_ST_6_OFFSET    0
#define HH503_PHY_MOEC_CURR_ST_6_MASK 0xF
#define HH503_PHY_MOEC_CURR_ST_7_LEN   4
#define HH503_PHY_MOEC_CURR_ST_7_OFFSET    0
#define HH503_PHY_MOEC_CURR_ST_7_MASK 0xF
#define HH503_PHY_MOEC_CURR_ST_8_LEN   4
#define HH503_PHY_MOEC_CURR_ST_8_OFFSET    0
#define HH503_PHY_MOEC_CURR_ST_8_MASK 0xF
#define HH503_PHY_MOEC_CURR_ST_9_LEN   4
#define HH503_PHY_MOEC_CURR_ST_9_OFFSET    0
#define HH503_PHY_MOEC_CURR_ST_9_MASK 0xF
#define HH503_PHY_MOEC_CURR_ST_10_LEN  4
#define HH503_PHY_MOEC_CURR_ST_10_OFFSET   0
#define HH503_PHY_MOEC_CURR_ST_10_MASK 0xF
#define HH503_PHY_MOEC_CURR_ST_11_LEN  4
#define HH503_PHY_MOEC_CURR_ST_11_OFFSET   0
#define HH503_PHY_MOEC_CURR_ST_11_MASK 0xF
#define HH503_PHY_MOEC_CURR_ST_12_LEN  4
#define HH503_PHY_MOEC_CURR_ST_12_OFFSET   0
#define HH503_PHY_MOEC_CURR_ST_12_MASK 0xF
#define HH503_PHY_MOEC_CURR_ST_13_LEN  4
#define HH503_PHY_MOEC_CURR_ST_13_OFFSET   0
#define HH503_PHY_MOEC_CURR_ST_13_MASK 0xF
#define HH503_PHY_MOEC_CURR_ST_14_LEN  4
#define HH503_PHY_MOEC_CURR_ST_14_OFFSET   0
#define HH503_PHY_MOEC_CURR_ST_14_MASK 0xF
#define HH503_PHY_MOEC_CURR_ST_15_LEN  4
#define HH503_PHY_MOEC_CURR_ST_15_OFFSET   0
#define HH503_PHY_MOEC_CURR_ST_15_MASK 0xF
#define HH503_PHY_M_GEC_EN_3_LEN   1
#define HH503_PHY_M_GEC_EN_3_OFFSET    3
#define HH503_PHY_M_GEC_EN_3_MASK 0x8
#define HH503_PHY_M_GEC_EN_2_LEN   1
#define HH503_PHY_M_GEC_EN_2_OFFSET    2
#define HH503_PHY_M_GEC_EN_2_MASK 0x4
#define HH503_PHY_M_GEC_EN_1_LEN   1
#define HH503_PHY_M_GEC_EN_1_OFFSET    1
#define HH503_PHY_M_GEC_EN_1_MASK 0x2
#define HH503_PHY_M_GEC_EN_0_LEN   1
#define HH503_PHY_M_GEC_EN_0_OFFSET    0
#define HH503_PHY_M_GEC_EN_0_MASK 0x1
#define HH503_PHY_M_GEC_ERR3_3_LEN 1
#define HH503_PHY_M_GEC_ERR3_3_OFFSET  31
#define HH503_PHY_M_GEC_ERR3_3_MASK 0x80000000
#define HH503_PHY_M_GEC_ERR3_2_LEN 1
#define HH503_PHY_M_GEC_ERR3_2_OFFSET  30
#define HH503_PHY_M_GEC_ERR3_2_MASK 0x40000000
#define HH503_PHY_M_GEC_ERR3_1_LEN 1
#define HH503_PHY_M_GEC_ERR3_1_OFFSET  29
#define HH503_PHY_M_GEC_ERR3_1_MASK 0x20000000
#define HH503_PHY_M_GEC_ERR3_0_LEN 1
#define HH503_PHY_M_GEC_ERR3_0_OFFSET  28
#define HH503_PHY_M_GEC_ERR3_0_MASK 0x10000000
#define HH503_PHY_M_GEC_ERR2_3_LEN 1
#define HH503_PHY_M_GEC_ERR2_3_OFFSET  27
#define HH503_PHY_M_GEC_ERR2_3_MASK 0x8000000
#define HH503_PHY_M_GEC_ERR2_2_LEN 1
#define HH503_PHY_M_GEC_ERR2_2_OFFSET  26
#define HH503_PHY_M_GEC_ERR2_2_MASK 0x4000000
#define HH503_PHY_M_GEC_ERR2_1_LEN 1
#define HH503_PHY_M_GEC_ERR2_1_OFFSET  25
#define HH503_PHY_M_GEC_ERR2_1_MASK 0x2000000
#define HH503_PHY_M_GEC_ERR2_0_LEN 1
#define HH503_PHY_M_GEC_ERR2_0_OFFSET  24
#define HH503_PHY_M_GEC_ERR2_0_MASK 0x1000000
#define HH503_PHY_M_GEC_ERR1_3_LEN 1
#define HH503_PHY_M_GEC_ERR1_3_OFFSET  23
#define HH503_PHY_M_GEC_ERR1_3_MASK 0x800000
#define HH503_PHY_M_GEC_ERR1_2_LEN 1
#define HH503_PHY_M_GEC_ERR1_2_OFFSET  22
#define HH503_PHY_M_GEC_ERR1_2_MASK 0x400000
#define HH503_PHY_M_GEC_ERR1_1_LEN 1
#define HH503_PHY_M_GEC_ERR1_1_OFFSET  21
#define HH503_PHY_M_GEC_ERR1_1_MASK 0x200000
#define HH503_PHY_M_GEC_ERR1_0_LEN 1
#define HH503_PHY_M_GEC_ERR1_0_OFFSET  20
#define HH503_PHY_M_GEC_ERR1_0_MASK 0x100000
#define HH503_PHY_M_GEC_DONE_3_LEN 1
#define HH503_PHY_M_GEC_DONE_3_OFFSET  19
#define HH503_PHY_M_GEC_DONE_3_MASK 0x80000
#define HH503_PHY_M_GEC_DONE_2_LEN 1
#define HH503_PHY_M_GEC_DONE_2_OFFSET  18
#define HH503_PHY_M_GEC_DONE_2_MASK 0x40000
#define HH503_PHY_M_GEC_DONE_1_LEN 1
#define HH503_PHY_M_GEC_DONE_1_OFFSET  17
#define HH503_PHY_M_GEC_DONE_1_MASK 0x20000
#define HH503_PHY_M_GEC_DONE_0_LEN 1
#define HH503_PHY_M_GEC_DONE_0_OFFSET  16
#define HH503_PHY_M_GEC_DONE_0_MASK 0x10000
#define HH503_PHY_M_GEC_FINISH_CLR_Q_C1_LEN    1
#define HH503_PHY_M_GEC_FINISH_CLR_Q_C1_OFFSET 15
#define HH503_PHY_M_GEC_FINISH_CLR_Q_C1_MASK 0x8000
#define HH503_PHY_M_GEC_FINISH_CLR_I_C1_LEN    1
#define HH503_PHY_M_GEC_FINISH_CLR_I_C1_OFFSET 14
#define HH503_PHY_M_GEC_FINISH_CLR_I_C1_MASK 0x4000
#define HH503_PHY_M_GEC_FINISH_CLR_Q_C0_LEN    1
#define HH503_PHY_M_GEC_FINISH_CLR_Q_C0_OFFSET 13
#define HH503_PHY_M_GEC_FINISH_CLR_Q_C0_MASK 0x2000
#define HH503_PHY_M_GEC_FINISH_CLR_I_C0_LEN    1
#define HH503_PHY_M_GEC_FINISH_CLR_I_C0_OFFSET 12
#define HH503_PHY_M_GEC_FINISH_CLR_I_C0_MASK 0x1000
#define HH503_PHY_MGEC_ABNRM_PRT_LEN   1
#define HH503_PHY_MGEC_ABNRM_PRT_OFFSET    9
#define HH503_PHY_MGEC_ABNRM_PRT_MASK 0x200
#define HH503_PHY_MGEC_COEF_PRT_LEN    1
#define HH503_PHY_MGEC_COEF_PRT_OFFSET 8
#define HH503_PHY_MGEC_COEF_PRT_MASK 0x100
#define HH503_PHY_M_GEC_GAIN_CFG_REFRESH_Q_C1_LEN  1
#define HH503_PHY_M_GEC_GAIN_CFG_REFRESH_Q_C1_OFFSET   3
#define HH503_PHY_M_GEC_GAIN_CFG_REFRESH_Q_C1_MASK 0x8
#define HH503_PHY_M_GEC_GAIN_CFG_REFRESH_I_C1_LEN  1
#define HH503_PHY_M_GEC_GAIN_CFG_REFRESH_I_C1_OFFSET   2
#define HH503_PHY_M_GEC_GAIN_CFG_REFRESH_I_C1_MASK 0x4
#define HH503_PHY_M_GEC_GAIN_CFG_REFRESH_Q_C0_LEN  1
#define HH503_PHY_M_GEC_GAIN_CFG_REFRESH_Q_C0_OFFSET   1
#define HH503_PHY_M_GEC_GAIN_CFG_REFRESH_Q_C0_MASK 0x2
#define HH503_PHY_M_GEC_GAIN_CFG_REFRESH_I_C0_LEN  1
#define HH503_PHY_M_GEC_GAIN_CFG_REFRESH_I_C0_OFFSET   0
#define HH503_PHY_M_GEC_GAIN_CFG_REFRESH_I_C0_MASK 0x1
#define HH503_PHY_M_GEC_GAIN_CFG_0_LEN 16
#define HH503_PHY_M_GEC_GAIN_CFG_0_OFFSET  0
#define HH503_PHY_M_GEC_GAIN_CFG_0_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_1_LEN 16
#define HH503_PHY_M_GEC_GAIN_CFG_1_OFFSET  0
#define HH503_PHY_M_GEC_GAIN_CFG_1_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_2_LEN 16
#define HH503_PHY_M_GEC_GAIN_CFG_2_OFFSET  0
#define HH503_PHY_M_GEC_GAIN_CFG_2_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_3_LEN 16
#define HH503_PHY_M_GEC_GAIN_CFG_3_OFFSET  0
#define HH503_PHY_M_GEC_GAIN_CFG_3_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_4_LEN 16
#define HH503_PHY_M_GEC_GAIN_CFG_4_OFFSET  0
#define HH503_PHY_M_GEC_GAIN_CFG_4_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_5_LEN 16
#define HH503_PHY_M_GEC_GAIN_CFG_5_OFFSET  0
#define HH503_PHY_M_GEC_GAIN_CFG_5_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_6_LEN 16
#define HH503_PHY_M_GEC_GAIN_CFG_6_OFFSET  0
#define HH503_PHY_M_GEC_GAIN_CFG_6_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_7_LEN 16
#define HH503_PHY_M_GEC_GAIN_CFG_7_OFFSET  0
#define HH503_PHY_M_GEC_GAIN_CFG_7_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_8_LEN 16
#define HH503_PHY_M_GEC_GAIN_CFG_8_OFFSET  0
#define HH503_PHY_M_GEC_GAIN_CFG_8_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_9_LEN 16
#define HH503_PHY_M_GEC_GAIN_CFG_9_OFFSET  0
#define HH503_PHY_M_GEC_GAIN_CFG_9_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_10_LEN    16
#define HH503_PHY_M_GEC_GAIN_CFG_10_OFFSET 0
#define HH503_PHY_M_GEC_GAIN_CFG_10_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_11_LEN    16
#define HH503_PHY_M_GEC_GAIN_CFG_11_OFFSET 0
#define HH503_PHY_M_GEC_GAIN_CFG_11_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_12_LEN    16
#define HH503_PHY_M_GEC_GAIN_CFG_12_OFFSET 0
#define HH503_PHY_M_GEC_GAIN_CFG_12_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_13_LEN    16
#define HH503_PHY_M_GEC_GAIN_CFG_13_OFFSET 0
#define HH503_PHY_M_GEC_GAIN_CFG_13_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_14_LEN    16
#define HH503_PHY_M_GEC_GAIN_CFG_14_OFFSET 0
#define HH503_PHY_M_GEC_GAIN_CFG_14_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_15_LEN    16
#define HH503_PHY_M_GEC_GAIN_CFG_15_OFFSET 0
#define HH503_PHY_M_GEC_GAIN_CFG_15_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CFG_MODE_0_LEN    1
#define HH503_PHY_M_GEC_GAIN_CFG_MODE_0_OFFSET 8
#define HH503_PHY_M_GEC_GAIN_CFG_MODE_0_MASK 0x100
#define HH503_PHY_M_GEC_ACC_VOLSEL_0_LEN   3
#define HH503_PHY_M_GEC_ACC_VOLSEL_0_OFFSET    4
#define HH503_PHY_M_GEC_ACC_VOLSEL_0_MASK 0x70
#define HH503_PHY_M_GEC_COEF_0_LEN 2
#define HH503_PHY_M_GEC_COEF_0_OFFSET  2
#define HH503_PHY_M_GEC_COEF_0_MASK 0xC
#define HH503_PHY_M_GEC_MAX_RDSEL_0_LEN    2
#define HH503_PHY_M_GEC_MAX_RDSEL_0_OFFSET 0
#define HH503_PHY_M_GEC_MAX_RDSEL_0_MASK 0x3
#define HH503_PHY_M_GEC_GAIN_CFG_MODE_1_LEN    1
#define HH503_PHY_M_GEC_GAIN_CFG_MODE_1_OFFSET 8
#define HH503_PHY_M_GEC_GAIN_CFG_MODE_1_MASK 0x100
#define HH503_PHY_M_GEC_ACC_VOLSEL_1_LEN   3
#define HH503_PHY_M_GEC_ACC_VOLSEL_1_OFFSET    4
#define HH503_PHY_M_GEC_ACC_VOLSEL_1_MASK 0x70
#define HH503_PHY_M_GEC_COEF_1_LEN 2
#define HH503_PHY_M_GEC_COEF_1_OFFSET  2
#define HH503_PHY_M_GEC_COEF_1_MASK 0xC
#define HH503_PHY_M_GEC_MAX_RDSEL_1_LEN    2
#define HH503_PHY_M_GEC_MAX_RDSEL_1_OFFSET 0
#define HH503_PHY_M_GEC_MAX_RDSEL_1_MASK 0x3
#define HH503_PHY_M_GEC_GAIN_CFG_MODE_2_LEN    1
#define HH503_PHY_M_GEC_GAIN_CFG_MODE_2_OFFSET 8
#define HH503_PHY_M_GEC_GAIN_CFG_MODE_2_MASK 0x100
#define HH503_PHY_M_GEC_ACC_VOLSEL_2_LEN   3
#define HH503_PHY_M_GEC_ACC_VOLSEL_2_OFFSET    4
#define HH503_PHY_M_GEC_ACC_VOLSEL_2_MASK 0x70
#define HH503_PHY_M_GEC_COEF_2_LEN 2
#define HH503_PHY_M_GEC_COEF_2_OFFSET  2
#define HH503_PHY_M_GEC_COEF_2_MASK 0xC
#define HH503_PHY_M_GEC_MAX_RDSEL_2_LEN    2
#define HH503_PHY_M_GEC_MAX_RDSEL_2_OFFSET 0
#define HH503_PHY_M_GEC_MAX_RDSEL_2_MASK 0x3
#define HH503_PHY_M_GEC_GAIN_CFG_MODE_3_LEN    1
#define HH503_PHY_M_GEC_GAIN_CFG_MODE_3_OFFSET 8
#define HH503_PHY_M_GEC_GAIN_CFG_MODE_3_MASK 0x100
#define HH503_PHY_M_GEC_ACC_VOLSEL_3_LEN   3
#define HH503_PHY_M_GEC_ACC_VOLSEL_3_OFFSET    4
#define HH503_PHY_M_GEC_ACC_VOLSEL_3_MASK 0x70
#define HH503_PHY_M_GEC_COEF_3_LEN 2
#define HH503_PHY_M_GEC_COEF_3_OFFSET  2
#define HH503_PHY_M_GEC_COEF_3_MASK 0xC
#define HH503_PHY_M_GEC_MAX_RDSEL_3_LEN    2
#define HH503_PHY_M_GEC_MAX_RDSEL_3_OFFSET 0
#define HH503_PHY_M_GEC_MAX_RDSEL_3_MASK 0x3
#define HH503_PHY_M_GEC_GAIN_CAL_2_0_LEN   16
#define HH503_PHY_M_GEC_GAIN_CAL_2_0_OFFSET    16
#define HH503_PHY_M_GEC_GAIN_CAL_2_0_MASK 0xFFFF0000
#define HH503_PHY_M_GEC_GAIN_CAL_1_0_LEN   16
#define HH503_PHY_M_GEC_GAIN_CAL_1_0_OFFSET    0
#define HH503_PHY_M_GEC_GAIN_CAL_1_0_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CAL_2_1_LEN   16
#define HH503_PHY_M_GEC_GAIN_CAL_2_1_OFFSET    16
#define HH503_PHY_M_GEC_GAIN_CAL_2_1_MASK 0xFFFF0000
#define HH503_PHY_M_GEC_GAIN_CAL_1_1_LEN   16
#define HH503_PHY_M_GEC_GAIN_CAL_1_1_OFFSET    0
#define HH503_PHY_M_GEC_GAIN_CAL_1_1_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CAL_2_2_LEN   16
#define HH503_PHY_M_GEC_GAIN_CAL_2_2_OFFSET    16
#define HH503_PHY_M_GEC_GAIN_CAL_2_2_MASK 0xFFFF0000
#define HH503_PHY_M_GEC_GAIN_CAL_1_2_LEN   16
#define HH503_PHY_M_GEC_GAIN_CAL_1_2_OFFSET    0
#define HH503_PHY_M_GEC_GAIN_CAL_1_2_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CAL_2_3_LEN   16
#define HH503_PHY_M_GEC_GAIN_CAL_2_3_OFFSET    16
#define HH503_PHY_M_GEC_GAIN_CAL_2_3_MASK 0xFFFF0000
#define HH503_PHY_M_GEC_GAIN_CAL_1_3_LEN   16
#define HH503_PHY_M_GEC_GAIN_CAL_1_3_OFFSET    0
#define HH503_PHY_M_GEC_GAIN_CAL_1_3_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CAL_3_0_LEN   16
#define HH503_PHY_M_GEC_GAIN_CAL_3_0_OFFSET    0
#define HH503_PHY_M_GEC_GAIN_CAL_3_0_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CAL_3_1_LEN   16
#define HH503_PHY_M_GEC_GAIN_CAL_3_1_OFFSET    0
#define HH503_PHY_M_GEC_GAIN_CAL_3_1_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CAL_3_2_LEN   16
#define HH503_PHY_M_GEC_GAIN_CAL_3_2_OFFSET    0
#define HH503_PHY_M_GEC_GAIN_CAL_3_2_MASK 0xFFFF
#define HH503_PHY_M_GEC_GAIN_CAL_3_3_LEN   16
#define HH503_PHY_M_GEC_GAIN_CAL_3_3_OFFSET    0
#define HH503_PHY_M_GEC_GAIN_CAL_3_3_MASK 0xFFFF
#define HH503_PHY_MGEC_CURR_ST_0_LEN   5
#define HH503_PHY_MGEC_CURR_ST_0_OFFSET    0
#define HH503_PHY_MGEC_CURR_ST_0_MASK 0x1F
#define HH503_PHY_MGEC_CURR_ST_1_LEN   5
#define HH503_PHY_MGEC_CURR_ST_1_OFFSET    0
#define HH503_PHY_MGEC_CURR_ST_1_MASK 0x1F
#define HH503_PHY_MGEC_CURR_ST_2_LEN   5
#define HH503_PHY_MGEC_CURR_ST_2_OFFSET    0
#define HH503_PHY_MGEC_CURR_ST_2_MASK 0x1F
#define HH503_PHY_MGEC_CURR_ST_3_LEN   5
#define HH503_PHY_MGEC_CURR_ST_3_OFFSET    0
#define HH503_PHY_MGEC_CURR_ST_3_MASK 0x1F
#define HH503_PHY_MGEC_CURR_ST_4_LEN   5
#define HH503_PHY_MGEC_CURR_ST_4_OFFSET    0
#define HH503_PHY_MGEC_CURR_ST_4_MASK 0x1F
#define HH503_PHY_MGEC_CURR_ST_5_LEN   5
#define HH503_PHY_MGEC_CURR_ST_5_OFFSET    0
#define HH503_PHY_MGEC_CURR_ST_5_MASK 0x1F
#define HH503_PHY_MGEC_CURR_ST_6_LEN   5
#define HH503_PHY_MGEC_CURR_ST_6_OFFSET    0
#define HH503_PHY_MGEC_CURR_ST_6_MASK 0x1F
#define HH503_PHY_MGEC_CURR_ST_7_LEN   5
#define HH503_PHY_MGEC_CURR_ST_7_OFFSET    0
#define HH503_PHY_MGEC_CURR_ST_7_MASK 0x1F
#define HH503_PHY_MGEC_CURR_ST_8_LEN   5
#define HH503_PHY_MGEC_CURR_ST_8_OFFSET    0
#define HH503_PHY_MGEC_CURR_ST_8_MASK 0x1F
#define HH503_PHY_MGEC_CURR_ST_9_LEN   5
#define HH503_PHY_MGEC_CURR_ST_9_OFFSET    0
#define HH503_PHY_MGEC_CURR_ST_9_MASK 0x1F
#define HH503_PHY_MGEC_CURR_ST_10_LEN  5
#define HH503_PHY_MGEC_CURR_ST_10_OFFSET   0
#define HH503_PHY_MGEC_CURR_ST_10_MASK 0x1F
#define HH503_PHY_MGEC_CURR_ST_11_LEN  5
#define HH503_PHY_MGEC_CURR_ST_11_OFFSET   0
#define HH503_PHY_MGEC_CURR_ST_11_MASK 0x1F
#define HH503_PHY_MGEC_CURR_ST_12_LEN  5
#define HH503_PHY_MGEC_CURR_ST_12_OFFSET   0
#define HH503_PHY_MGEC_CURR_ST_12_MASK 0x1F
#define HH503_PHY_MGEC_CURR_ST_13_LEN  5
#define HH503_PHY_MGEC_CURR_ST_13_OFFSET   0
#define HH503_PHY_MGEC_CURR_ST_13_MASK 0x1F
#define HH503_PHY_MGEC_CURR_ST_14_LEN  5
#define HH503_PHY_MGEC_CURR_ST_14_OFFSET   0
#define HH503_PHY_MGEC_CURR_ST_14_MASK 0x1F
#define HH503_PHY_MGEC_CURR_ST_15_LEN  5
#define HH503_PHY_MGEC_CURR_ST_15_OFFSET   0
#define HH503_PHY_MGEC_CURR_ST_15_MASK 0x1F
#define HH503_PHY_ADC_GLITCH_THR_CH0_Q_LEN 9
#define HH503_PHY_ADC_GLITCH_THR_CH0_Q_OFFSET  20
#define HH503_PHY_ADC_GLITCH_THR_CH0_Q_MASK 0x1FF00000
#define HH503_PHY_ADC_GLITCH_TEST_EN_CH0_Q_LEN 1
#define HH503_PHY_ADC_GLITCH_TEST_EN_CH0_Q_OFFSET  16
#define HH503_PHY_ADC_GLITCH_TEST_EN_CH0_Q_MASK 0x10000
#define HH503_PHY_ADC_GLITCH_THR_CH0_I_LEN 9
#define HH503_PHY_ADC_GLITCH_THR_CH0_I_OFFSET  4
#define HH503_PHY_ADC_GLITCH_THR_CH0_I_MASK 0x1FF0
#define HH503_PHY_ADC_GLITCH_TEST_EN_CH0_I_LEN 1
#define HH503_PHY_ADC_GLITCH_TEST_EN_CH0_I_OFFSET  0
#define HH503_PHY_ADC_GLITCH_TEST_EN_CH0_I_MASK 0x1
#define HH503_PHY_ADC_GLITCH_DONE_CH0_Q_LEN    1
#define HH503_PHY_ADC_GLITCH_DONE_CH0_Q_OFFSET 28
#define HH503_PHY_ADC_GLITCH_DONE_CH0_Q_MASK 0x10000000
#define HH503_PHY_ADC_GLITCH_NUM_CH0_Q_LEN 12
#define HH503_PHY_ADC_GLITCH_NUM_CH0_Q_OFFSET  16
#define HH503_PHY_ADC_GLITCH_NUM_CH0_Q_MASK 0xFFF0000
#define HH503_PHY_ADC_GLITCH_DONE_CH0_I_LEN    1
#define HH503_PHY_ADC_GLITCH_DONE_CH0_I_OFFSET 12
#define HH503_PHY_ADC_GLITCH_DONE_CH0_I_MASK 0x1000
#define HH503_PHY_ADC_GLITCH_NUM_CH0_I_LEN 12
#define HH503_PHY_ADC_GLITCH_NUM_CH0_I_OFFSET  0
#define HH503_PHY_ADC_GLITCH_NUM_CH0_I_MASK 0xFFF
#define HH503_PHY_ADC_GLITCH_CNT_CH0_I_LEN 32
#define HH503_PHY_ADC_GLITCH_CNT_CH0_I_OFFSET  0
#define HH503_PHY_ADC_GLITCH_CNT_CH0_I_MASK 0xFFFFFFFF
#define HH503_PHY_ADC_GLITCH_CNT_CH0_Q_LEN 32
#define HH503_PHY_ADC_GLITCH_CNT_CH0_Q_OFFSET  0
#define HH503_PHY_ADC_GLITCH_CNT_CH0_Q_MASK 0xFFFFFFFF
#define HH503_PHY_ADC_GLITCH_THR_CH1_Q_LEN 9
#define HH503_PHY_ADC_GLITCH_THR_CH1_Q_OFFSET  20
#define HH503_PHY_ADC_GLITCH_THR_CH1_Q_MASK 0x1FF00000
#define HH503_PHY_ADC_GLITCH_TEST_EN_CH1_Q_LEN 1
#define HH503_PHY_ADC_GLITCH_TEST_EN_CH1_Q_OFFSET  16
#define HH503_PHY_ADC_GLITCH_TEST_EN_CH1_Q_MASK 0x10000
#define HH503_PHY_ADC_GLITCH_THR_CH1_I_LEN 9
#define HH503_PHY_ADC_GLITCH_THR_CH1_I_OFFSET  4
#define HH503_PHY_ADC_GLITCH_THR_CH1_I_MASK 0x1FF0
#define HH503_PHY_ADC_GLITCH_TEST_EN_CH1_I_LEN 1
#define HH503_PHY_ADC_GLITCH_TEST_EN_CH1_I_OFFSET  0
#define HH503_PHY_ADC_GLITCH_TEST_EN_CH1_I_MASK 0x1
#define HH503_PHY_ADC_GLITCH_DONE_CH1_Q_LEN    1
#define HH503_PHY_ADC_GLITCH_DONE_CH1_Q_OFFSET 28
#define HH503_PHY_ADC_GLITCH_DONE_CH1_Q_MASK 0x10000000
#define HH503_PHY_ADC_GLITCH_NUM_CH1_Q_LEN 12
#define HH503_PHY_ADC_GLITCH_NUM_CH1_Q_OFFSET  16
#define HH503_PHY_ADC_GLITCH_NUM_CH1_Q_MASK 0xFFF0000
#define HH503_PHY_ADC_GLITCH_DONE_CH1_I_LEN    1
#define HH503_PHY_ADC_GLITCH_DONE_CH1_I_OFFSET 12
#define HH503_PHY_ADC_GLITCH_DONE_CH1_I_MASK 0x1000
#define HH503_PHY_ADC_GLITCH_NUM_CH1_I_LEN 12
#define HH503_PHY_ADC_GLITCH_NUM_CH1_I_OFFSET  0
#define HH503_PHY_ADC_GLITCH_NUM_CH1_I_MASK 0xFFF
#define HH503_PHY_ADC_GLITCH_CNT_CH1_I_LEN 32
#define HH503_PHY_ADC_GLITCH_CNT_CH1_I_OFFSET  0
#define HH503_PHY_ADC_GLITCH_CNT_CH1_I_MASK 0xFFFFFFFF
#define HH503_PHY_ADC_GLITCH_CNT_CH1_Q_LEN 32
#define HH503_PHY_ADC_GLITCH_CNT_CH1_Q_OFFSET  0
#define HH503_PHY_ADC_GLITCH_CNT_CH1_Q_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_ADC_IQ_EXCHANGE_CH1_LEN  1
#define HH503_PHY_ABB_ADC_IQ_EXCHANGE_CH1_OFFSET   3
#define HH503_PHY_ABB_ADC_IQ_EXCHANGE_CH1_MASK 0x8
#define HH503_PHY_ABB_DAC_IQ_EXCHANGE_CH1_LEN  1
#define HH503_PHY_ABB_DAC_IQ_EXCHANGE_CH1_OFFSET   2
#define HH503_PHY_ABB_DAC_IQ_EXCHANGE_CH1_MASK 0x4
#define HH503_PHY_ABB_ADC_IQ_EXCHANGE_CH0_LEN  1
#define HH503_PHY_ABB_ADC_IQ_EXCHANGE_CH0_OFFSET   1
#define HH503_PHY_ABB_ADC_IQ_EXCHANGE_CH0_MASK 0x2
#define HH503_PHY_ABB_DAC_IQ_EXCHANGE_CH0_LEN  1
#define HH503_PHY_ABB_DAC_IQ_EXCHANGE_CH0_OFFSET   0
#define HH503_PHY_ABB_DAC_IQ_EXCHANGE_CH0_MASK 0x1
#define HH503_PHY_SOFT_SUBCLK_CTRL_VLD_LEN 1
#define HH503_PHY_SOFT_SUBCLK_CTRL_VLD_OFFSET  6
#define HH503_PHY_SOFT_SUBCLK_CTRL_VLD_MASK 0x40
#define HH503_PHY_ABB_WL_SUBCLK_CTRL_SW_LEN    2
#define HH503_PHY_ABB_WL_SUBCLK_CTRL_SW_OFFSET 4
#define HH503_PHY_ABB_WL_SUBCLK_CTRL_SW_MASK 0x30
#define HH503_PHY_ABB_WL_SUBCLK_CTRL_EN_LEN    1
#define HH503_PHY_ABB_WL_SUBCLK_CTRL_EN_OFFSET 3
#define HH503_PHY_ABB_WL_SUBCLK_CTRL_EN_MASK 0x8
#define HH503_PHY_ABB_WL_DC_INPUT_EN_LEN   1
#define HH503_PHY_ABB_WL_DC_INPUT_EN_OFFSET    2
#define HH503_PHY_ABB_WL_DC_INPUT_EN_MASK 0x4
#define HH503_PHY_DPD_DATA_OUTPUT_EN_LEN   1
#define HH503_PHY_DPD_DATA_OUTPUT_EN_OFFSET    1
#define HH503_PHY_DPD_DATA_OUTPUT_EN_MASK 0x2
#define HH503_PHY_WIFI_DATA_OUTPUT_EN_LEN  1
#define HH503_PHY_WIFI_DATA_OUTPUT_EN_OFFSET   0
#define HH503_PHY_WIFI_DATA_OUTPUT_EN_MASK 0x1
#define HH503_PHY_ADC_DPD_4TO1_FIFO_STS_CLR_LEN    1
#define HH503_PHY_ADC_DPD_4TO1_FIFO_STS_CLR_OFFSET 1
#define HH503_PHY_ADC_DPD_4TO1_FIFO_STS_CLR_MASK 0x2
#define HH503_PHY_ADC_4TO1_FIFO_STS_CLR_LEN    1
#define HH503_PHY_ADC_4TO1_FIFO_STS_CLR_OFFSET 0
#define HH503_PHY_ADC_4TO1_FIFO_STS_CLR_MASK 0x1
#define HH503_PHY_ADC3_FIFO_FULL_STK_CH1_Q_LEN 1
#define HH503_PHY_ADC3_FIFO_FULL_STK_CH1_Q_OFFSET  31
#define HH503_PHY_ADC3_FIFO_FULL_STK_CH1_Q_MASK 0x80000000
#define HH503_PHY_ADC2_FIFO_FULL_STK_CH1_Q_LEN 1
#define HH503_PHY_ADC2_FIFO_FULL_STK_CH1_Q_OFFSET  30
#define HH503_PHY_ADC2_FIFO_FULL_STK_CH1_Q_MASK 0x40000000
#define HH503_PHY_ADC1_FIFO_FULL_STK_CH1_Q_LEN 1
#define HH503_PHY_ADC1_FIFO_FULL_STK_CH1_Q_OFFSET  29
#define HH503_PHY_ADC1_FIFO_FULL_STK_CH1_Q_MASK 0x20000000
#define HH503_PHY_ADC0_FIFO_FULL_STK_CH1_Q_LEN 1
#define HH503_PHY_ADC0_FIFO_FULL_STK_CH1_Q_OFFSET  28
#define HH503_PHY_ADC0_FIFO_FULL_STK_CH1_Q_MASK 0x10000000
#define HH503_PHY_ADC3_FIFO_FULL_STK_CH1_I_LEN 1
#define HH503_PHY_ADC3_FIFO_FULL_STK_CH1_I_OFFSET  27
#define HH503_PHY_ADC3_FIFO_FULL_STK_CH1_I_MASK 0x8000000
#define HH503_PHY_ADC2_FIFO_FULL_STK_CH1_I_LEN 1
#define HH503_PHY_ADC2_FIFO_FULL_STK_CH1_I_OFFSET  26
#define HH503_PHY_ADC2_FIFO_FULL_STK_CH1_I_MASK 0x4000000
#define HH503_PHY_ADC1_FIFO_FULL_STK_CH1_I_LEN 1
#define HH503_PHY_ADC1_FIFO_FULL_STK_CH1_I_OFFSET  25
#define HH503_PHY_ADC1_FIFO_FULL_STK_CH1_I_MASK 0x2000000
#define HH503_PHY_ADC0_FIFO_FULL_STK_CH1_I_LEN 1
#define HH503_PHY_ADC0_FIFO_FULL_STK_CH1_I_OFFSET  24
#define HH503_PHY_ADC0_FIFO_FULL_STK_CH1_I_MASK 0x1000000
#define HH503_PHY_ADC3_FIFO_FULL_STK_CH0_Q_LEN 1
#define HH503_PHY_ADC3_FIFO_FULL_STK_CH0_Q_OFFSET  23
#define HH503_PHY_ADC3_FIFO_FULL_STK_CH0_Q_MASK 0x800000
#define HH503_PHY_ADC2_FIFO_FULL_STK_CH0_Q_LEN 1
#define HH503_PHY_ADC2_FIFO_FULL_STK_CH0_Q_OFFSET  22
#define HH503_PHY_ADC2_FIFO_FULL_STK_CH0_Q_MASK 0x400000
#define HH503_PHY_ADC1_FIFO_FULL_STK_CH0_Q_LEN 1
#define HH503_PHY_ADC1_FIFO_FULL_STK_CH0_Q_OFFSET  21
#define HH503_PHY_ADC1_FIFO_FULL_STK_CH0_Q_MASK 0x200000
#define HH503_PHY_ADC0_FIFO_FULL_STK_CH0_Q_LEN 1
#define HH503_PHY_ADC0_FIFO_FULL_STK_CH0_Q_OFFSET  20
#define HH503_PHY_ADC0_FIFO_FULL_STK_CH0_Q_MASK 0x100000
#define HH503_PHY_ADC3_FIFO_FULL_STK_CH0_I_LEN 1
#define HH503_PHY_ADC3_FIFO_FULL_STK_CH0_I_OFFSET  19
#define HH503_PHY_ADC3_FIFO_FULL_STK_CH0_I_MASK 0x80000
#define HH503_PHY_ADC2_FIFO_FULL_STK_CH0_I_LEN 1
#define HH503_PHY_ADC2_FIFO_FULL_STK_CH0_I_OFFSET  18
#define HH503_PHY_ADC2_FIFO_FULL_STK_CH0_I_MASK 0x40000
#define HH503_PHY_ADC1_FIFO_FULL_STK_CH0_I_LEN 1
#define HH503_PHY_ADC1_FIFO_FULL_STK_CH0_I_OFFSET  17
#define HH503_PHY_ADC1_FIFO_FULL_STK_CH0_I_MASK 0x20000
#define HH503_PHY_ADC0_FIFO_FULL_STK_CH0_I_LEN 1
#define HH503_PHY_ADC0_FIFO_FULL_STK_CH0_I_OFFSET  16
#define HH503_PHY_ADC0_FIFO_FULL_STK_CH0_I_MASK 0x10000
#define HH503_PHY_ADC3_FIFO_FULL_CH1_Q_LEN 1
#define HH503_PHY_ADC3_FIFO_FULL_CH1_Q_OFFSET  15
#define HH503_PHY_ADC3_FIFO_FULL_CH1_Q_MASK 0x8000
#define HH503_PHY_ADC2_FIFO_FULL_CH1_Q_LEN 1
#define HH503_PHY_ADC2_FIFO_FULL_CH1_Q_OFFSET  14
#define HH503_PHY_ADC2_FIFO_FULL_CH1_Q_MASK 0x4000
#define HH503_PHY_ADC1_FIFO_FULL_CH1_Q_LEN 1
#define HH503_PHY_ADC1_FIFO_FULL_CH1_Q_OFFSET  13
#define HH503_PHY_ADC1_FIFO_FULL_CH1_Q_MASK 0x2000
#define HH503_PHY_ADC0_FIFO_FULL_CH1_Q_LEN 1
#define HH503_PHY_ADC0_FIFO_FULL_CH1_Q_OFFSET  12
#define HH503_PHY_ADC0_FIFO_FULL_CH1_Q_MASK 0x1000
#define HH503_PHY_ADC3_FIFO_FULL_CH1_I_LEN 1
#define HH503_PHY_ADC3_FIFO_FULL_CH1_I_OFFSET  11
#define HH503_PHY_ADC3_FIFO_FULL_CH1_I_MASK 0x800
#define HH503_PHY_ADC2_FIFO_FULL_CH1_I_LEN 1
#define HH503_PHY_ADC2_FIFO_FULL_CH1_I_OFFSET  10
#define HH503_PHY_ADC2_FIFO_FULL_CH1_I_MASK 0x400
#define HH503_PHY_ADC1_FIFO_FULL_CH1_I_LEN 1
#define HH503_PHY_ADC1_FIFO_FULL_CH1_I_OFFSET  9
#define HH503_PHY_ADC1_FIFO_FULL_CH1_I_MASK 0x200
#define HH503_PHY_ADC0_FIFO_FULL_CH1_I_LEN 1
#define HH503_PHY_ADC0_FIFO_FULL_CH1_I_OFFSET  8
#define HH503_PHY_ADC0_FIFO_FULL_CH1_I_MASK 0x100
#define HH503_PHY_ADC3_FIFO_FULL_CH0_Q_LEN 1
#define HH503_PHY_ADC3_FIFO_FULL_CH0_Q_OFFSET  7
#define HH503_PHY_ADC3_FIFO_FULL_CH0_Q_MASK 0x80
#define HH503_PHY_ADC2_FIFO_FULL_CH0_Q_LEN 1
#define HH503_PHY_ADC2_FIFO_FULL_CH0_Q_OFFSET  6
#define HH503_PHY_ADC2_FIFO_FULL_CH0_Q_MASK 0x40
#define HH503_PHY_ADC1_FIFO_FULL_CH0_Q_LEN 1
#define HH503_PHY_ADC1_FIFO_FULL_CH0_Q_OFFSET  5
#define HH503_PHY_ADC1_FIFO_FULL_CH0_Q_MASK 0x20
#define HH503_PHY_ADC0_FIFO_FULL_CH0_Q_LEN 1
#define HH503_PHY_ADC0_FIFO_FULL_CH0_Q_OFFSET  4
#define HH503_PHY_ADC0_FIFO_FULL_CH0_Q_MASK 0x10
#define HH503_PHY_ADC3_FIFO_FULL_CH0_I_LEN 1
#define HH503_PHY_ADC3_FIFO_FULL_CH0_I_OFFSET  3
#define HH503_PHY_ADC3_FIFO_FULL_CH0_I_MASK 0x8
#define HH503_PHY_ADC2_FIFO_FULL_CH0_I_LEN 1
#define HH503_PHY_ADC2_FIFO_FULL_CH0_I_OFFSET  2
#define HH503_PHY_ADC2_FIFO_FULL_CH0_I_MASK 0x4
#define HH503_PHY_ADC1_FIFO_FULL_CH0_I_LEN 1
#define HH503_PHY_ADC1_FIFO_FULL_CH0_I_OFFSET  1
#define HH503_PHY_ADC1_FIFO_FULL_CH0_I_MASK 0x2
#define HH503_PHY_ADC0_FIFO_FULL_CH0_I_LEN 1
#define HH503_PHY_ADC0_FIFO_FULL_CH0_I_OFFSET  0
#define HH503_PHY_ADC0_FIFO_FULL_CH0_I_MASK 0x1
#define HH503_PHY_ADC3_FIFO_EMPTY_STK_CH1_Q_LEN    1
#define HH503_PHY_ADC3_FIFO_EMPTY_STK_CH1_Q_OFFSET 31
#define HH503_PHY_ADC3_FIFO_EMPTY_STK_CH1_Q_MASK 0x80000000
#define HH503_PHY_ADC2_FIFO_EMPTY_STK_CH1_Q_LEN    1
#define HH503_PHY_ADC2_FIFO_EMPTY_STK_CH1_Q_OFFSET 30
#define HH503_PHY_ADC2_FIFO_EMPTY_STK_CH1_Q_MASK 0x40000000
#define HH503_PHY_ADC1_FIFO_EMPTY_STK_CH1_Q_LEN    1
#define HH503_PHY_ADC1_FIFO_EMPTY_STK_CH1_Q_OFFSET 29
#define HH503_PHY_ADC1_FIFO_EMPTY_STK_CH1_Q_MASK 0x20000000
#define HH503_PHY_ADC0_FIFO_EMPTY_STK_CH1_Q_LEN    1
#define HH503_PHY_ADC0_FIFO_EMPTY_STK_CH1_Q_OFFSET 28
#define HH503_PHY_ADC0_FIFO_EMPTY_STK_CH1_Q_MASK 0x10000000
#define HH503_PHY_ADC3_FIFO_EMPTY_STK_CH1_I_LEN    1
#define HH503_PHY_ADC3_FIFO_EMPTY_STK_CH1_I_OFFSET 27
#define HH503_PHY_ADC3_FIFO_EMPTY_STK_CH1_I_MASK 0x8000000
#define HH503_PHY_ADC2_FIFO_EMPTY_STK_CH1_I_LEN    1
#define HH503_PHY_ADC2_FIFO_EMPTY_STK_CH1_I_OFFSET 26
#define HH503_PHY_ADC2_FIFO_EMPTY_STK_CH1_I_MASK 0x4000000
#define HH503_PHY_ADC1_FIFO_EMPTY_STK_CH1_I_LEN    1
#define HH503_PHY_ADC1_FIFO_EMPTY_STK_CH1_I_OFFSET 25
#define HH503_PHY_ADC1_FIFO_EMPTY_STK_CH1_I_MASK 0x2000000
#define HH503_PHY_ADC0_FIFO_EMPTY_STK_CH1_I_LEN    1
#define HH503_PHY_ADC0_FIFO_EMPTY_STK_CH1_I_OFFSET 24
#define HH503_PHY_ADC0_FIFO_EMPTY_STK_CH1_I_MASK 0x1000000
#define HH503_PHY_ADC3_FIFO_EMPTY_STK_CH0_Q_LEN    1
#define HH503_PHY_ADC3_FIFO_EMPTY_STK_CH0_Q_OFFSET 23
#define HH503_PHY_ADC3_FIFO_EMPTY_STK_CH0_Q_MASK 0x800000
#define HH503_PHY_ADC2_FIFO_EMPTY_STK_CH0_Q_LEN    1
#define HH503_PHY_ADC2_FIFO_EMPTY_STK_CH0_Q_OFFSET 22
#define HH503_PHY_ADC2_FIFO_EMPTY_STK_CH0_Q_MASK 0x400000
#define HH503_PHY_ADC1_FIFO_EMPTY_STK_CH0_Q_LEN    1
#define HH503_PHY_ADC1_FIFO_EMPTY_STK_CH0_Q_OFFSET 21
#define HH503_PHY_ADC1_FIFO_EMPTY_STK_CH0_Q_MASK 0x200000
#define HH503_PHY_ADC0_FIFO_EMPTY_STK_CH0_Q_LEN    1
#define HH503_PHY_ADC0_FIFO_EMPTY_STK_CH0_Q_OFFSET 20
#define HH503_PHY_ADC0_FIFO_EMPTY_STK_CH0_Q_MASK 0x100000
#define HH503_PHY_ADC3_FIFO_EMPTY_STK_CH0_I_LEN    1
#define HH503_PHY_ADC3_FIFO_EMPTY_STK_CH0_I_OFFSET 19
#define HH503_PHY_ADC3_FIFO_EMPTY_STK_CH0_I_MASK 0x80000
#define HH503_PHY_ADC2_FIFO_EMPTY_STK_CH0_I_LEN    1
#define HH503_PHY_ADC2_FIFO_EMPTY_STK_CH0_I_OFFSET 18
#define HH503_PHY_ADC2_FIFO_EMPTY_STK_CH0_I_MASK 0x40000
#define HH503_PHY_ADC1_FIFO_EMPTY_STK_CH0_I_LEN    1
#define HH503_PHY_ADC1_FIFO_EMPTY_STK_CH0_I_OFFSET 17
#define HH503_PHY_ADC1_FIFO_EMPTY_STK_CH0_I_MASK 0x20000
#define HH503_PHY_ADC0_FIFO_EMPTY_STK_CH0_I_LEN    1
#define HH503_PHY_ADC0_FIFO_EMPTY_STK_CH0_I_OFFSET 16
#define HH503_PHY_ADC0_FIFO_EMPTY_STK_CH0_I_MASK 0x10000
#define HH503_PHY_ADC3_FIFO_EMPTY_CH1_Q_LEN    1
#define HH503_PHY_ADC3_FIFO_EMPTY_CH1_Q_OFFSET 15
#define HH503_PHY_ADC3_FIFO_EMPTY_CH1_Q_MASK 0x8000
#define HH503_PHY_ADC2_FIFO_EMPTY_CH1_Q_LEN    1
#define HH503_PHY_ADC2_FIFO_EMPTY_CH1_Q_OFFSET 14
#define HH503_PHY_ADC2_FIFO_EMPTY_CH1_Q_MASK 0x4000
#define HH503_PHY_ADC1_FIFO_EMPTY_CH1_Q_LEN    1
#define HH503_PHY_ADC1_FIFO_EMPTY_CH1_Q_OFFSET 13
#define HH503_PHY_ADC1_FIFO_EMPTY_CH1_Q_MASK 0x2000
#define HH503_PHY_ADC0_FIFO_EMPTY_CH1_Q_LEN    1
#define HH503_PHY_ADC0_FIFO_EMPTY_CH1_Q_OFFSET 12
#define HH503_PHY_ADC0_FIFO_EMPTY_CH1_Q_MASK 0x1000
#define HH503_PHY_ADC3_FIFO_EMPTY_CH1_I_LEN    1
#define HH503_PHY_ADC3_FIFO_EMPTY_CH1_I_OFFSET 11
#define HH503_PHY_ADC3_FIFO_EMPTY_CH1_I_MASK 0x800
#define HH503_PHY_ADC2_FIFO_EMPTY_CH1_I_LEN    1
#define HH503_PHY_ADC2_FIFO_EMPTY_CH1_I_OFFSET 10
#define HH503_PHY_ADC2_FIFO_EMPTY_CH1_I_MASK 0x400
#define HH503_PHY_ADC1_FIFO_EMPTY_CH1_I_LEN    1
#define HH503_PHY_ADC1_FIFO_EMPTY_CH1_I_OFFSET 9
#define HH503_PHY_ADC1_FIFO_EMPTY_CH1_I_MASK 0x200
#define HH503_PHY_ADC0_FIFO_EMPTY_CH1_I_LEN    1
#define HH503_PHY_ADC0_FIFO_EMPTY_CH1_I_OFFSET 8
#define HH503_PHY_ADC0_FIFO_EMPTY_CH1_I_MASK 0x100
#define HH503_PHY_ADC3_FIFO_EMPTY_CH0_Q_LEN    1
#define HH503_PHY_ADC3_FIFO_EMPTY_CH0_Q_OFFSET 7
#define HH503_PHY_ADC3_FIFO_EMPTY_CH0_Q_MASK 0x80
#define HH503_PHY_ADC2_FIFO_EMPTY_CH0_Q_LEN    1
#define HH503_PHY_ADC2_FIFO_EMPTY_CH0_Q_OFFSET 6
#define HH503_PHY_ADC2_FIFO_EMPTY_CH0_Q_MASK 0x40
#define HH503_PHY_ADC1_FIFO_EMPTY_CH0_Q_LEN    1
#define HH503_PHY_ADC1_FIFO_EMPTY_CH0_Q_OFFSET 5
#define HH503_PHY_ADC1_FIFO_EMPTY_CH0_Q_MASK 0x20
#define HH503_PHY_ADC0_FIFO_EMPTY_CH0_Q_LEN    1
#define HH503_PHY_ADC0_FIFO_EMPTY_CH0_Q_OFFSET 4
#define HH503_PHY_ADC0_FIFO_EMPTY_CH0_Q_MASK 0x10
#define HH503_PHY_ADC3_FIFO_EMPTY_CH0_I_LEN    1
#define HH503_PHY_ADC3_FIFO_EMPTY_CH0_I_OFFSET 3
#define HH503_PHY_ADC3_FIFO_EMPTY_CH0_I_MASK 0x8
#define HH503_PHY_ADC2_FIFO_EMPTY_CH0_I_LEN    1
#define HH503_PHY_ADC2_FIFO_EMPTY_CH0_I_OFFSET 2
#define HH503_PHY_ADC2_FIFO_EMPTY_CH0_I_MASK 0x4
#define HH503_PHY_ADC1_FIFO_EMPTY_CH0_I_LEN    1
#define HH503_PHY_ADC1_FIFO_EMPTY_CH0_I_OFFSET 1
#define HH503_PHY_ADC1_FIFO_EMPTY_CH0_I_MASK 0x2
#define HH503_PHY_ADC0_FIFO_EMPTY_CH0_I_LEN    1
#define HH503_PHY_ADC0_FIFO_EMPTY_CH0_I_OFFSET 0
#define HH503_PHY_ADC0_FIFO_EMPTY_CH0_I_MASK 0x1
#define HH503_PHY_ADC3_FIFO_AL_EMPTY_CH1_Q_LEN 1
#define HH503_PHY_ADC3_FIFO_AL_EMPTY_CH1_Q_OFFSET  15
#define HH503_PHY_ADC3_FIFO_AL_EMPTY_CH1_Q_MASK 0x8000
#define HH503_PHY_ADC2_FIFO_AL_EMPTY_CH1_Q_LEN 1
#define HH503_PHY_ADC2_FIFO_AL_EMPTY_CH1_Q_OFFSET  14
#define HH503_PHY_ADC2_FIFO_AL_EMPTY_CH1_Q_MASK 0x4000
#define HH503_PHY_ADC1_FIFO_AL_EMPTY_CH1_Q_LEN 1
#define HH503_PHY_ADC1_FIFO_AL_EMPTY_CH1_Q_OFFSET  13
#define HH503_PHY_ADC1_FIFO_AL_EMPTY_CH1_Q_MASK 0x2000
#define HH503_PHY_ADC0_FIFO_AL_EMPTY_CH1_Q_LEN 1
#define HH503_PHY_ADC0_FIFO_AL_EMPTY_CH1_Q_OFFSET  12
#define HH503_PHY_ADC0_FIFO_AL_EMPTY_CH1_Q_MASK 0x1000
#define HH503_PHY_ADC3_FIFO_AL_EMPTY_CH1_I_LEN 1
#define HH503_PHY_ADC3_FIFO_AL_EMPTY_CH1_I_OFFSET  11
#define HH503_PHY_ADC3_FIFO_AL_EMPTY_CH1_I_MASK 0x800
#define HH503_PHY_ADC2_FIFO_AL_EMPTY_CH1_I_LEN 1
#define HH503_PHY_ADC2_FIFO_AL_EMPTY_CH1_I_OFFSET  10
#define HH503_PHY_ADC2_FIFO_AL_EMPTY_CH1_I_MASK 0x400
#define HH503_PHY_ADC1_FIFO_AL_EMPTY_CH1_I_LEN 1
#define HH503_PHY_ADC1_FIFO_AL_EMPTY_CH1_I_OFFSET  9
#define HH503_PHY_ADC1_FIFO_AL_EMPTY_CH1_I_MASK 0x200
#define HH503_PHY_ADC0_FIFO_AL_EMPTY_CH1_I_LEN 1
#define HH503_PHY_ADC0_FIFO_AL_EMPTY_CH1_I_OFFSET  8
#define HH503_PHY_ADC0_FIFO_AL_EMPTY_CH1_I_MASK 0x100
#define HH503_PHY_ADC3_FIFO_AL_EMPTY_CH0_Q_LEN 1
#define HH503_PHY_ADC3_FIFO_AL_EMPTY_CH0_Q_OFFSET  7
#define HH503_PHY_ADC3_FIFO_AL_EMPTY_CH0_Q_MASK 0x80
#define HH503_PHY_ADC2_FIFO_AL_EMPTY_CH0_Q_LEN 1
#define HH503_PHY_ADC2_FIFO_AL_EMPTY_CH0_Q_OFFSET  6
#define HH503_PHY_ADC2_FIFO_AL_EMPTY_CH0_Q_MASK 0x40
#define HH503_PHY_ADC1_FIFO_AL_EMPTY_CH0_Q_LEN 1
#define HH503_PHY_ADC1_FIFO_AL_EMPTY_CH0_Q_OFFSET  5
#define HH503_PHY_ADC1_FIFO_AL_EMPTY_CH0_Q_MASK 0x20
#define HH503_PHY_ADC0_FIFO_AL_EMPTY_CH0_Q_LEN 1
#define HH503_PHY_ADC0_FIFO_AL_EMPTY_CH0_Q_OFFSET  4
#define HH503_PHY_ADC0_FIFO_AL_EMPTY_CH0_Q_MASK 0x10
#define HH503_PHY_ADC3_FIFO_AL_EMPTY_CH0_I_LEN 1
#define HH503_PHY_ADC3_FIFO_AL_EMPTY_CH0_I_OFFSET  3
#define HH503_PHY_ADC3_FIFO_AL_EMPTY_CH0_I_MASK 0x8
#define HH503_PHY_ADC2_FIFO_AL_EMPTY_CH0_I_LEN 1
#define HH503_PHY_ADC2_FIFO_AL_EMPTY_CH0_I_OFFSET  2
#define HH503_PHY_ADC2_FIFO_AL_EMPTY_CH0_I_MASK 0x4
#define HH503_PHY_ADC1_FIFO_AL_EMPTY_CH0_I_LEN 1
#define HH503_PHY_ADC1_FIFO_AL_EMPTY_CH0_I_OFFSET  1
#define HH503_PHY_ADC1_FIFO_AL_EMPTY_CH0_I_MASK 0x2
#define HH503_PHY_ADC0_FIFO_AL_EMPTY_CH0_I_LEN 1
#define HH503_PHY_ADC0_FIFO_AL_EMPTY_CH0_I_OFFSET  0
#define HH503_PHY_ADC0_FIFO_AL_EMPTY_CH0_I_MASK 0x1
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_DPD_LEN   1
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_DPD_OFFSET    5
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_DPD_MASK 0x20
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_CH1_LEN   1
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_CH1_OFFSET    4
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_CH1_MASK 0x10
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_CH0_LEN   1
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_CH0_OFFSET    3
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_CH0_MASK 0x8
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_DPD_MAN_LEN   1
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_DPD_MAN_OFFSET    2
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_DPD_MAN_MASK 0x4
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_CH1_MAN_LEN   1
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_CH1_MAN_OFFSET    1
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_CH1_MAN_MASK 0x2
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_CH0_MAN_LEN   1
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_CH0_MAN_OFFSET    0
#define HH503_PHY_ADC_4TO1_OUTPUT_EN_CH0_MAN_MASK 0x1
#define HH503_PHY_ADC3_DPD_FIFO_FULL_STK_CH1_Q_LEN 1
#define HH503_PHY_ADC3_DPD_FIFO_FULL_STK_CH1_Q_OFFSET  31
#define HH503_PHY_ADC3_DPD_FIFO_FULL_STK_CH1_Q_MASK 0x80000000
#define HH503_PHY_ADC2_DPD_FIFO_FULL_STK_CH1_Q_LEN 1
#define HH503_PHY_ADC2_DPD_FIFO_FULL_STK_CH1_Q_OFFSET  30
#define HH503_PHY_ADC2_DPD_FIFO_FULL_STK_CH1_Q_MASK 0x40000000
#define HH503_PHY_ADC1_DPD_FIFO_FULL_STK_CH1_Q_LEN 1
#define HH503_PHY_ADC1_DPD_FIFO_FULL_STK_CH1_Q_OFFSET  29
#define HH503_PHY_ADC1_DPD_FIFO_FULL_STK_CH1_Q_MASK 0x20000000
#define HH503_PHY_ADC0_DPD_FIFO_FULL_STK_CH1_Q_LEN 1
#define HH503_PHY_ADC0_DPD_FIFO_FULL_STK_CH1_Q_OFFSET  28
#define HH503_PHY_ADC0_DPD_FIFO_FULL_STK_CH1_Q_MASK 0x10000000
#define HH503_PHY_ADC3_DPD_FIFO_FULL_STK_CH1_I_LEN 1
#define HH503_PHY_ADC3_DPD_FIFO_FULL_STK_CH1_I_OFFSET  27
#define HH503_PHY_ADC3_DPD_FIFO_FULL_STK_CH1_I_MASK 0x8000000
#define HH503_PHY_ADC2_DPD_FIFO_FULL_STK_CH1_I_LEN 1
#define HH503_PHY_ADC2_DPD_FIFO_FULL_STK_CH1_I_OFFSET  26
#define HH503_PHY_ADC2_DPD_FIFO_FULL_STK_CH1_I_MASK 0x4000000
#define HH503_PHY_ADC1_DPD_FIFO_FULL_STK_CH1_I_LEN 1
#define HH503_PHY_ADC1_DPD_FIFO_FULL_STK_CH1_I_OFFSET  25
#define HH503_PHY_ADC1_DPD_FIFO_FULL_STK_CH1_I_MASK 0x2000000
#define HH503_PHY_ADC0_DPD_FIFO_FULL_STK_CH1_I_LEN 1
#define HH503_PHY_ADC0_DPD_FIFO_FULL_STK_CH1_I_OFFSET  24
#define HH503_PHY_ADC0_DPD_FIFO_FULL_STK_CH1_I_MASK 0x1000000
#define HH503_PHY_ADC3_DPD_FIFO_FULL_STK_CH0_Q_LEN 1
#define HH503_PHY_ADC3_DPD_FIFO_FULL_STK_CH0_Q_OFFSET  23
#define HH503_PHY_ADC3_DPD_FIFO_FULL_STK_CH0_Q_MASK 0x800000
#define HH503_PHY_ADC2_DPD_FIFO_FULL_STK_CH0_Q_LEN 1
#define HH503_PHY_ADC2_DPD_FIFO_FULL_STK_CH0_Q_OFFSET  22
#define HH503_PHY_ADC2_DPD_FIFO_FULL_STK_CH0_Q_MASK 0x400000
#define HH503_PHY_ADC1_DPD_FIFO_FULL_STK_CH0_Q_LEN 1
#define HH503_PHY_ADC1_DPD_FIFO_FULL_STK_CH0_Q_OFFSET  21
#define HH503_PHY_ADC1_DPD_FIFO_FULL_STK_CH0_Q_MASK 0x200000
#define HH503_PHY_ADC0_DPD_FIFO_FULL_STK_CH0_Q_LEN 1
#define HH503_PHY_ADC0_DPD_FIFO_FULL_STK_CH0_Q_OFFSET  20
#define HH503_PHY_ADC0_DPD_FIFO_FULL_STK_CH0_Q_MASK 0x100000
#define HH503_PHY_ADC3_DPD_FIFO_FULL_STK_CH0_I_LEN 1
#define HH503_PHY_ADC3_DPD_FIFO_FULL_STK_CH0_I_OFFSET  19
#define HH503_PHY_ADC3_DPD_FIFO_FULL_STK_CH0_I_MASK 0x80000
#define HH503_PHY_ADC2_DPD_FIFO_FULL_STK_CH0_I_LEN 1
#define HH503_PHY_ADC2_DPD_FIFO_FULL_STK_CH0_I_OFFSET  18
#define HH503_PHY_ADC2_DPD_FIFO_FULL_STK_CH0_I_MASK 0x40000
#define HH503_PHY_ADC1_DPD_FIFO_FULL_STK_CH0_I_LEN 1
#define HH503_PHY_ADC1_DPD_FIFO_FULL_STK_CH0_I_OFFSET  17
#define HH503_PHY_ADC1_DPD_FIFO_FULL_STK_CH0_I_MASK 0x20000
#define HH503_PHY_ADC0_DPD_FIFO_FULL_STK_CH0_I_LEN 1
#define HH503_PHY_ADC0_DPD_FIFO_FULL_STK_CH0_I_OFFSET  16
#define HH503_PHY_ADC0_DPD_FIFO_FULL_STK_CH0_I_MASK 0x10000
#define HH503_PHY_ADC3_DPD_FIFO_FULL_CH1_Q_LEN 1
#define HH503_PHY_ADC3_DPD_FIFO_FULL_CH1_Q_OFFSET  15
#define HH503_PHY_ADC3_DPD_FIFO_FULL_CH1_Q_MASK 0x8000
#define HH503_PHY_ADC2_DPD_FIFO_FULL_CH1_Q_LEN 1
#define HH503_PHY_ADC2_DPD_FIFO_FULL_CH1_Q_OFFSET  14
#define HH503_PHY_ADC2_DPD_FIFO_FULL_CH1_Q_MASK 0x4000
#define HH503_PHY_ADC1_DPD_FIFO_FULL_CH1_Q_LEN 1
#define HH503_PHY_ADC1_DPD_FIFO_FULL_CH1_Q_OFFSET  13
#define HH503_PHY_ADC1_DPD_FIFO_FULL_CH1_Q_MASK 0x2000
#define HH503_PHY_ADC0_DPD_FIFO_FULL_CH1_Q_LEN 1
#define HH503_PHY_ADC0_DPD_FIFO_FULL_CH1_Q_OFFSET  12
#define HH503_PHY_ADC0_DPD_FIFO_FULL_CH1_Q_MASK 0x1000
#define HH503_PHY_ADC3_DPD_FIFO_FULL_CH1_I_LEN 1
#define HH503_PHY_ADC3_DPD_FIFO_FULL_CH1_I_OFFSET  11
#define HH503_PHY_ADC3_DPD_FIFO_FULL_CH1_I_MASK 0x800
#define HH503_PHY_ADC2_DPD_FIFO_FULL_CH1_I_LEN 1
#define HH503_PHY_ADC2_DPD_FIFO_FULL_CH1_I_OFFSET  10
#define HH503_PHY_ADC2_DPD_FIFO_FULL_CH1_I_MASK 0x400
#define HH503_PHY_ADC1_DPD_FIFO_FULL_CH1_I_LEN 1
#define HH503_PHY_ADC1_DPD_FIFO_FULL_CH1_I_OFFSET  9
#define HH503_PHY_ADC1_DPD_FIFO_FULL_CH1_I_MASK 0x200
#define HH503_PHY_ADC0_DPD_FIFO_FULL_CH1_I_LEN 1
#define HH503_PHY_ADC0_DPD_FIFO_FULL_CH1_I_OFFSET  8
#define HH503_PHY_ADC0_DPD_FIFO_FULL_CH1_I_MASK 0x100
#define HH503_PHY_ADC3_DPD_FIFO_FULL_CH0_Q_LEN 1
#define HH503_PHY_ADC3_DPD_FIFO_FULL_CH0_Q_OFFSET  7
#define HH503_PHY_ADC3_DPD_FIFO_FULL_CH0_Q_MASK 0x80
#define HH503_PHY_ADC2_DPD_FIFO_FULL_CH0_Q_LEN 1
#define HH503_PHY_ADC2_DPD_FIFO_FULL_CH0_Q_OFFSET  6
#define HH503_PHY_ADC2_DPD_FIFO_FULL_CH0_Q_MASK 0x40
#define HH503_PHY_ADC1_DPD_FIFO_FULL_CH0_Q_LEN 1
#define HH503_PHY_ADC1_DPD_FIFO_FULL_CH0_Q_OFFSET  5
#define HH503_PHY_ADC1_DPD_FIFO_FULL_CH0_Q_MASK 0x20
#define HH503_PHY_ADC0_DPD_FIFO_FULL_CH0_Q_LEN 1
#define HH503_PHY_ADC0_DPD_FIFO_FULL_CH0_Q_OFFSET  4
#define HH503_PHY_ADC0_DPD_FIFO_FULL_CH0_Q_MASK 0x10
#define HH503_PHY_ADC3_DPD_FIFO_FULL_CH0_I_LEN 1
#define HH503_PHY_ADC3_DPD_FIFO_FULL_CH0_I_OFFSET  3
#define HH503_PHY_ADC3_DPD_FIFO_FULL_CH0_I_MASK 0x8
#define HH503_PHY_ADC2_DPD_FIFO_FULL_CH0_I_LEN 1
#define HH503_PHY_ADC2_DPD_FIFO_FULL_CH0_I_OFFSET  2
#define HH503_PHY_ADC2_DPD_FIFO_FULL_CH0_I_MASK 0x4
#define HH503_PHY_ADC1_DPD_FIFO_FULL_CH0_I_LEN 1
#define HH503_PHY_ADC1_DPD_FIFO_FULL_CH0_I_OFFSET  1
#define HH503_PHY_ADC1_DPD_FIFO_FULL_CH0_I_MASK 0x2
#define HH503_PHY_ADC0_DPD_FIFO_FULL_CH0_I_LEN 1
#define HH503_PHY_ADC0_DPD_FIFO_FULL_CH0_I_OFFSET  0
#define HH503_PHY_ADC0_DPD_FIFO_FULL_CH0_I_MASK 0x1
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_STK_CH1_Q_LEN    1
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_STK_CH1_Q_OFFSET 31
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_STK_CH1_Q_MASK 0x80000000
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_STK_CH1_Q_LEN    1
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_STK_CH1_Q_OFFSET 30
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_STK_CH1_Q_MASK 0x40000000
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_STK_CH1_Q_LEN    1
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_STK_CH1_Q_OFFSET 29
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_STK_CH1_Q_MASK 0x20000000
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_STK_CH1_Q_LEN    1
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_STK_CH1_Q_OFFSET 28
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_STK_CH1_Q_MASK 0x10000000
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_STK_CH1_I_LEN    1
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_STK_CH1_I_OFFSET 27
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_STK_CH1_I_MASK 0x8000000
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_STK_CH1_I_LEN    1
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_STK_CH1_I_OFFSET 26
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_STK_CH1_I_MASK 0x4000000
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_STK_CH1_I_LEN    1
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_STK_CH1_I_OFFSET 25
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_STK_CH1_I_MASK 0x2000000
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_STK_CH1_I_LEN    1
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_STK_CH1_I_OFFSET 24
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_STK_CH1_I_MASK 0x1000000
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_STK_CH0_Q_LEN    1
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_STK_CH0_Q_OFFSET 23
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_STK_CH0_Q_MASK 0x800000
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_STK_CH0_Q_LEN    1
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_STK_CH0_Q_OFFSET 22
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_STK_CH0_Q_MASK 0x400000
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_STK_CH0_Q_LEN    1
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_STK_CH0_Q_OFFSET 21
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_STK_CH0_Q_MASK 0x200000
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_STK_CH0_Q_LEN    1
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_STK_CH0_Q_OFFSET 20
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_STK_CH0_Q_MASK 0x100000
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_STK_CH0_I_LEN    1
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_STK_CH0_I_OFFSET 19
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_STK_CH0_I_MASK 0x80000
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_STK_CH0_I_LEN    1
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_STK_CH0_I_OFFSET 18
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_STK_CH0_I_MASK 0x40000
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_STK_CH0_I_LEN    1
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_STK_CH0_I_OFFSET 17
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_STK_CH0_I_MASK 0x20000
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_STK_CH0_I_LEN    1
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_STK_CH0_I_OFFSET 16
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_STK_CH0_I_MASK 0x10000
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_CH1_Q_LEN    1
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_CH1_Q_OFFSET 15
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_CH1_Q_MASK 0x8000
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_CH1_Q_LEN    1
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_CH1_Q_OFFSET 14
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_CH1_Q_MASK 0x4000
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_CH1_Q_LEN    1
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_CH1_Q_OFFSET 13
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_CH1_Q_MASK 0x2000
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_CH1_Q_LEN    1
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_CH1_Q_OFFSET 12
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_CH1_Q_MASK 0x1000
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_CH1_I_LEN    1
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_CH1_I_OFFSET 11
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_CH1_I_MASK 0x800
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_CH1_I_LEN    1
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_CH1_I_OFFSET 10
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_CH1_I_MASK 0x400
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_CH1_I_LEN    1
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_CH1_I_OFFSET 9
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_CH1_I_MASK 0x200
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_CH1_I_LEN    1
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_CH1_I_OFFSET 8
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_CH1_I_MASK 0x100
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_CH0_Q_LEN    1
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_CH0_Q_OFFSET 7
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_CH0_Q_MASK 0x80
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_CH0_Q_LEN    1
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_CH0_Q_OFFSET 6
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_CH0_Q_MASK 0x40
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_CH0_Q_LEN    1
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_CH0_Q_OFFSET 5
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_CH0_Q_MASK 0x20
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_CH0_Q_LEN    1
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_CH0_Q_OFFSET 4
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_CH0_Q_MASK 0x10
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_CH0_I_LEN    1
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_CH0_I_OFFSET 3
#define HH503_PHY_ADC3_DPD_FIFO_EMPTY_CH0_I_MASK 0x8
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_CH0_I_LEN    1
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_CH0_I_OFFSET 2
#define HH503_PHY_ADC2_DPD_FIFO_EMPTY_CH0_I_MASK 0x4
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_CH0_I_LEN    1
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_CH0_I_OFFSET 1
#define HH503_PHY_ADC1_DPD_FIFO_EMPTY_CH0_I_MASK 0x2
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_CH0_I_LEN    1
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_CH0_I_OFFSET 0
#define HH503_PHY_ADC0_DPD_FIFO_EMPTY_CH0_I_MASK 0x1
#define HH503_PHY_ADC3_DPD_FIFO_AL_EMPTY_CH1_Q_LEN 1
#define HH503_PHY_ADC3_DPD_FIFO_AL_EMPTY_CH1_Q_OFFSET  15
#define HH503_PHY_ADC3_DPD_FIFO_AL_EMPTY_CH1_Q_MASK 0x8000
#define HH503_PHY_ADC2_DPD_FIFO_AL_EMPTY_CH1_Q_LEN 1
#define HH503_PHY_ADC2_DPD_FIFO_AL_EMPTY_CH1_Q_OFFSET  14
#define HH503_PHY_ADC2_DPD_FIFO_AL_EMPTY_CH1_Q_MASK 0x4000
#define HH503_PHY_ADC1_DPD_FIFO_AL_EMPTY_CH1_Q_LEN 1
#define HH503_PHY_ADC1_DPD_FIFO_AL_EMPTY_CH1_Q_OFFSET  13
#define HH503_PHY_ADC1_DPD_FIFO_AL_EMPTY_CH1_Q_MASK 0x2000
#define HH503_PHY_ADC0_DPD_FIFO_AL_EMPTY_CH1_Q_LEN 1
#define HH503_PHY_ADC0_DPD_FIFO_AL_EMPTY_CH1_Q_OFFSET  12
#define HH503_PHY_ADC0_DPD_FIFO_AL_EMPTY_CH1_Q_MASK 0x1000
#define HH503_PHY_ADC3_DPD_FIFO_AL_EMPTY_CH1_I_LEN 1
#define HH503_PHY_ADC3_DPD_FIFO_AL_EMPTY_CH1_I_OFFSET  11
#define HH503_PHY_ADC3_DPD_FIFO_AL_EMPTY_CH1_I_MASK 0x800
#define HH503_PHY_ADC2_DPD_FIFO_AL_EMPTY_CH1_I_LEN 1
#define HH503_PHY_ADC2_DPD_FIFO_AL_EMPTY_CH1_I_OFFSET  10
#define HH503_PHY_ADC2_DPD_FIFO_AL_EMPTY_CH1_I_MASK 0x400
#define HH503_PHY_ADC1_DPD_FIFO_AL_EMPTY_CH1_I_LEN 1
#define HH503_PHY_ADC1_DPD_FIFO_AL_EMPTY_CH1_I_OFFSET  9
#define HH503_PHY_ADC1_DPD_FIFO_AL_EMPTY_CH1_I_MASK 0x200
#define HH503_PHY_ADC0_DPD_FIFO_AL_EMPTY_CH1_I_LEN 1
#define HH503_PHY_ADC0_DPD_FIFO_AL_EMPTY_CH1_I_OFFSET  8
#define HH503_PHY_ADC0_DPD_FIFO_AL_EMPTY_CH1_I_MASK 0x100
#define HH503_PHY_ADC3_DPD_FIFO_AL_EMPTY_CH0_Q_LEN 1
#define HH503_PHY_ADC3_DPD_FIFO_AL_EMPTY_CH0_Q_OFFSET  7
#define HH503_PHY_ADC3_DPD_FIFO_AL_EMPTY_CH0_Q_MASK 0x80
#define HH503_PHY_ADC2_DPD_FIFO_AL_EMPTY_CH0_Q_LEN 1
#define HH503_PHY_ADC2_DPD_FIFO_AL_EMPTY_CH0_Q_OFFSET  6
#define HH503_PHY_ADC2_DPD_FIFO_AL_EMPTY_CH0_Q_MASK 0x40
#define HH503_PHY_ADC1_DPD_FIFO_AL_EMPTY_CH0_Q_LEN 1
#define HH503_PHY_ADC1_DPD_FIFO_AL_EMPTY_CH0_Q_OFFSET  5
#define HH503_PHY_ADC1_DPD_FIFO_AL_EMPTY_CH0_Q_MASK 0x20
#define HH503_PHY_ADC0_DPD_FIFO_AL_EMPTY_CH0_Q_LEN 1
#define HH503_PHY_ADC0_DPD_FIFO_AL_EMPTY_CH0_Q_OFFSET  4
#define HH503_PHY_ADC0_DPD_FIFO_AL_EMPTY_CH0_Q_MASK 0x10
#define HH503_PHY_ADC3_DPD_FIFO_AL_EMPTY_CH0_I_LEN 1
#define HH503_PHY_ADC3_DPD_FIFO_AL_EMPTY_CH0_I_OFFSET  3
#define HH503_PHY_ADC3_DPD_FIFO_AL_EMPTY_CH0_I_MASK 0x8
#define HH503_PHY_ADC2_DPD_FIFO_AL_EMPTY_CH0_I_LEN 1
#define HH503_PHY_ADC2_DPD_FIFO_AL_EMPTY_CH0_I_OFFSET  2
#define HH503_PHY_ADC2_DPD_FIFO_AL_EMPTY_CH0_I_MASK 0x4
#define HH503_PHY_ADC1_DPD_FIFO_AL_EMPTY_CH0_I_LEN 1
#define HH503_PHY_ADC1_DPD_FIFO_AL_EMPTY_CH0_I_OFFSET  1
#define HH503_PHY_ADC1_DPD_FIFO_AL_EMPTY_CH0_I_MASK 0x2
#define HH503_PHY_ADC0_DPD_FIFO_AL_EMPTY_CH0_I_LEN 1
#define HH503_PHY_ADC0_DPD_FIFO_AL_EMPTY_CH0_I_OFFSET  0
#define HH503_PHY_ADC0_DPD_FIFO_AL_EMPTY_CH0_I_MASK 0x1
#define HH503_PHY_WL_ADC_GEN_MONITOR_FIFO_UDF_CLR_LEN  1
#define HH503_PHY_WL_ADC_GEN_MONITOR_FIFO_UDF_CLR_OFFSET   11
#define HH503_PHY_WL_ADC_GEN_MONITOR_FIFO_UDF_CLR_MASK 0x800
#define HH503_PHY_WL_ADC_GEN_MONITOR_FIFO_UNDERFLOW_LEN    1
#define HH503_PHY_WL_ADC_GEN_MONITOR_FIFO_UNDERFLOW_OFFSET 10
#define HH503_PHY_WL_ADC_GEN_MONITOR_FIFO_UNDERFLOW_MASK 0x400
#define HH503_PHY_WL_DAC_GEN_MONITOR_FIFO_UDF_CLR_LEN  1
#define HH503_PHY_WL_DAC_GEN_MONITOR_FIFO_UDF_CLR_OFFSET   9
#define HH503_PHY_WL_DAC_GEN_MONITOR_FIFO_UDF_CLR_MASK 0x200
#define HH503_PHY_WL_DAC_GEN_MONITOR_FIFO_UNDERFLOW_LEN    1
#define HH503_PHY_WL_DAC_GEN_MONITOR_FIFO_UNDERFLOW_OFFSET 8
#define HH503_PHY_WL_DAC_GEN_MONITOR_FIFO_UNDERFLOW_MASK 0x100
#define HH503_PHY_WL_ADC_GEN_MONITOR_FIFO_OVF_CLR_LEN  1
#define HH503_PHY_WL_ADC_GEN_MONITOR_FIFO_OVF_CLR_OFFSET   7
#define HH503_PHY_WL_ADC_GEN_MONITOR_FIFO_OVF_CLR_MASK 0x80
#define HH503_PHY_WL_ADC_GEN_MONITOR_FIFO_OVERFLOW_LEN 1
#define HH503_PHY_WL_ADC_GEN_MONITOR_FIFO_OVERFLOW_OFFSET  6
#define HH503_PHY_WL_ADC_GEN_MONITOR_FIFO_OVERFLOW_MASK 0x40
#define HH503_PHY_WL_DAC_GEN_MONITOR_FIFO_OVF_CLR_LEN  1
#define HH503_PHY_WL_DAC_GEN_MONITOR_FIFO_OVF_CLR_OFFSET   5
#define HH503_PHY_WL_DAC_GEN_MONITOR_FIFO_OVF_CLR_MASK 0x20
#define HH503_PHY_WL_DAC_GEN_MONITOR_FIFO_OVERFLOW_LEN 1
#define HH503_PHY_WL_DAC_GEN_MONITOR_FIFO_OVERFLOW_OFFSET  4
#define HH503_PHY_WL_DAC_GEN_MONITOR_FIFO_OVERFLOW_MASK 0x10
#define HH503_PHY_ADC_FIFO_OVF_CLR_LEN 1
#define HH503_PHY_ADC_FIFO_OVF_CLR_OFFSET  3
#define HH503_PHY_ADC_FIFO_OVF_CLR_MASK 0x8
#define HH503_PHY_ADC_MONITOR_FIFO_OVERFLOW_LEN    1
#define HH503_PHY_ADC_MONITOR_FIFO_OVERFLOW_OFFSET 2
#define HH503_PHY_ADC_MONITOR_FIFO_OVERFLOW_MASK 0x4
#define HH503_PHY_DAC_FIFO_OVF_CLR_LEN 1
#define HH503_PHY_DAC_FIFO_OVF_CLR_OFFSET  1
#define HH503_PHY_DAC_FIFO_OVF_CLR_MASK 0x2
#define HH503_PHY_DAC_MONITOR_FIFO_OVERFLOW_LEN    1
#define HH503_PHY_DAC_MONITOR_FIFO_OVERFLOW_OFFSET 0
#define HH503_PHY_DAC_MONITOR_FIFO_OVERFLOW_MASK 0x1
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_0_MAN_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_0_MAN_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_0_MAN_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_0_SEL_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_0_SEL_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_0_SEL_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_0_STS_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_0_STS_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_0_STS_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_1_MAN_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_1_MAN_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_1_MAN_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_1_SEL_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_1_SEL_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_1_SEL_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_1_STS_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_1_STS_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_1_STS_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_2_MAN_LEN  16
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_2_MAN_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_2_MAN_MASK 0xFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_2_SEL_LEN  16
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_2_SEL_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_2_SEL_MASK 0xFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_2_STS_LEN  16
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_2_STS_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C0_2_STS_MASK 0xFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_0_MAN_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_0_MAN_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_0_MAN_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_0_SEL_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_0_SEL_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_0_SEL_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_0_STS_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_0_STS_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_0_STS_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_1_MAN_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_1_MAN_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_1_MAN_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_1_SEL_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_1_SEL_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_1_SEL_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_1_STS_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_1_STS_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_1_STS_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_2_MAN_LEN  16
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_2_MAN_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_2_MAN_MASK 0xFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_2_SEL_LEN  16
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_2_SEL_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_2_SEL_MASK 0xFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_2_STS_LEN  16
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_2_STS_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C0_2_STS_MASK 0xFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_0_MAN_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_0_MAN_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_0_MAN_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_0_SEL_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_0_SEL_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_0_SEL_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_0_STS_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_0_STS_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_0_STS_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_1_MAN_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_1_MAN_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_1_MAN_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_1_SEL_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_1_SEL_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_1_SEL_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_1_STS_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_1_STS_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_1_STS_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_2_MAN_LEN  16
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_2_MAN_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_2_MAN_MASK 0xFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_2_SEL_LEN  16
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_2_SEL_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_2_SEL_MASK 0xFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_2_STS_LEN  16
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_2_STS_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINI_C1_2_STS_MASK 0xFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_0_MAN_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_0_MAN_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_0_MAN_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_0_SEL_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_0_SEL_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_0_SEL_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_0_STS_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_0_STS_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_0_STS_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_1_MAN_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_1_MAN_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_1_MAN_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_1_SEL_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_1_SEL_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_1_SEL_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_1_STS_LEN  32
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_1_STS_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_1_STS_MASK 0xFFFFFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_2_MAN_LEN  16
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_2_MAN_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_2_MAN_MASK 0xFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_2_SEL_LEN  16
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_2_SEL_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_2_SEL_MASK 0xFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_2_STS_LEN  16
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_2_STS_OFFSET   0
#define HH503_PHY_ABB_WL_ADC_CTRLINQ_C1_2_STS_MASK 0xFFFF
#define HH503_PHY_ABB_WL_ADC_CTRLOUTQ_C1_STS_LEN   8
#define HH503_PHY_ABB_WL_ADC_CTRLOUTQ_C1_STS_OFFSET    24
#define HH503_PHY_ABB_WL_ADC_CTRLOUTQ_C1_STS_MASK 0xFF000000
#define HH503_PHY_ABB_WL_ADC_CTRLOUTQ_C0_STS_LEN   8
#define HH503_PHY_ABB_WL_ADC_CTRLOUTQ_C0_STS_OFFSET    16
#define HH503_PHY_ABB_WL_ADC_CTRLOUTQ_C0_STS_MASK 0xFF0000
#define HH503_PHY_ABB_WL_ADC_CTRLOUTI_C1_STS_LEN   8
#define HH503_PHY_ABB_WL_ADC_CTRLOUTI_C1_STS_OFFSET    8
#define HH503_PHY_ABB_WL_ADC_CTRLOUTI_C1_STS_MASK 0xFF00
#define HH503_PHY_ABB_WL_ADC_CTRLOUTI_C0_STS_LEN   8
#define HH503_PHY_ABB_WL_ADC_CTRLOUTI_C0_STS_OFFSET    0
#define HH503_PHY_ABB_WL_ADC_CTRLOUTI_C0_STS_MASK 0xFF
#define HH503_PHY_ABB_WL_DAC_CTRLIN_C1_MAN_LEN 8
#define HH503_PHY_ABB_WL_DAC_CTRLIN_C1_MAN_OFFSET  16
#define HH503_PHY_ABB_WL_DAC_CTRLIN_C1_MAN_MASK 0xFF0000
#define HH503_PHY_ABB_WL_DAC_CTRLIN_C0_MAN_LEN 8
#define HH503_PHY_ABB_WL_DAC_CTRLIN_C0_MAN_OFFSET  0
#define HH503_PHY_ABB_WL_DAC_CTRLIN_C0_MAN_MASK 0xFF
#define HH503_PHY_ABB_WL_DAC_CTRLOUT_C1_STS_LEN    8
#define HH503_PHY_ABB_WL_DAC_CTRLOUT_C1_STS_OFFSET 16
#define HH503_PHY_ABB_WL_DAC_CTRLOUT_C1_STS_MASK 0xFF0000
#define HH503_PHY_ABB_WL_DAC_CTRLOUT_C0_STS_LEN    8
#define HH503_PHY_ABB_WL_DAC_CTRLOUT_C0_STS_OFFSET 0
#define HH503_PHY_ABB_WL_DAC_CTRLOUT_C0_STS_MASK 0xFF
#define HH503_PHY_CALC_RST_LEN 2
#define HH503_PHY_CALC_RST_OFFSET  29
#define HH503_PHY_CALC_RST_MASK 0x60000000
#define HH503_PHY_PLL5_RST_LEN 3
#define HH503_PHY_PLL5_RST_OFFSET  26
#define HH503_PHY_PLL5_RST_MASK 0x1C000000
#define HH503_PHY_PLL4_RST_LEN 4
#define HH503_PHY_PLL4_RST_OFFSET  22
#define HH503_PHY_PLL4_RST_MASK 0x3C00000
#define HH503_PHY_PLL2_RST_LEN 5
#define HH503_PHY_PLL2_RST_OFFSET  17
#define HH503_PHY_PLL2_RST_MASK 0x3E0000
#define HH503_PHY_PLL1_RST_LEN 6
#define HH503_PHY_PLL1_RST_OFFSET  11
#define HH503_PHY_PLL1_RST_MASK 0x1F800
#define HH503_PHY_PLL0_RST_LEN 7
#define HH503_PHY_PLL0_RST_OFFSET  4
#define HH503_PHY_PLL0_RST_MASK 0x7F0
#define HH503_PHY_PLL6_RST_LEN 4
#define HH503_PHY_PLL6_RST_OFFSET  0
#define HH503_PHY_PLL6_RST_MASK 0xF
#define HH503_PHY_SSSS_LEN 6
#define HH503_PHY_SSSS_OFFSET  0
#define HH503_PHY_SSSS_MASK 0x3F
#define HH503_PHY_AAA_LEN  30
#define HH503_PHY_AAA_OFFSET   2
#define HH503_PHY_AAA_MASK 0xFFFFFFFC
#define HH503_PHY_CVV_LEN  2
#define HH503_PHY_CVV_OFFSET   0
#define HH503_PHY_CVV_MASK 0x3
#define HH503_PHY_CHIP_ID_LEN  1
#define HH503_PHY_CHIP_ID_OFFSET   31
#define HH503_PHY_CHIP_ID_MASK 0x80000000
#define HH503_PHY_VERSION_ID_V1_LEN    1
#define HH503_PHY_VERSION_ID_V1_OFFSET 30
#define HH503_PHY_VERSION_ID_V1_MASK 0x40000000
#define HH503_PHY_VERSION_ID_V2_LEN    1
#define HH503_PHY_VERSION_ID_V2_OFFSET 29
#define HH503_PHY_VERSION_ID_V2_MASK 0x20000000
#define HH503_PHY_DFX_MON_LPI_CMD1_LEN 1
#define HH503_PHY_DFX_MON_LPI_CMD1_OFFSET  27
#define HH503_PHY_DFX_MON_LPI_CMD1_MASK 0x8000000
#define HH503_PHY_FQEGFRWR_LEN 1
#define HH503_PHY_FQEGFRWR_OFFSET  26
#define HH503_PHY_FQEGFRWR_MASK 0x4000000
#define HH503_PHY_BB_LEN   1
#define HH503_PHY_BB_OFFSET    25
#define HH503_PHY_BB_MASK 0x2000000
#define HH503_PHY_WGWR_LEN 1
#define HH503_PHY_WGWR_OFFSET  24
#define HH503_PHY_WGWR_MASK 0x1000000
#define HH503_PHY_QFQEGAGRTBHW_LEN 1
#define HH503_PHY_QFQEGAGRTBHW_OFFSET  23
#define HH503_PHY_QFQEGAGRTBHW_MASK 0x800000
#define HH503_PHY_WS_LEN   1
#define HH503_PHY_WS_OFFSET    22
#define HH503_PHY_WS_MASK 0x400000
#define HH503_PHY_FQEG_LEN 1
#define HH503_PHY_FQEG_OFFSET  21
#define HH503_PHY_FQEG_MASK 0x200000
#define HH503_PHY_VSVDZSVS_LEN 1
#define HH503_PHY_VSVDZSVS_OFFSET  20
#define HH503_PHY_VSVDZSVS_MASK 0x100000
#define HH503_PHY_GWW_LEN  1
#define HH503_PHY_GWW_OFFSET   19
#define HH503_PHY_GWW_MASK 0x80000
#define HH503_PHY_LKJVNO_LEN   1
#define HH503_PHY_LKJVNO_OFFSET    18
#define HH503_PHY_LKJVNO_MASK 0x40000
#define HH503_PHY_TQG_LEN  1
#define HH503_PHY_TQG_OFFSET   17
#define HH503_PHY_TQG_MASK 0x20000
#define HH503_PHY_KKTYRR_LEN   1
#define HH503_PHY_KKTYRR_OFFSET    16
#define HH503_PHY_KKTYRR_MASK 0x10000
#define HH503_PHY_QWDHUJJ_LEN  1
#define HH503_PHY_QWDHUJJ_OFFSET   15
#define HH503_PHY_QWDHUJJ_MASK 0x8000
#define HH503_PHY_WFEQ_LEN 1
#define HH503_PHY_WFEQ_OFFSET  14
#define HH503_PHY_WFEQ_MASK 0x4000
#define HH503_PHY_GGSDF_LEN    1
#define HH503_PHY_GGSDF_OFFSET 13
#define HH503_PHY_GGSDF_MASK 0x2000
#define HH503_PHY_SDCFA_LEN    1
#define HH503_PHY_SDCFA_OFFSET 12
#define HH503_PHY_SDCFA_MASK 0x1000
#define HH503_PHY_QFQEGA_LEN   1
#define HH503_PHY_QFQEGA_OFFSET    11
#define HH503_PHY_QFQEGA_MASK 0x800
#define HH503_PHY_GRGW_LEN 1
#define HH503_PHY_GRGW_OFFSET  10
#define HH503_PHY_GRGW_MASK 0x400
#define HH503_PHY_QEFQ_LEN 1
#define HH503_PHY_QEFQ_OFFSET  9
#define HH503_PHY_QEFQ_MASK 0x200
#define HH503_PHY_FS_LEN   1
#define HH503_PHY_FS_OFFSET    8
#define HH503_PHY_FS_MASK 0x100
#define HH503_PHY_RQ_LEN   1
#define HH503_PHY_RQ_OFFSET    7
#define HH503_PHY_RQ_MASK 0x80
#define HH503_PHY_QR_LEN   1
#define HH503_PHY_QR_OFFSET    6
#define HH503_PHY_QR_MASK 0x40
#define HH503_PHY_WE_LEN   1
#define HH503_PHY_WE_OFFSET    5
#define HH503_PHY_WE_MASK 0x20
#define HH503_PHY_FSDF_LEN 1
#define HH503_PHY_FSDF_OFFSET  4
#define HH503_PHY_FSDF_MASK 0x10
#define HH503_PHY_ERQ_LEN  1
#define HH503_PHY_ERQ_OFFSET   3
#define HH503_PHY_ERQ_MASK 0x8
#define HH503_PHY_ZXA_LEN  1
#define HH503_PHY_ZXA_OFFSET   2
#define HH503_PHY_ZXA_MASK 0x4
#define HH503_PHY_EQW_LEN  1
#define HH503_PHY_EQW_OFFSET   1
#define HH503_PHY_EQW_MASK 0x2
#define HH503_PHY_VFBW_LEN 1
#define HH503_PHY_VFBW_OFFSET  0
#define HH503_PHY_VFBW_MASK 0x1
#define HH503_PHY_BDGD_LEN 20
#define HH503_PHY_BDGD_OFFSET  12
#define HH503_PHY_BDGD_MASK 0xFFFFF000
#define HH503_PHY_LOU_LEN  10
#define HH503_PHY_LOU_OFFSET   2
#define HH503_PHY_LOU_MASK 0xFFC
#define HH503_PHY_QEQIKE_LEN   2
#define HH503_PHY_QEQIKE_OFFSET    0
#define HH503_PHY_QEQIKE_MASK 0x3

#endif 
