INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/synth/func/xsim/cpu_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_IE
INFO: [VRFC 10-311] analyzing module IE_IM
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-311] analyzing module IM_IW
INFO: [VRFC 10-311] analyzing module MUX_2
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module glbl
