
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 85 fc  	addi	a0, a0, -56

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 06 fc  	addi	a2, a2, -64
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)

800000b8 <conv>:
800000b8: 13 01 41 01  	addi	sp, sp, 20
800000bc: 13 02 82 00  	addi	tp, tp, 8
800000c0: 0b 20 10 00  	regext	zero, zero, 1
800000c4: 57 40 02 5e  	vmv.v.x	v0, tp
800000c8: 23 26 11 fe  	sw	ra, -20(sp)
800000cc: 0b 20 80 04  	regext	zero, zero, 72
800000d0: 2b 2e 10 fe  	vsw.v	v1, -4(v0)
800000d4: 0b 20 80 04  	regext	zero, zero, 72
800000d8: 2b 2c 20 fe  	vsw.v	v2, -8(v0)
800000dc: 83 22 c5 02  	lw	t0, 44(a0)
800000e0: 23 2e 51 fe  	sw	t0, -4(sp)
800000e4: 83 22 05 01  	lw	t0, 16(a0)
800000e8: 23 28 51 fe  	sw	t0, -16(sp)
800000ec: 23 2c a1 fe  	sw	a0, -8(sp)
800000f0: 83 22 85 00  	lw	t0, 8(a0)
800000f4: 23 2a 51 fe  	sw	t0, -12(sp)
800000f8: 57 40 00 5e  	vmv.v.x	v0, zero
800000fc: ef 00 40 21  	jal	0x80000310 <_Z13get_global_idj>
80000100: 0b 20 10 00  	regext	zero, zero, 1
80000104: d7 40 00 02  	vadd.vx	v1, v0, zero
80000108: 93 02 10 00  	li	t0, 1
8000010c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000110: ef 00 00 20  	jal	0x80000310 <_Z13get_global_idj>
80000114: 0b 20 10 00  	regext	zero, zero, 1
80000118: 57 41 00 02  	vadd.vx	v2, v0, zero
8000011c: 93 02 20 00  	li	t0, 2
80000120: 57 c0 02 5e  	vmv.v.x	v0, t0
80000124: ef 00 c0 1e  	jal	0x80000310 <_Z13get_global_idj>
80000128: 03 28 01 ff  	lw	a6, -16(sp)
8000012c: 0b 20 00 04  	regext	zero, zero, 64
80000130: d7 30 11 96  	vsll.vi	v1, v1, 2
80000134: 83 22 41 ff  	lw	t0, -12(sp)
80000138: d7 c0 12 02  	vadd.vx	v1, v1, t0
8000013c: fb a0 00 00  	vlw12.v	v1, 0(v1)
80000140: 63 5e 00 13  	blez	a6, 0x8000027c <.LBB0_11>
80000144: 57 41 00 5e  	vmv.v.x	v2, zero
80000148: 83 27 81 ff  	lw	a5, -8(sp)
8000014c: 03 a3 47 03  	lw	t1, 52(a5)
80000150: 83 a5 07 03  	lw	a1, 48(a5)
80000154: 83 a2 07 02  	lw	t0, 32(a5)
80000158: 83 a3 c7 01  	lw	t2, 28(a5)
8000015c: 83 a4 87 01  	lw	s1, 24(a5)
80000160: 03 a5 47 01  	lw	a0, 20(a5)
80000164: 03 a6 47 00  	lw	a2, 4(a5)
80000168: 0b 20 00 04  	regext	zero, zero, 64
8000016c: d7 e1 25 96  	vmul.vx	v3, v2, a1
80000170: b3 85 72 02  	mul	a1, t0, t2
80000174: 83 a6 07 00  	lw	a3, 0(a5)
80000178: 57 62 03 96  	vmul.vx	v4, v0, t1
8000017c: 0b 20 00 04  	regext	zero, zero, 64
80000180: d7 e2 15 96  	vmul.vx	v5, v1, a1
80000184: d7 62 58 96  	vmul.vx	v5, v5, a6
80000188: d7 32 51 96  	vsll.vi	v5, v5, 2
8000018c: d7 42 56 02  	vadd.vx	v5, v5, a2
80000190: 93 95 25 00  	slli	a1, a1, 2
80000194: 13 96 22 00  	slli	a2, t0, 2
80000198: 57 43 30 02  	vadd.vx	v6, v3, zero
8000019c: 57 e3 44 a6  	vmadd.vx	v6, s1, v4
800001a0: 33 83 a4 02  	mul	t1, s1, a0
800001a4: 57 33 61 96  	vsll.vi	v6, v6, 2
800001a8: 57 c3 66 02  	vadd.vx	v6, v6, a3
800001ac: 93 16 23 00  	slli	a3, t1, 2
800001b0: 13 97 24 00  	slli	a4, s1, 2
800001b4: 6f 00 40 02  	j	0x800001d8 <.LBB0_3>

800001b8 <.LBB0_2>:
800001b8: 5b 20 00 00  	join	zero, zero, 0
800001bc: 57 b1 20 02  	vadd.vi	v2, v2, 1
800001c0: d7 c2 55 02  	vadd.vx	v5, v5, a1
800001c4: d7 43 08 5e  	vmv.v.x	v7, a6
800001c8: 57 c3 66 02  	vadd.vx	v6, v6, a3

800001cc <.Lpcrel_hi0>:
800001cc: 17 03 00 00  	auipc	t1, 0
800001d0: 5b 30 43 0b  	setrpc	zero, t1, 180
800001d4: 5b 86 23 0a  	vbeq	v2, v7, 0x80000280 <.LBB0_12>

800001d8 <.LBB0_3>:
800001d8: e3 50 70 fe  	blez	t2, 0x800001b8 <.LBB0_2>
800001dc: d7 43 00 5e  	vmv.v.x	v7, zero
800001e0: 57 44 60 02  	vadd.vx	v8, v6, zero
800001e4: d7 44 50 02  	vadd.vx	v9, v5, zero
800001e8: 6f 00 40 02  	j	0x8000020c <.LBB0_6>

800001ec <.LBB0_5>:
800001ec: 5b 20 00 00  	join	zero, zero, 0
800001f0: d7 b3 70 02  	vadd.vi	v7, v7, 1
800001f4: d7 44 96 02  	vadd.vx	v9, v9, a2
800001f8: 57 c5 03 5e  	vmv.v.x	v10, t2
800001fc: 57 44 87 02  	vadd.vx	v8, v8, a4

80000200 <.Lpcrel_hi1>:
80000200: 17 03 00 00  	auipc	t1, 0
80000204: 5b 30 83 fb  	setrpc	zero, t1, -72
80000208: db 08 75 fa  	vbeq	v7, v10, 0x800001b8 <.LBB0_2>

8000020c <.LBB0_6>:
8000020c: e3 50 50 fe  	blez	t0, 0x800001ec <.LBB0_5>
80000210: 57 85 71 02  	vadd.vv	v10, v7, v3
80000214: d7 45 80 02  	vadd.vx	v11, v8, zero
80000218: 57 46 40 02  	vadd.vx	v12, v4, zero
8000021c: d7 c6 02 5e  	vmv.v.x	v13, t0
80000220: 57 47 90 02  	vadd.vx	v14, v9, zero
80000224: 6f 00 80 02  	j	0x8000024c <.LBB0_9>

80000228 <.LBB0_8>:
80000228: 5b 20 00 00  	join	zero, zero, 0
8000022c: d7 47 00 5e  	vmv.v.x	v15, zero
80000230: 57 37 e2 02  	vadd.vi	v14, v14, 4
80000234: 8b 96 16 00  	vsub12.vi	v13, v13, 1
80000238: 57 b6 c0 02  	vadd.vi	v12, v12, 1
8000023c: d7 35 b2 02  	vadd.vi	v11, v11, 4

80000240 <.Lpcrel_hi2>:
80000240: 17 03 00 00  	auipc	t1, 0
80000244: 5b 30 c3 fa  	setrpc	zero, t1, -84
80000248: db 82 d7 fa  	vbeq	v13, v15, 0x800001ec <.LBB0_5>

8000024c <.LBB0_9>:
8000024c: d7 47 00 5e  	vmv.v.x	v15, zero
80000250: 57 48 a5 6e  	vmslt.vx	v16, v10, a0
80000254: d7 c8 c4 6e  	vmslt.vx	v17, v12, s1
80000258: 57 88 08 27  	vand.vv	v16, v16, v17

8000025c <.Lpcrel_hi3>:
8000025c: 17 03 00 00  	auipc	t1, 0
80000260: 5b 30 c3 fc  	setrpc	zero, t1, -52
80000264: db 82 07 fd  	vbeq	v16, v15, 0x80000228 <.LBB0_8>
80000268: fb a7 05 00  	vlw12.v	v15, 0(v11)
8000026c: 7b 28 07 00  	vlw12.v	v16, 0(v14)
80000270: d7 17 18 a2  	vfmadd.vv	v15, v16, v1
80000274: d7 40 f0 02  	vadd.vx	v1, v15, zero
80000278: 6f f0 1f fb  	j	0x80000228 <.LBB0_8>

8000027c <.LBB0_11>:
8000027c: 83 27 81 ff  	lw	a5, -8(sp)

80000280 <.LBB0_12>:
80000280: 5b 20 00 00  	join	zero, zero, 0
80000284: d7 41 00 5e  	vmv.v.x	v3, zero
80000288: 83 a3 87 02  	lw	t2, 40(a5)
8000028c: 83 a4 47 02  	lw	s1, 36(a5)
80000290: 83 a2 c7 00  	lw	t0, 12(a5)
80000294: 37 33 00 80  	lui	t1, 524291
80000298: 03 23 83 00  	lw	t1, 8(t1)
8000029c: 03 25 c1 ff  	lw	a0, -4(sp)
800002a0: 33 35 a0 00  	snez	a0, a0
800002a4: 57 41 03 5e  	vmv.v.x	v2, t1
800002a8: 57 12 11 6e  	vmflt.vv	v4, v1, v2
800002ac: d7 42 05 5e  	vmv.v.x	v5, a0
800002b0: 57 02 52 26  	vand.vv	v4, v5, v4

800002b4 <.Lpcrel_hi4>:
800002b4: 17 03 00 00  	auipc	t1, 0
800002b8: 5b 30 03 01  	setrpc	zero, t1, 16
800002bc: 5b 94 41 00  	vbne	v4, v3, 0x800002c4 <.LBB0_14>
800002c0: 57 41 10 02  	vadd.vx	v2, v1, zero

800002c4 <.LBB0_14>:
800002c4: 5b 20 00 00  	join	zero, zero, 0
800002c8: 0b 20 10 04  	regext	zero, zero, 65
800002cc: d7 e0 24 a6  	vmadd.vx	v1, s1, v2
800002d0: 0b 20 10 00  	regext	zero, zero, 1
800002d4: d7 e0 03 a6  	vmadd.vx	v1, t2, v0
800002d8: 0b 20 00 04  	regext	zero, zero, 64
800002dc: 57 30 11 96  	vsll.vi	v0, v1, 2
800002e0: 57 c0 02 02  	vadd.vx	v0, v0, t0
800002e4: 7b 60 20 00  	vsw12.v	v2, 0(v0)
800002e8: 83 20 c1 fe  	lw	ra, -20(sp)
800002ec: 0b 20 90 00  	regext	zero, zero, 9
800002f0: ab 20 c0 7f  	vlw.v	v1, -4(v0)
800002f4: 0b 20 90 00  	regext	zero, zero, 9
800002f8: 2b 21 80 7f  	vlw.v	v2, -8(v0)
800002fc: 13 01 c1 fe  	addi	sp, sp, -20
80000300: 13 02 82 ff  	addi	tp, tp, -8
80000304: 0b 20 10 00  	regext	zero, zero, 1
80000308: 57 40 02 5e  	vmv.v.x	v0, tp
8000030c: 67 80 00 00  	ret

80000310 <_Z13get_global_idj>:
80000310: 13 01 41 00  	addi	sp, sp, 4
80000314: 23 2e 11 fe  	sw	ra, -4(sp)
80000318: 93 02 20 00  	li	t0, 2
8000031c: d7 c0 02 5e  	vmv.v.x	v1, t0

80000320 <.Lpcrel_hi0>:
80000320: 17 03 00 00  	auipc	t1, 0
80000324: 5b 30 c3 04  	setrpc	zero, t1, 76
80000328: 5b 88 00 02  	vbeq	v0, v1, 0x80000358 <.LBB0_4>
8000032c: 93 02 10 00  	li	t0, 1
80000330: d7 c0 02 5e  	vmv.v.x	v1, t0

80000334 <.Lpcrel_hi1>:
80000334: 17 03 00 00  	auipc	t1, 0
80000338: 5b 30 83 03  	setrpc	zero, t1, 56
8000033c: 5b 82 00 02  	vbeq	v0, v1, 0x80000360 <.LBB0_5>
80000340: d7 40 00 5e  	vmv.v.x	v1, zero

80000344 <.Lpcrel_hi2>:
80000344: 17 03 00 00  	auipc	t1, 0
80000348: 5b 30 83 02  	setrpc	zero, t1, 40
8000034c: 5b 9e 00 00  	vbne	v0, v1, 0x80000368 <.LBB0_6>
80000350: ef 00 80 10  	jal	0x80000458 <__builtin_riscv_global_id_x>
80000354: 6f 00 80 01  	j	0x8000036c <.LBB0_7>

80000358 <.LBB0_4>:
80000358: ef 00 40 16  	jal	0x800004bc <__builtin_riscv_global_id_z>
8000035c: 6f 00 00 01  	j	0x8000036c <.LBB0_7>

80000360 <.LBB0_5>:
80000360: ef 00 c0 12  	jal	0x8000048c <__builtin_riscv_global_id_y>
80000364: 6f 00 80 00  	j	0x8000036c <.LBB0_7>

80000368 <.LBB0_6>:
80000368: 57 40 00 5e  	vmv.v.x	v0, zero

8000036c <.LBB0_7>:
8000036c: 5b 20 00 00  	join	zero, zero, 0
80000370: 83 20 c1 ff  	lw	ra, -4(sp)
80000374: 13 01 c1 ff  	addi	sp, sp, -4
80000378: 67 80 00 00  	ret

8000037c <__builtin_riscv_workitem_id_x>:
8000037c: 13 01 41 00  	addi	sp, sp, 4
80000380: 23 2e 11 fe  	sw	ra, -4(sp)
80000384: 73 25 30 80  	csrr	a0, 2051
80000388: 83 22 85 00  	lw	t0, 8(a0)
8000038c: 73 23 00 80  	csrr	t1, 2048
80000390: 57 a1 08 52  	vid.v	v2
80000394: 57 40 23 02  	vadd.vx	v0, v2, t1
80000398: 03 2e 85 01  	lw	t3, 24(a0)
8000039c: 57 60 0e 8a  	vremu.vx	v0, v0, t3
800003a0: 83 20 c1 ff  	lw	ra, -4(sp)
800003a4: 13 01 c1 ff  	addi	sp, sp, -4
800003a8: 67 80 00 00  	ret

800003ac <__builtin_riscv_workitem_id_y>:
800003ac: 13 01 41 00  	addi	sp, sp, 4
800003b0: 23 2e 11 fe  	sw	ra, -4(sp)
800003b4: 73 25 30 80  	csrr	a0, 2051
800003b8: 83 22 85 00  	lw	t0, 8(a0)
800003bc: 73 23 00 80  	csrr	t1, 2048
800003c0: 57 a1 08 52  	vid.v	v2
800003c4: 57 40 23 02  	vadd.vx	v0, v2, t1
800003c8: 03 2e 85 01  	lw	t3, 24(a0)
800003cc: 83 2e c5 01  	lw	t4, 28(a0)
800003d0: 33 8f ce 03  	mul	t5, t4, t3
800003d4: 57 60 0f 8a  	vremu.vx	v0, v0, t5
800003d8: 57 60 0e 82  	vdivu.vx	v0, v0, t3
800003dc: d7 c0 0e 5e  	vmv.v.x	v1, t4

800003e0 <.hi2>:
800003e0: 17 03 00 00  	auipc	t1, 0
800003e4: 5b 30 43 01  	setrpc	zero, t1, 20
800003e8: 5b c6 00 00  	vblt	v0, v1, 0x800003f4 <.end2>
800003ec: 13 0f f0 ff  	li	t5, -1
800003f0: 57 40 1f 02  	vadd.vx	v0, v1, t5

800003f4 <.end2>:
800003f4: 5b 20 00 00  	join	zero, zero, 0
800003f8: 83 20 c1 ff  	lw	ra, -4(sp)
800003fc: 13 01 c1 ff  	addi	sp, sp, -4
80000400: 67 80 00 00  	ret

80000404 <__builtin_riscv_workitem_id_z>:
80000404: 13 01 41 00  	addi	sp, sp, 4
80000408: 23 2e 11 fe  	sw	ra, -4(sp)
8000040c: 73 25 30 80  	csrr	a0, 2051
80000410: 73 23 00 80  	csrr	t1, 2048
80000414: 57 a1 08 52  	vid.v	v2
80000418: 57 40 23 02  	vadd.vx	v0, v2, t1
8000041c: 03 2e 85 01  	lw	t3, 24(a0)
80000420: 83 2e c5 01  	lw	t4, 28(a0)
80000424: 03 2f 05 02  	lw	t5, 32(a0)
80000428: b3 8e ce 03  	mul	t4, t4, t3
8000042c: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000430: d7 40 0f 5e  	vmv.v.x	v1, t5

80000434 <.hi3>:
80000434: 17 03 00 00  	auipc	t1, 0
80000438: 5b 30 43 01  	setrpc	zero, t1, 20
8000043c: 5b c6 00 00  	vblt	v0, v1, 0x80000448 <.end3>
80000440: 13 0f f0 ff  	li	t5, -1
80000444: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000448 <.end3>:
80000448: 5b 20 00 00  	join	zero, zero, 0
8000044c: 83 20 c1 ff  	lw	ra, -4(sp)
80000450: 13 01 c1 ff  	addi	sp, sp, -4
80000454: 67 80 00 00  	ret

80000458 <__builtin_riscv_global_id_x>:
80000458: 13 01 41 00  	addi	sp, sp, 4
8000045c: 23 2e 11 fe  	sw	ra, -4(sp)
80000460: ef f0 df f1  	jal	0x8000037c <__builtin_riscv_workitem_id_x>
80000464: 73 25 30 80  	csrr	a0, 2051
80000468: 73 23 80 80  	csrr	t1, 2056
8000046c: 03 2e 85 01  	lw	t3, 24(a0)
80000470: 83 2e 45 02  	lw	t4, 36(a0)
80000474: b3 0f c3 03  	mul	t6, t1, t3
80000478: b3 8f df 01  	add	t6, t6, t4
8000047c: 57 c0 0f 02  	vadd.vx	v0, v0, t6
80000480: 83 20 c1 ff  	lw	ra, -4(sp)
80000484: 13 01 c1 ff  	addi	sp, sp, -4
80000488: 67 80 00 00  	ret

8000048c <__builtin_riscv_global_id_y>:
8000048c: 13 01 41 00  	addi	sp, sp, 4
80000490: 23 2e 11 fe  	sw	ra, -4(sp)
80000494: ef f0 9f f1  	jal	0x800003ac <__builtin_riscv_workitem_id_y>
80000498: 73 23 90 80  	csrr	t1, 2057
8000049c: 83 23 c5 01  	lw	t2, 28(a0)
800004a0: 83 2e 85 02  	lw	t4, 40(a0)
800004a4: 33 0e 73 02  	mul	t3, t1, t2
800004a8: 33 0e de 01  	add	t3, t3, t4
800004ac: 57 40 0e 02  	vadd.vx	v0, v0, t3
800004b0: 83 20 c1 ff  	lw	ra, -4(sp)
800004b4: 13 01 c1 ff  	addi	sp, sp, -4
800004b8: 67 80 00 00  	ret

800004bc <__builtin_riscv_global_id_z>:
800004bc: 13 01 41 00  	addi	sp, sp, 4
800004c0: 23 2e 11 fe  	sw	ra, -4(sp)
800004c4: ef f0 1f f4  	jal	0x80000404 <__builtin_riscv_workitem_id_z>
800004c8: 73 25 30 80  	csrr	a0, 2051
800004cc: 73 23 a0 80  	csrr	t1, 2058
800004d0: 83 23 05 02  	lw	t2, 32(a0)
800004d4: 03 2e c5 02  	lw	t3, 44(a0)
800004d8: b3 83 63 02  	mul	t2, t2, t1
800004dc: b3 83 c3 01  	add	t2, t2, t3
800004e0: 57 c0 03 02  	vadd.vx	v0, v0, t2
800004e4: 83 20 c1 ff  	lw	ra, -4(sp)
800004e8: 13 01 c1 ff  	addi	sp, sp, -4
800004ec: 67 80 00 00  	ret
