$date
	Tue May  9 18:14:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module split_tb $end
$var wire 6 ! out [5:0] $end
$var reg 6 " a [5:0] $end
$var reg 6 # b [5:0] $end
$scope module a1 $end
$var wire 6 $ a [5:0] $end
$var wire 6 % b [5:0] $end
$var wire 4 & tmp [3:0] $end
$var wire 6 ' out [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#2
b10 "
b10 $
#4
b1 #
b1 %
b11 "
b11 $
#6
b100 "
b100 $
#8
b100 !
b100 '
b1 &
b10 #
b10 %
b11 "
b11 $
