// Seed: 3912667522
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [-1 : ""] id_8 = id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd96,
    parameter id_5 = 32'd24,
    parameter id_7 = 32'd82
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8
);
  inout wire id_8;
  inout wire _id_7;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_8,
      id_8,
      id_8,
      id_4,
      id_4
  );
  output wire id_6;
  output wire _id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire _id_1;
  wire [id_5  -  id_7 : id_1] id_9;
  parameter id_10 = 1;
  wire id_11;
  ;
  wire id_12;
  wire id_13;
endmodule
