
20250703_RTOS_LED_StopWatch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e4c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08006fec  08006fec  00007fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800715c  0800715c  000090c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800715c  0800715c  0000815c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007164  08007164  000090c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007164  08007164  00008164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007168  08007168  00008168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c0  20000000  0800716c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042ac  200000c0  0800722c  000090c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000436c  0800722c  0000936c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000090c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016e8d  00000000  00000000  000090f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000041cd  00000000  00000000  0001ff7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001510  00000000  00000000  00024150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001014  00000000  00000000  00025660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a79f  00000000  00000000  00026674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ca76  00000000  00000000  00040e13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098141  00000000  00000000  0005d889  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f59ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005940  00000000  00000000  000f5a10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000fb350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000c0 	.word	0x200000c0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006fd4 	.word	0x08006fd4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000c4 	.word	0x200000c4
 80001dc:	08006fd4 	.word	0x08006fd4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	200000fc 	.word	0x200000fc
 80005dc:	2000019c 	.word	0x2000019c

080005e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b09c      	sub	sp, #112	@ 0x70
 80005e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	Model_StopWatchInit();
 80005e6:	f000 fda3 	bl	8001130 <Model_StopWatchInit>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  btnMail = osMailCreate(osMailQ(btnMail), NULL);
 80005ea:	2100      	movs	r1, #0
 80005ec:	482e      	ldr	r0, [pc, #184]	@ (80006a8 <MX_FREERTOS_Init+0xc8>)
 80005ee:	f003 fd51 	bl	8004094 <osMailCreate>
 80005f2:	4603      	mov	r3, r0
 80005f4:	4a2d      	ldr	r2, [pc, #180]	@ (80006ac <MX_FREERTOS_Init+0xcc>)
 80005f6:	6013      	str	r3, [r2, #0]
  btnFndMail = osMailCreate(osMailQ(btnFndMail), NULL);
 80005f8:	2100      	movs	r1, #0
 80005fa:	482d      	ldr	r0, [pc, #180]	@ (80006b0 <MX_FREERTOS_Init+0xd0>)
 80005fc:	f003 fd4a 	bl	8004094 <osMailCreate>
 8000600:	4603      	mov	r3, r0
 8000602:	4a2c      	ldr	r2, [pc, #176]	@ (80006b4 <MX_FREERTOS_Init+0xd4>)
 8000604:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000606:	4b2c      	ldr	r3, [pc, #176]	@ (80006b8 <MX_FREERTOS_Init+0xd8>)
 8000608:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800060c:	461d      	mov	r5, r3
 800060e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000610:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000612:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000616:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800061a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800061e:	2100      	movs	r1, #0
 8000620:	4618      	mov	r0, r3
 8000622:	f003 fafa 	bl	8003c1a <osThreadCreate>
 8000626:	4603      	mov	r3, r0
 8000628:	4a24      	ldr	r2, [pc, #144]	@ (80006bc <MX_FREERTOS_Init+0xdc>)
 800062a:	6013      	str	r3, [r2, #0]

  /* definition and creation of nyListenerTask */
  osThreadDef(nyListenerTask, StartListenerTask, osPriorityNormal, 0, 128);
 800062c:	4b24      	ldr	r3, [pc, #144]	@ (80006c0 <MX_FREERTOS_Init+0xe0>)
 800062e:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000632:	461d      	mov	r5, r3
 8000634:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000636:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000638:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800063c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  nyListenerTaskHandle = osThreadCreate(osThread(nyListenerTask), NULL);
 8000640:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f003 fae7 	bl	8003c1a <osThreadCreate>
 800064c:	4603      	mov	r3, r0
 800064e:	4a1d      	ldr	r2, [pc, #116]	@ (80006c4 <MX_FREERTOS_Init+0xe4>)
 8000650:	6013      	str	r3, [r2, #0]

  /* definition and creation of myControllerTas */
  osThreadDef(myControllerTas, StartControllerTask, osPriorityNormal, 0, 128);
 8000652:	4b1d      	ldr	r3, [pc, #116]	@ (80006c8 <MX_FREERTOS_Init+0xe8>)
 8000654:	f107 041c 	add.w	r4, r7, #28
 8000658:	461d      	mov	r5, r3
 800065a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800065c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800065e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000662:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myControllerTasHandle = osThreadCreate(osThread(myControllerTas), NULL);
 8000666:	f107 031c 	add.w	r3, r7, #28
 800066a:	2100      	movs	r1, #0
 800066c:	4618      	mov	r0, r3
 800066e:	f003 fad4 	bl	8003c1a <osThreadCreate>
 8000672:	4603      	mov	r3, r0
 8000674:	4a15      	ldr	r2, [pc, #84]	@ (80006cc <MX_FREERTOS_Init+0xec>)
 8000676:	6013      	str	r3, [r2, #0]

  /* definition and creation of myPresenterTask */
  osThreadDef(myPresenterTask, StartPresenterTask, osPriorityNormal, 0, 128);
 8000678:	4b15      	ldr	r3, [pc, #84]	@ (80006d0 <MX_FREERTOS_Init+0xf0>)
 800067a:	463c      	mov	r4, r7
 800067c:	461d      	mov	r5, r3
 800067e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000680:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000682:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000686:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myPresenterTaskHandle = osThreadCreate(osThread(myPresenterTask), NULL);
 800068a:	463b      	mov	r3, r7
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f003 fac3 	bl	8003c1a <osThreadCreate>
 8000694:	4603      	mov	r3, r0
 8000696:	4a0f      	ldr	r2, [pc, #60]	@ (80006d4 <MX_FREERTOS_Init+0xf4>)
 8000698:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  HAL_TIM_Base_Start_IT(&htim2);
 800069a:	480f      	ldr	r0, [pc, #60]	@ (80006d8 <MX_FREERTOS_Init+0xf8>)
 800069c:	f002 fea8 	bl	80033f0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END RTOS_THREADS */

}
 80006a0:	bf00      	nop
 80006a2:	3770      	adds	r7, #112	@ 0x70
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bdb0      	pop	{r4, r5, r7, pc}
 80006a8:	080070dc 	.word	0x080070dc
 80006ac:	200000e0 	.word	0x200000e0
 80006b0:	080070e8 	.word	0x080070e8
 80006b4:	200000e8 	.word	0x200000e8
 80006b8:	08006ff8 	.word	0x08006ff8
 80006bc:	200000ec 	.word	0x200000ec
 80006c0:	08007024 	.word	0x08007024
 80006c4:	200000f0 	.word	0x200000f0
 80006c8:	08007050 	.word	0x08007050
 80006cc:	200000f4 	.word	0x200000f4
 80006d0:	0800707c 	.word	0x0800707c
 80006d4:	200000f8 	.word	0x200000f8
 80006d8:	2000043c 	.word	0x2000043c

080006dc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(5);
 80006e4:	2005      	movs	r0, #5
 80006e6:	f003 fae4 	bl	8003cb2 <osDelay>
 80006ea:	e7fb      	b.n	80006e4 <StartDefaultTask+0x8>

080006ec <StartListenerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartListenerTask */
void StartListenerTask(void const * argument)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartListenerTask */
	Listener_Init();
 80006f4:	f000 fcd0 	bl	8001098 <Listener_Init>
  /* Infinite loop */
  for(;;)
  {
	  Listener_Excute();
 80006f8:	f000 fcd4 	bl	80010a4 <Listener_Excute>

    osDelay(5);
 80006fc:	2005      	movs	r0, #5
 80006fe:	f003 fad8 	bl	8003cb2 <osDelay>
	  Listener_Excute();
 8000702:	bf00      	nop
 8000704:	e7f8      	b.n	80006f8 <StartListenerTask+0xc>

08000706 <StartControllerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartControllerTask */
void StartControllerTask(void const * argument)
{
 8000706:	b580      	push	{r7, lr}
 8000708:	b082      	sub	sp, #8
 800070a:	af00      	add	r7, sp, #0
 800070c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControllerTask */
	Controller_Init();
 800070e:	f000 fb7e 	bl	8000e0e <Controller_Init>
  /* Infinite loop */
  for(;;)
  {
Controller_Excute();
 8000712:	f000 fb82 	bl	8000e1a <Controller_Excute>
    osDelay(5);
 8000716:	2005      	movs	r0, #5
 8000718:	f003 facb 	bl	8003cb2 <osDelay>
Controller_Excute();
 800071c:	bf00      	nop
 800071e:	e7f8      	b.n	8000712 <StartControllerTask+0xc>

08000720 <StartPresenterTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPresenterTask */
void StartPresenterTask(void const * argument)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPresenterTask */
	Presenter_Init();
 8000728:	f000 fd38 	bl	800119c <Presenter_Init>
  /* Infinite loop */
  for(;;)
  {
	  Presenter_Excute();
 800072c:	f000 fd3c 	bl	80011a8 <Presenter_Excute>
    osDelay(10);
 8000730:	200a      	movs	r0, #10
 8000732:	f003 fabe 	bl	8003cb2 <osDelay>
	  Presenter_Excute();
 8000736:	bf00      	nop
 8000738:	e7f8      	b.n	800072c <StartPresenterTask+0xc>
	...

0800073c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b08a      	sub	sp, #40	@ 0x28
 8000740:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000742:	f107 0314 	add.w	r3, r7, #20
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	605a      	str	r2, [r3, #4]
 800074c:	609a      	str	r2, [r3, #8]
 800074e:	60da      	str	r2, [r3, #12]
 8000750:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000752:	2300      	movs	r3, #0
 8000754:	613b      	str	r3, [r7, #16]
 8000756:	4b49      	ldr	r3, [pc, #292]	@ (800087c <MX_GPIO_Init+0x140>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075a:	4a48      	ldr	r2, [pc, #288]	@ (800087c <MX_GPIO_Init+0x140>)
 800075c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000760:	6313      	str	r3, [r2, #48]	@ 0x30
 8000762:	4b46      	ldr	r3, [pc, #280]	@ (800087c <MX_GPIO_Init+0x140>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800076a:	613b      	str	r3, [r7, #16]
 800076c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800076e:	2300      	movs	r3, #0
 8000770:	60fb      	str	r3, [r7, #12]
 8000772:	4b42      	ldr	r3, [pc, #264]	@ (800087c <MX_GPIO_Init+0x140>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000776:	4a41      	ldr	r2, [pc, #260]	@ (800087c <MX_GPIO_Init+0x140>)
 8000778:	f043 0304 	orr.w	r3, r3, #4
 800077c:	6313      	str	r3, [r2, #48]	@ 0x30
 800077e:	4b3f      	ldr	r3, [pc, #252]	@ (800087c <MX_GPIO_Init+0x140>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	f003 0304 	and.w	r3, r3, #4
 8000786:	60fb      	str	r3, [r7, #12]
 8000788:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	60bb      	str	r3, [r7, #8]
 800078e:	4b3b      	ldr	r3, [pc, #236]	@ (800087c <MX_GPIO_Init+0x140>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	4a3a      	ldr	r2, [pc, #232]	@ (800087c <MX_GPIO_Init+0x140>)
 8000794:	f043 0301 	orr.w	r3, r3, #1
 8000798:	6313      	str	r3, [r2, #48]	@ 0x30
 800079a:	4b38      	ldr	r3, [pc, #224]	@ (800087c <MX_GPIO_Init+0x140>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	f003 0301 	and.w	r3, r3, #1
 80007a2:	60bb      	str	r3, [r7, #8]
 80007a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a6:	2300      	movs	r3, #0
 80007a8:	607b      	str	r3, [r7, #4]
 80007aa:	4b34      	ldr	r3, [pc, #208]	@ (800087c <MX_GPIO_Init+0x140>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ae:	4a33      	ldr	r2, [pc, #204]	@ (800087c <MX_GPIO_Init+0x140>)
 80007b0:	f043 0302 	orr.w	r3, r3, #2
 80007b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007b6:	4b31      	ldr	r3, [pc, #196]	@ (800087c <MX_GPIO_Init+0x140>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	f003 0302 	and.w	r3, r3, #2
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80007c2:	2200      	movs	r2, #0
 80007c4:	f240 117f 	movw	r1, #383	@ 0x17f
 80007c8:	482d      	ldr	r0, [pc, #180]	@ (8000880 <MX_GPIO_Init+0x144>)
 80007ca:	f001 fc3f 	bl	800204c <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_11
 80007ce:	2200      	movs	r2, #0
 80007d0:	f641 0113 	movw	r1, #6163	@ 0x1813
 80007d4:	482b      	ldr	r0, [pc, #172]	@ (8000884 <MX_GPIO_Init+0x148>)
 80007d6:	f001 fc39 	bl	800204c <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 80007da:	2200      	movs	r2, #0
 80007dc:	f24f 0107 	movw	r1, #61447	@ 0xf007
 80007e0:	4829      	ldr	r0, [pc, #164]	@ (8000888 <MX_GPIO_Init+0x14c>)
 80007e2:	f001 fc33 	bl	800204c <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80007e6:	f240 137f 	movw	r3, #383	@ 0x17f
 80007ea:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ec:	2301      	movs	r3, #1
 80007ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f4:	2300      	movs	r3, #0
 80007f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007f8:	f107 0314 	add.w	r3, r7, #20
 80007fc:	4619      	mov	r1, r3
 80007fe:	4820      	ldr	r0, [pc, #128]	@ (8000880 <MX_GPIO_Init+0x144>)
 8000800:	f001 fa88 	bl	8001d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_11
 8000804:	f641 0313 	movw	r3, #6163	@ 0x1813
 8000808:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080a:	2301      	movs	r3, #1
 800080c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080e:	2300      	movs	r3, #0
 8000810:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000812:	2300      	movs	r3, #0
 8000814:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000816:	f107 0314 	add.w	r3, r7, #20
 800081a:	4619      	mov	r1, r3
 800081c:	4819      	ldr	r0, [pc, #100]	@ (8000884 <MX_GPIO_Init+0x148>)
 800081e:	f001 fa79 	bl	8001d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8000822:	f24f 0307 	movw	r3, #61447	@ 0xf007
 8000826:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000828:	2301      	movs	r3, #1
 800082a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	2300      	movs	r3, #0
 800082e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000830:	2300      	movs	r3, #0
 8000832:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000834:	f107 0314 	add.w	r3, r7, #20
 8000838:	4619      	mov	r1, r3
 800083a:	4813      	ldr	r0, [pc, #76]	@ (8000888 <MX_GPIO_Init+0x14c>)
 800083c:	f001 fa6a 	bl	8001d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000840:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000844:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000846:	2300      	movs	r3, #0
 8000848:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084a:	2300      	movs	r3, #0
 800084c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800084e:	f107 0314 	add.w	r3, r7, #20
 8000852:	4619      	mov	r1, r3
 8000854:	480b      	ldr	r0, [pc, #44]	@ (8000884 <MX_GPIO_Init+0x148>)
 8000856:	f001 fa5d 	bl	8001d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 800085a:	2328      	movs	r3, #40	@ 0x28
 800085c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800085e:	2300      	movs	r3, #0
 8000860:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	2300      	movs	r3, #0
 8000864:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000866:	f107 0314 	add.w	r3, r7, #20
 800086a:	4619      	mov	r1, r3
 800086c:	4806      	ldr	r0, [pc, #24]	@ (8000888 <MX_GPIO_Init+0x14c>)
 800086e:	f001 fa51 	bl	8001d14 <HAL_GPIO_Init>

}
 8000872:	bf00      	nop
 8000874:	3728      	adds	r7, #40	@ 0x28
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40023800 	.word	0x40023800
 8000880:	40020800 	.word	0x40020800
 8000884:	40020000 	.word	0x40020000
 8000888:	40020400 	.word	0x40020400

0800088c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000890:	4b12      	ldr	r3, [pc, #72]	@ (80008dc <MX_I2C1_Init+0x50>)
 8000892:	4a13      	ldr	r2, [pc, #76]	@ (80008e0 <MX_I2C1_Init+0x54>)
 8000894:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000896:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <MX_I2C1_Init+0x50>)
 8000898:	4a12      	ldr	r2, [pc, #72]	@ (80008e4 <MX_I2C1_Init+0x58>)
 800089a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800089c:	4b0f      	ldr	r3, [pc, #60]	@ (80008dc <MX_I2C1_Init+0x50>)
 800089e:	2200      	movs	r2, #0
 80008a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80008a2:	4b0e      	ldr	r3, [pc, #56]	@ (80008dc <MX_I2C1_Init+0x50>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008a8:	4b0c      	ldr	r3, [pc, #48]	@ (80008dc <MX_I2C1_Init+0x50>)
 80008aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80008ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008b0:	4b0a      	ldr	r3, [pc, #40]	@ (80008dc <MX_I2C1_Init+0x50>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80008b6:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <MX_I2C1_Init+0x50>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008bc:	4b07      	ldr	r3, [pc, #28]	@ (80008dc <MX_I2C1_Init+0x50>)
 80008be:	2200      	movs	r2, #0
 80008c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008c2:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <MX_I2C1_Init+0x50>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008c8:	4804      	ldr	r0, [pc, #16]	@ (80008dc <MX_I2C1_Init+0x50>)
 80008ca:	f001 fbd9 	bl	8002080 <HAL_I2C_Init>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80008d4:	f000 f8e4 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	2000039c 	.word	0x2000039c
 80008e0:	40005400 	.word	0x40005400
 80008e4:	000186a0 	.word	0x000186a0

080008e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b08a      	sub	sp, #40	@ 0x28
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a19      	ldr	r2, [pc, #100]	@ (800096c <HAL_I2C_MspInit+0x84>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d12c      	bne.n	8000964 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	613b      	str	r3, [r7, #16]
 800090e:	4b18      	ldr	r3, [pc, #96]	@ (8000970 <HAL_I2C_MspInit+0x88>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000912:	4a17      	ldr	r2, [pc, #92]	@ (8000970 <HAL_I2C_MspInit+0x88>)
 8000914:	f043 0302 	orr.w	r3, r3, #2
 8000918:	6313      	str	r3, [r2, #48]	@ 0x30
 800091a:	4b15      	ldr	r3, [pc, #84]	@ (8000970 <HAL_I2C_MspInit+0x88>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091e:	f003 0302 	and.w	r3, r3, #2
 8000922:	613b      	str	r3, [r7, #16]
 8000924:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000926:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800092a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800092c:	2312      	movs	r3, #18
 800092e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000934:	2303      	movs	r3, #3
 8000936:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000938:	2304      	movs	r3, #4
 800093a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800093c:	f107 0314 	add.w	r3, r7, #20
 8000940:	4619      	mov	r1, r3
 8000942:	480c      	ldr	r0, [pc, #48]	@ (8000974 <HAL_I2C_MspInit+0x8c>)
 8000944:	f001 f9e6 	bl	8001d14 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000948:	2300      	movs	r3, #0
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	4b08      	ldr	r3, [pc, #32]	@ (8000970 <HAL_I2C_MspInit+0x88>)
 800094e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000950:	4a07      	ldr	r2, [pc, #28]	@ (8000970 <HAL_I2C_MspInit+0x88>)
 8000952:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000956:	6413      	str	r3, [r2, #64]	@ 0x40
 8000958:	4b05      	ldr	r3, [pc, #20]	@ (8000970 <HAL_I2C_MspInit+0x88>)
 800095a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800095c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000960:	60fb      	str	r3, [r7, #12]
 8000962:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000964:	bf00      	nop
 8000966:	3728      	adds	r7, #40	@ 0x28
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	40005400 	.word	0x40005400
 8000970:	40023800 	.word	0x40023800
 8000974:	40020400 	.word	0x40020400

08000978 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800097c:	f001 f882 	bl	8001a84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000980:	f000 f80c 	bl	800099c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000984:	f7ff feda 	bl	800073c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000988:	f7ff ff80 	bl	800088c <MX_I2C1_Init>
  MX_TIM2_Init();
 800098c:	f000 f9a4 	bl	8000cd8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000990:	f7ff fe26 	bl	80005e0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000994:	f003 f93a 	bl	8003c0c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000998:	bf00      	nop
 800099a:	e7fd      	b.n	8000998 <main+0x20>

0800099c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b094      	sub	sp, #80	@ 0x50
 80009a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009a2:	f107 0320 	add.w	r3, r7, #32
 80009a6:	2230      	movs	r2, #48	@ 0x30
 80009a8:	2100      	movs	r1, #0
 80009aa:	4618      	mov	r0, r3
 80009ac:	f005 fe36 	bl	800661c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b0:	f107 030c 	add.w	r3, r7, #12
 80009b4:	2200      	movs	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
 80009b8:	605a      	str	r2, [r3, #4]
 80009ba:	609a      	str	r2, [r3, #8]
 80009bc:	60da      	str	r2, [r3, #12]
 80009be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c0:	2300      	movs	r3, #0
 80009c2:	60bb      	str	r3, [r7, #8]
 80009c4:	4b27      	ldr	r3, [pc, #156]	@ (8000a64 <SystemClock_Config+0xc8>)
 80009c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c8:	4a26      	ldr	r2, [pc, #152]	@ (8000a64 <SystemClock_Config+0xc8>)
 80009ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80009d0:	4b24      	ldr	r3, [pc, #144]	@ (8000a64 <SystemClock_Config+0xc8>)
 80009d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009d8:	60bb      	str	r3, [r7, #8]
 80009da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009dc:	2300      	movs	r3, #0
 80009de:	607b      	str	r3, [r7, #4]
 80009e0:	4b21      	ldr	r3, [pc, #132]	@ (8000a68 <SystemClock_Config+0xcc>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a20      	ldr	r2, [pc, #128]	@ (8000a68 <SystemClock_Config+0xcc>)
 80009e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80009ea:	6013      	str	r3, [r2, #0]
 80009ec:	4b1e      	ldr	r3, [pc, #120]	@ (8000a68 <SystemClock_Config+0xcc>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009f4:	607b      	str	r3, [r7, #4]
 80009f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009f8:	2301      	movs	r3, #1
 80009fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a00:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a02:	2302      	movs	r3, #2
 8000a04:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a06:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a0c:	2304      	movs	r3, #4
 8000a0e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000a10:	2364      	movs	r3, #100	@ 0x64
 8000a12:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a14:	2302      	movs	r3, #2
 8000a16:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a18:	2304      	movs	r3, #4
 8000a1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a1c:	f107 0320 	add.w	r3, r7, #32
 8000a20:	4618      	mov	r0, r3
 8000a22:	f001 ffcb 	bl	80029bc <HAL_RCC_OscConfig>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a2c:	f000 f838 	bl	8000aa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a30:	230f      	movs	r3, #15
 8000a32:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a34:	2302      	movs	r3, #2
 8000a36:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a40:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a42:	2300      	movs	r3, #0
 8000a44:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000a46:	f107 030c 	add.w	r3, r7, #12
 8000a4a:	2103      	movs	r1, #3
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f002 fa2d 	bl	8002eac <HAL_RCC_ClockConfig>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000a58:	f000 f822 	bl	8000aa0 <Error_Handler>
  }
}
 8000a5c:	bf00      	nop
 8000a5e:	3750      	adds	r7, #80	@ 0x50
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	40023800 	.word	0x40023800
 8000a68:	40007000 	.word	0x40007000

08000a6c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a08      	ldr	r2, [pc, #32]	@ (8000a9c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d101      	bne.n	8000a82 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000a7e:	f001 f823 	bl	8001ac8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	  if(htim->Instance == TIM2) {
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a8a:	d103      	bne.n	8000a94 <HAL_TIM_PeriodElapsedCallback+0x28>
		 FND_DispDataCallBack();
 8000a8c:	f000 fd04 	bl	8001498 <FND_DispDataCallBack>
		 StopWatch_IncTimeCallBack();
 8000a90:	f000 fabc 	bl	800100c <StopWatch_IncTimeCallBack>

	  }
  /* USER CODE END Callback 1 */
}
 8000a94:	bf00      	nop
 8000a96:	3708      	adds	r7, #8
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	40014800 	.word	0x40014800

08000aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa4:	b672      	cpsid	i
}
 8000aa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <Error_Handler+0x8>

08000aac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	607b      	str	r3, [r7, #4]
 8000ab6:	4b12      	ldr	r3, [pc, #72]	@ (8000b00 <HAL_MspInit+0x54>)
 8000ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aba:	4a11      	ldr	r2, [pc, #68]	@ (8000b00 <HAL_MspInit+0x54>)
 8000abc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ac0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8000b00 <HAL_MspInit+0x54>)
 8000ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ac6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aca:	607b      	str	r3, [r7, #4]
 8000acc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	603b      	str	r3, [r7, #0]
 8000ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8000b00 <HAL_MspInit+0x54>)
 8000ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8000b00 <HAL_MspInit+0x54>)
 8000ad8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000adc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ade:	4b08      	ldr	r3, [pc, #32]	@ (8000b00 <HAL_MspInit+0x54>)
 8000ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ae6:	603b      	str	r3, [r7, #0]
 8000ae8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000aea:	2200      	movs	r2, #0
 8000aec:	210f      	movs	r1, #15
 8000aee:	f06f 0001 	mvn.w	r0, #1
 8000af2:	f001 f8e5 	bl	8001cc0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40023800 	.word	0x40023800

08000b04 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b08c      	sub	sp, #48	@ 0x30
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000b10:	2300      	movs	r3, #0
 8000b12:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000b14:	2300      	movs	r3, #0
 8000b16:	60bb      	str	r3, [r7, #8]
 8000b18:	4b2e      	ldr	r3, [pc, #184]	@ (8000bd4 <HAL_InitTick+0xd0>)
 8000b1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b1c:	4a2d      	ldr	r2, [pc, #180]	@ (8000bd4 <HAL_InitTick+0xd0>)
 8000b1e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b22:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b24:	4b2b      	ldr	r3, [pc, #172]	@ (8000bd4 <HAL_InitTick+0xd0>)
 8000b26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b2c:	60bb      	str	r3, [r7, #8]
 8000b2e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b30:	f107 020c 	add.w	r2, r7, #12
 8000b34:	f107 0310 	add.w	r3, r7, #16
 8000b38:	4611      	mov	r1, r2
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f002 fbd6 	bl	80032ec <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b40:	f002 fbc0 	bl	80032c4 <HAL_RCC_GetPCLK2Freq>
 8000b44:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b48:	4a23      	ldr	r2, [pc, #140]	@ (8000bd8 <HAL_InitTick+0xd4>)
 8000b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b4e:	0c9b      	lsrs	r3, r3, #18
 8000b50:	3b01      	subs	r3, #1
 8000b52:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000b54:	4b21      	ldr	r3, [pc, #132]	@ (8000bdc <HAL_InitTick+0xd8>)
 8000b56:	4a22      	ldr	r2, [pc, #136]	@ (8000be0 <HAL_InitTick+0xdc>)
 8000b58:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000b5a:	4b20      	ldr	r3, [pc, #128]	@ (8000bdc <HAL_InitTick+0xd8>)
 8000b5c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b60:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000b62:	4a1e      	ldr	r2, [pc, #120]	@ (8000bdc <HAL_InitTick+0xd8>)
 8000b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b66:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000b68:	4b1c      	ldr	r3, [pc, #112]	@ (8000bdc <HAL_InitTick+0xd8>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bdc <HAL_InitTick+0xd8>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b74:	4b19      	ldr	r3, [pc, #100]	@ (8000bdc <HAL_InitTick+0xd8>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8000b7a:	4818      	ldr	r0, [pc, #96]	@ (8000bdc <HAL_InitTick+0xd8>)
 8000b7c:	f002 fbe8 	bl	8003350 <HAL_TIM_Base_Init>
 8000b80:	4603      	mov	r3, r0
 8000b82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000b86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d11b      	bne.n	8000bc6 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8000b8e:	4813      	ldr	r0, [pc, #76]	@ (8000bdc <HAL_InitTick+0xd8>)
 8000b90:	f002 fc2e 	bl	80033f0 <HAL_TIM_Base_Start_IT>
 8000b94:	4603      	mov	r3, r0
 8000b96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000b9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d111      	bne.n	8000bc6 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000ba2:	201a      	movs	r0, #26
 8000ba4:	f001 f8a8 	bl	8001cf8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	2b0f      	cmp	r3, #15
 8000bac:	d808      	bhi.n	8000bc0 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	6879      	ldr	r1, [r7, #4]
 8000bb2:	201a      	movs	r0, #26
 8000bb4:	f001 f884 	bl	8001cc0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bb8:	4a0a      	ldr	r2, [pc, #40]	@ (8000be4 <HAL_InitTick+0xe0>)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6013      	str	r3, [r2, #0]
 8000bbe:	e002      	b.n	8000bc6 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000bc6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3730      	adds	r7, #48	@ 0x30
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40023800 	.word	0x40023800
 8000bd8:	431bde83 	.word	0x431bde83
 8000bdc:	200003f0 	.word	0x200003f0
 8000be0:	40014800 	.word	0x40014800
 8000be4:	20000064 	.word	0x20000064

08000be8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <NMI_Handler+0x4>

08000bf0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <HardFault_Handler+0x4>

08000bf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <MemManage_Handler+0x4>

08000c00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <BusFault_Handler+0x4>

08000c08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <UsageFault_Handler+0x4>

08000c10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
	...

08000c20 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8000c24:	4802      	ldr	r0, [pc, #8]	@ (8000c30 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8000c26:	f002 fc45 	bl	80034b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	200003f0 	.word	0x200003f0

08000c34 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c38:	4802      	ldr	r0, [pc, #8]	@ (8000c44 <TIM2_IRQHandler+0x10>)
 8000c3a:	f002 fc3b 	bl	80034b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	2000043c 	.word	0x2000043c

08000c48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c50:	4a14      	ldr	r2, [pc, #80]	@ (8000ca4 <_sbrk+0x5c>)
 8000c52:	4b15      	ldr	r3, [pc, #84]	@ (8000ca8 <_sbrk+0x60>)
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c5c:	4b13      	ldr	r3, [pc, #76]	@ (8000cac <_sbrk+0x64>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d102      	bne.n	8000c6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c64:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <_sbrk+0x64>)
 8000c66:	4a12      	ldr	r2, [pc, #72]	@ (8000cb0 <_sbrk+0x68>)
 8000c68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c6a:	4b10      	ldr	r3, [pc, #64]	@ (8000cac <_sbrk+0x64>)
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4413      	add	r3, r2
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d207      	bcs.n	8000c88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c78:	f005 fd36 	bl	80066e8 <__errno>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	220c      	movs	r2, #12
 8000c80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c82:	f04f 33ff 	mov.w	r3, #4294967295
 8000c86:	e009      	b.n	8000c9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c88:	4b08      	ldr	r3, [pc, #32]	@ (8000cac <_sbrk+0x64>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c8e:	4b07      	ldr	r3, [pc, #28]	@ (8000cac <_sbrk+0x64>)
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4413      	add	r3, r2
 8000c96:	4a05      	ldr	r2, [pc, #20]	@ (8000cac <_sbrk+0x64>)
 8000c98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c9a:	68fb      	ldr	r3, [r7, #12]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3718      	adds	r7, #24
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	20020000 	.word	0x20020000
 8000ca8:	00000400 	.word	0x00000400
 8000cac:	20000438 	.word	0x20000438
 8000cb0:	20004370 	.word	0x20004370

08000cb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cb8:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <SystemInit+0x20>)
 8000cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cbe:	4a05      	ldr	r2, [pc, #20]	@ (8000cd4 <SystemInit+0x20>)
 8000cc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	e000ed00 	.word	0xe000ed00

08000cd8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b086      	sub	sp, #24
 8000cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cde:	f107 0308 	add.w	r3, r7, #8
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	605a      	str	r2, [r3, #4]
 8000ce8:	609a      	str	r2, [r3, #8]
 8000cea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cec:	463b      	mov	r3, r7
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cf4:	4b1d      	ldr	r3, [pc, #116]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000cf6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cfa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 8000cfc:	4b1b      	ldr	r3, [pc, #108]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000cfe:	2263      	movs	r2, #99	@ 0x63
 8000d00:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d02:	4b1a      	ldr	r3, [pc, #104]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8000d08:	4b18      	ldr	r3, [pc, #96]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000d0a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d10:	4b16      	ldr	r3, [pc, #88]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d16:	4b15      	ldr	r3, [pc, #84]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000d18:	2280      	movs	r2, #128	@ 0x80
 8000d1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d1c:	4813      	ldr	r0, [pc, #76]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000d1e:	f002 fb17 	bl	8003350 <HAL_TIM_Base_Init>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d28:	f7ff feba 	bl	8000aa0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d32:	f107 0308 	add.w	r3, r7, #8
 8000d36:	4619      	mov	r1, r3
 8000d38:	480c      	ldr	r0, [pc, #48]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000d3a:	f002 fcab 	bl	8003694 <HAL_TIM_ConfigClockSource>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d44:	f7ff feac 	bl	8000aa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d50:	463b      	mov	r3, r7
 8000d52:	4619      	mov	r1, r3
 8000d54:	4805      	ldr	r0, [pc, #20]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000d56:	f002 fead 	bl	8003ab4 <HAL_TIMEx_MasterConfigSynchronization>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d60:	f7ff fe9e 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d64:	bf00      	nop
 8000d66:	3718      	adds	r7, #24
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	2000043c 	.word	0x2000043c

08000d70 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b084      	sub	sp, #16
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d80:	d115      	bne.n	8000dae <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	60fb      	str	r3, [r7, #12]
 8000d86:	4b0c      	ldr	r3, [pc, #48]	@ (8000db8 <HAL_TIM_Base_MspInit+0x48>)
 8000d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000db8 <HAL_TIM_Base_MspInit+0x48>)
 8000d8c:	f043 0301 	orr.w	r3, r3, #1
 8000d90:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d92:	4b09      	ldr	r3, [pc, #36]	@ (8000db8 <HAL_TIM_Base_MspInit+0x48>)
 8000d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d96:	f003 0301 	and.w	r3, r3, #1
 8000d9a:	60fb      	str	r3, [r7, #12]
 8000d9c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2105      	movs	r1, #5
 8000da2:	201c      	movs	r0, #28
 8000da4:	f000 ff8c 	bl	8001cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000da8:	201c      	movs	r0, #28
 8000daa:	f000 ffa5 	bl	8001cf8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000dae:	bf00      	nop
 8000db0:	3710      	adds	r7, #16
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40023800 	.word	0x40023800

08000dbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000dbc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000df4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000dc0:	f7ff ff78 	bl	8000cb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dc4:	480c      	ldr	r0, [pc, #48]	@ (8000df8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dc6:	490d      	ldr	r1, [pc, #52]	@ (8000dfc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000dc8:	4a0d      	ldr	r2, [pc, #52]	@ (8000e00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000dca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dcc:	e002      	b.n	8000dd4 <LoopCopyDataInit>

08000dce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dd2:	3304      	adds	r3, #4

08000dd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dd8:	d3f9      	bcc.n	8000dce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dda:	4a0a      	ldr	r2, [pc, #40]	@ (8000e04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ddc:	4c0a      	ldr	r4, [pc, #40]	@ (8000e08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000de0:	e001      	b.n	8000de6 <LoopFillZerobss>

08000de2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000de2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000de4:	3204      	adds	r2, #4

08000de6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000de6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000de8:	d3fb      	bcc.n	8000de2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dea:	f005 fc83 	bl	80066f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dee:	f7ff fdc3 	bl	8000978 <main>
  bx  lr    
 8000df2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000df4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000df8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dfc:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 8000e00:	0800716c 	.word	0x0800716c
  ldr r2, =_sbss
 8000e04:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 8000e08:	2000436c 	.word	0x2000436c

08000e0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e0c:	e7fe      	b.n	8000e0c <ADC_IRQHandler>

08000e0e <Controller_Init>:


#include "Controller.h"

void Controller_Init()
{
 8000e0e:	b580      	push	{r7, lr}
 8000e10:	af00      	add	r7, sp, #0
	StopWatch_Init();
 8000e12:	f000 f809 	bl	8000e28 <StopWatch_Init>
}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <Controller_Excute>:


void Controller_Excute()
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	af00      	add	r7, sp, #0
	StopWatch_Excute();
 8000e1e:	f000 f82d 	bl	8000e7c <StopWatch_Excute>
}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
	...

08000e28 <StopWatch_Init>:
static void StopWatch_Run();
static void StopWatch_Clear();


void StopWatch_Init()
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
	stopWatchData.hour = 0;
 8000e2e:	4b11      	ldr	r3, [pc, #68]	@ (8000e74 <StopWatch_Init+0x4c>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	701a      	strb	r2, [r3, #0]
	stopWatchData.min = 0;
 8000e34:	4b0f      	ldr	r3, [pc, #60]	@ (8000e74 <StopWatch_Init+0x4c>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	705a      	strb	r2, [r3, #1]
	stopWatchData.sec = 0;
 8000e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e74 <StopWatch_Init+0x4c>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	709a      	strb	r2, [r3, #2]
	stopWatchData.msec = 0;
 8000e40:	4b0c      	ldr	r3, [pc, #48]	@ (8000e74 <StopWatch_Init+0x4c>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	809a      	strh	r2, [r3, #4]
	stopWatch_t *pstopWatchData = osMailAlloc(stopWatchDataMailBox, 0);
 8000e46:	4b0c      	ldr	r3, [pc, #48]	@ (8000e78 <StopWatch_Init+0x50>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f003 f979 	bl	8004144 <osMailAlloc>
 8000e52:	6078      	str	r0, [r7, #4]
	memcpy(pstopWatchData, &stopWatchData, sizeof(stopWatch_t));
 8000e54:	2206      	movs	r2, #6
 8000e56:	4907      	ldr	r1, [pc, #28]	@ (8000e74 <StopWatch_Init+0x4c>)
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	f005 fc71 	bl	8006740 <memcpy>
	osMailPut(stopWatchDataMailBox, pstopWatchData);
 8000e5e:	4b06      	ldr	r3, [pc, #24]	@ (8000e78 <StopWatch_Init+0x50>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	6879      	ldr	r1, [r7, #4]
 8000e64:	4618      	mov	r0, r3
 8000e66:	f003 f983 	bl	8004170 <osMailPut>

}
 8000e6a:	bf00      	nop
 8000e6c:	3708      	adds	r7, #8
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	20000484 	.word	0x20000484
 8000e78:	200004b4 	.word	0x200004b4

08000e7c <StopWatch_Excute>:

void StopWatch_Excute()
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0

stopWatchState_e state = Model_GetStopWatchState();
 8000e82:	f000 f97f 	bl	8001184 <Model_GetStopWatchState>
 8000e86:	4603      	mov	r3, r0
 8000e88:	71fb      	strb	r3, [r7, #7]

switch(state)
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d00c      	beq.n	8000eaa <StopWatch_Excute+0x2e>
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	dc0d      	bgt.n	8000eb0 <StopWatch_Excute+0x34>
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d002      	beq.n	8000e9e <StopWatch_Excute+0x22>
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d003      	beq.n	8000ea4 <StopWatch_Excute+0x28>
	break;
case S_STOPWATCH_CLEAR:
	StopWatch_Clear();
	break;
default:
	break;
 8000e9c:	e008      	b.n	8000eb0 <StopWatch_Excute+0x34>
	StopWatch_Stop();
 8000e9e:	f000 f80d 	bl	8000ebc <StopWatch_Stop>
	break;
 8000ea2:	e006      	b.n	8000eb2 <StopWatch_Excute+0x36>
	StopWatch_Run();
 8000ea4:	f000 f82e 	bl	8000f04 <StopWatch_Run>
	break;
 8000ea8:	e003      	b.n	8000eb2 <StopWatch_Excute+0x36>
	StopWatch_Clear();
 8000eaa:	f000 f86f 	bl	8000f8c <StopWatch_Clear>
	break;
 8000eae:	e000      	b.n	8000eb2 <StopWatch_Excute+0x36>
	break;
 8000eb0:	bf00      	nop
}
}
 8000eb2:	bf00      	nop
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
	...

08000ebc <StopWatch_Stop>:



void StopWatch_Stop()
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
    osEvent evt = osMessageGet(stopWatchEventMsgBox, 0);
 8000ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f00 <StopWatch_Stop+0x44>)
 8000ec4:	6819      	ldr	r1, [r3, #0]
 8000ec6:	463b      	mov	r3, r7
 8000ec8:	2200      	movs	r2, #0
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f003 f86e 	bl	8003fac <osMessageGet>
    uint16_t evtState = 2;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	81fb      	strh	r3, [r7, #14]

    if(evt.status == osEventMessage) {
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	2b10      	cmp	r3, #16
 8000ed8:	d10e      	bne.n	8000ef8 <StopWatch_Stop+0x3c>
    	evtState = evt.value.v;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	81fb      	strh	r3, [r7, #14]

	if(evtState == EVENT_RUN_STOP) {
 8000ede:	89fb      	ldrh	r3, [r7, #14]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d103      	bne.n	8000eec <StopWatch_Stop+0x30>
	   Model_SetStopWatchState(S_STOPWATCH_RUN);
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f000 f93d 	bl	8001164 <Model_SetStopWatchState>
	   Model_SetStopWatchState(S_STOPWATCH_CLEAR);
	 }

    }

}
 8000eea:	e005      	b.n	8000ef8 <StopWatch_Stop+0x3c>
	else if(evtState == EVENT_CLEAR) {
 8000eec:	89fb      	ldrh	r3, [r7, #14]
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d102      	bne.n	8000ef8 <StopWatch_Stop+0x3c>
	   Model_SetStopWatchState(S_STOPWATCH_CLEAR);
 8000ef2:	2002      	movs	r0, #2
 8000ef4:	f000 f936 	bl	8001164 <Model_SetStopWatchState>
}
 8000ef8:	bf00      	nop
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	200004b0 	.word	0x200004b0

08000f04 <StopWatch_Run>:

void StopWatch_Run()
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0
    osEvent evt = osMessageGet(stopWatchEventMsgBox, 0);
 8000f0a:	4b1c      	ldr	r3, [pc, #112]	@ (8000f7c <StopWatch_Run+0x78>)
 8000f0c:	6819      	ldr	r1, [r3, #0]
 8000f0e:	1d3b      	adds	r3, r7, #4
 8000f10:	2200      	movs	r2, #0
 8000f12:	4618      	mov	r0, r3
 8000f14:	f003 f84a 	bl	8003fac <osMessageGet>
    uint16_t evtState = 2;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	82fb      	strh	r3, [r7, #22]

    if(evt.status == osEventMessage) {
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2b10      	cmp	r3, #16
 8000f20:	d107      	bne.n	8000f32 <StopWatch_Run+0x2e>
    	evtState = evt.value.v;
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	82fb      	strh	r3, [r7, #22]

	if(evtState == EVENT_RUN_STOP) {
 8000f26:	8afb      	ldrh	r3, [r7, #22]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d102      	bne.n	8000f32 <StopWatch_Run+0x2e>
	   Model_SetStopWatchState(S_STOPWATCH_STOP);
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	f000 f919 	bl	8001164 <Model_SetStopWatchState>
	 }
    }

	static stopWatch_t prevStopWatchData;

	if (memcmp(&stopWatchData, &prevStopWatchData, sizeof(stopWatch_t)))//   
 8000f32:	2206      	movs	r2, #6
 8000f34:	4912      	ldr	r1, [pc, #72]	@ (8000f80 <StopWatch_Run+0x7c>)
 8000f36:	4813      	ldr	r0, [pc, #76]	@ (8000f84 <StopWatch_Run+0x80>)
 8000f38:	f005 fb60 	bl	80065fc <memcmp>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d018      	beq.n	8000f74 <StopWatch_Run+0x70>
	{
	memcpy(&prevStopWatchData, &stopWatchData, sizeof(stopWatch_t));
 8000f42:	4b0f      	ldr	r3, [pc, #60]	@ (8000f80 <StopWatch_Run+0x7c>)
 8000f44:	4a0f      	ldr	r2, [pc, #60]	@ (8000f84 <StopWatch_Run+0x80>)
 8000f46:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f4a:	6018      	str	r0, [r3, #0]
 8000f4c:	3304      	adds	r3, #4
 8000f4e:	8019      	strh	r1, [r3, #0]
	stopWatch_t *pstopWatchData = osMailAlloc(stopWatchDataMailBox, 0);
 8000f50:	4b0d      	ldr	r3, [pc, #52]	@ (8000f88 <StopWatch_Run+0x84>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2100      	movs	r1, #0
 8000f56:	4618      	mov	r0, r3
 8000f58:	f003 f8f4 	bl	8004144 <osMailAlloc>
 8000f5c:	6138      	str	r0, [r7, #16]
	memcpy(pstopWatchData, &stopWatchData, sizeof(stopWatch_t));
 8000f5e:	2206      	movs	r2, #6
 8000f60:	4908      	ldr	r1, [pc, #32]	@ (8000f84 <StopWatch_Run+0x80>)
 8000f62:	6938      	ldr	r0, [r7, #16]
 8000f64:	f005 fbec 	bl	8006740 <memcpy>
	osMailPut(stopWatchDataMailBox, pstopWatchData);
 8000f68:	4b07      	ldr	r3, [pc, #28]	@ (8000f88 <StopWatch_Run+0x84>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	6939      	ldr	r1, [r7, #16]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f003 f8fe 	bl	8004170 <osMailPut>
	}
}
 8000f74:	bf00      	nop
 8000f76:	3718      	adds	r7, #24
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	200004b0 	.word	0x200004b0
 8000f80:	2000048c 	.word	0x2000048c
 8000f84:	20000484 	.word	0x20000484
 8000f88:	200004b4 	.word	0x200004b4

08000f8c <StopWatch_Clear>:

void StopWatch_Clear()
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af00      	add	r7, sp, #0
    osEvent evt = osMessageGet(stopWatchEventMsgBox, 0);
 8000f92:	4b1b      	ldr	r3, [pc, #108]	@ (8001000 <StopWatch_Clear+0x74>)
 8000f94:	6819      	ldr	r1, [r3, #0]
 8000f96:	1d3b      	adds	r3, r7, #4
 8000f98:	2200      	movs	r2, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f003 f806 	bl	8003fac <osMessageGet>
    uint16_t evtState = 2;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	82fb      	strh	r3, [r7, #22]

    if(evt.status == osEventMessage) {
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2b10      	cmp	r3, #16
 8000fa8:	d107      	bne.n	8000fba <StopWatch_Clear+0x2e>
    	evtState = evt.value.v;
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	82fb      	strh	r3, [r7, #22]

	if(evtState == EVENT_RUN_STOP) {
 8000fae:	8afb      	ldrh	r3, [r7, #22]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d102      	bne.n	8000fba <StopWatch_Clear+0x2e>
	   Model_SetStopWatchState(S_STOPWATCH_RUN);
 8000fb4:	2001      	movs	r0, #1
 8000fb6:	f000 f8d5 	bl	8001164 <Model_SetStopWatchState>
	 }
    }
//	Model_SetStopWatchState(S_STOPWATCH_STOP);
	stopWatchData.hour = 0;
 8000fba:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <StopWatch_Clear+0x78>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	701a      	strb	r2, [r3, #0]
	stopWatchData.min = 0;
 8000fc0:	4b10      	ldr	r3, [pc, #64]	@ (8001004 <StopWatch_Clear+0x78>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	705a      	strb	r2, [r3, #1]
	stopWatchData.sec = 0;
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001004 <StopWatch_Clear+0x78>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	709a      	strb	r2, [r3, #2]
	stopWatchData.msec = 0;
 8000fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8001004 <StopWatch_Clear+0x78>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	809a      	strh	r2, [r3, #4]


	stopWatch_t *pstopWatchData = osMailAlloc(stopWatchDataMailBox, 0);
 8000fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8001008 <StopWatch_Clear+0x7c>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f003 f8b3 	bl	8004144 <osMailAlloc>
 8000fde:	6138      	str	r0, [r7, #16]
	memcpy(pstopWatchData, &stopWatchData, sizeof(stopWatch_t));
 8000fe0:	2206      	movs	r2, #6
 8000fe2:	4908      	ldr	r1, [pc, #32]	@ (8001004 <StopWatch_Clear+0x78>)
 8000fe4:	6938      	ldr	r0, [r7, #16]
 8000fe6:	f005 fbab 	bl	8006740 <memcpy>
	osMailPut(stopWatchDataMailBox, pstopWatchData);
 8000fea:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <StopWatch_Clear+0x7c>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	6939      	ldr	r1, [r7, #16]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f003 f8bd 	bl	8004170 <osMailPut>

}
 8000ff6:	bf00      	nop
 8000ff8:	3718      	adds	r7, #24
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	200004b0 	.word	0x200004b0
 8001004:	20000484 	.word	0x20000484
 8001008:	200004b4 	.word	0x200004b4

0800100c <StopWatch_IncTimeCallBack>:


void StopWatch_IncTimeCallBack()
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
	 if(Model_GetStopWatchState() != S_STOPWATCH_RUN)
 8001010:	f000 f8b8 	bl	8001184 <Model_GetStopWatchState>
 8001014:	4603      	mov	r3, r0
 8001016:	2b01      	cmp	r3, #1
 8001018:	d13a      	bne.n	8001090 <StopWatch_IncTimeCallBack+0x84>
	 {
		 return;
	 }

	if (stopWatchData.msec != 1000-1){
 800101a:	4b1e      	ldr	r3, [pc, #120]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 800101c:	889b      	ldrh	r3, [r3, #4]
 800101e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001022:	4293      	cmp	r3, r2
 8001024:	d006      	beq.n	8001034 <StopWatch_IncTimeCallBack+0x28>
		stopWatchData.msec++;
 8001026:	4b1b      	ldr	r3, [pc, #108]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 8001028:	889b      	ldrh	r3, [r3, #4]
 800102a:	3301      	adds	r3, #1
 800102c:	b29a      	uxth	r2, r3
 800102e:	4b19      	ldr	r3, [pc, #100]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 8001030:	809a      	strh	r2, [r3, #4]
		return;
 8001032:	e02e      	b.n	8001092 <StopWatch_IncTimeCallBack+0x86>
	}
	stopWatchData.msec = 0;
 8001034:	4b17      	ldr	r3, [pc, #92]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 8001036:	2200      	movs	r2, #0
 8001038:	809a      	strh	r2, [r3, #4]

	if (stopWatchData.sec != 60-1){
 800103a:	4b16      	ldr	r3, [pc, #88]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 800103c:	789b      	ldrb	r3, [r3, #2]
 800103e:	2b3b      	cmp	r3, #59	@ 0x3b
 8001040:	d006      	beq.n	8001050 <StopWatch_IncTimeCallBack+0x44>
		stopWatchData.sec++;
 8001042:	4b14      	ldr	r3, [pc, #80]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 8001044:	789b      	ldrb	r3, [r3, #2]
 8001046:	3301      	adds	r3, #1
 8001048:	b2da      	uxtb	r2, r3
 800104a:	4b12      	ldr	r3, [pc, #72]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 800104c:	709a      	strb	r2, [r3, #2]
		return;
 800104e:	e020      	b.n	8001092 <StopWatch_IncTimeCallBack+0x86>
	}
	stopWatchData.sec = 0;
 8001050:	4b10      	ldr	r3, [pc, #64]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 8001052:	2200      	movs	r2, #0
 8001054:	709a      	strb	r2, [r3, #2]

	if (stopWatchData.min != 60-1){
 8001056:	4b0f      	ldr	r3, [pc, #60]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 8001058:	785b      	ldrb	r3, [r3, #1]
 800105a:	2b3b      	cmp	r3, #59	@ 0x3b
 800105c:	d006      	beq.n	800106c <StopWatch_IncTimeCallBack+0x60>
		stopWatchData.min++;
 800105e:	4b0d      	ldr	r3, [pc, #52]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 8001060:	785b      	ldrb	r3, [r3, #1]
 8001062:	3301      	adds	r3, #1
 8001064:	b2da      	uxtb	r2, r3
 8001066:	4b0b      	ldr	r3, [pc, #44]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 8001068:	705a      	strb	r2, [r3, #1]
		return;
 800106a:	e012      	b.n	8001092 <StopWatch_IncTimeCallBack+0x86>
	}
	stopWatchData.min = 0;
 800106c:	4b09      	ldr	r3, [pc, #36]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 800106e:	2200      	movs	r2, #0
 8001070:	705a      	strb	r2, [r3, #1]

	if (stopWatchData.hour != 24-1){
 8001072:	4b08      	ldr	r3, [pc, #32]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b17      	cmp	r3, #23
 8001078:	d006      	beq.n	8001088 <StopWatch_IncTimeCallBack+0x7c>
		stopWatchData.hour++;
 800107a:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	3301      	adds	r3, #1
 8001080:	b2da      	uxtb	r2, r3
 8001082:	4b04      	ldr	r3, [pc, #16]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 8001084:	701a      	strb	r2, [r3, #0]
		return;
 8001086:	e004      	b.n	8001092 <StopWatch_IncTimeCallBack+0x86>
	}
	stopWatchData.hour = 0;
 8001088:	4b02      	ldr	r3, [pc, #8]	@ (8001094 <StopWatch_IncTimeCallBack+0x88>)
 800108a:	2200      	movs	r2, #0
 800108c:	701a      	strb	r2, [r3, #0]
 800108e:	e000      	b.n	8001092 <StopWatch_IncTimeCallBack+0x86>
		 return;
 8001090:	bf00      	nop

}
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20000484 	.word	0x20000484

08001098 <Listener_Init>:
 */
#include "Listener.h"


void Listener_Init()
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
	Listener_StopWatchInit();
 800109c:	f000 f808 	bl	80010b0 <Listener_StopWatchInit>


}
 80010a0:	bf00      	nop
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <Listener_Excute>:


void Listener_Excute()
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
	Listener_StopWatchExcute();
 80010a8:	f000 f816 	bl	80010d8 <Listener_StopWatchExcute>
}
 80010ac:	bf00      	nop
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <Listener_StopWatchInit>:

void Listener_StopWatch_CheckButton();


void Listener_StopWatchInit()
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
	  Button_Init(&hBtnRunStop, GPIOB, GPIO_PIN_5);
 80010b4:	2220      	movs	r2, #32
 80010b6:	4905      	ldr	r1, [pc, #20]	@ (80010cc <Listener_StopWatchInit+0x1c>)
 80010b8:	4805      	ldr	r0, [pc, #20]	@ (80010d0 <Listener_StopWatchInit+0x20>)
 80010ba:	f000 f96d 	bl	8001398 <Button_Init>
	  Button_Init(&hBtnClear, GPIOB, GPIO_PIN_3);
 80010be:	2208      	movs	r2, #8
 80010c0:	4902      	ldr	r1, [pc, #8]	@ (80010cc <Listener_StopWatchInit+0x1c>)
 80010c2:	4804      	ldr	r0, [pc, #16]	@ (80010d4 <Listener_StopWatchInit+0x24>)
 80010c4:	f000 f968 	bl	8001398 <Button_Init>


}
 80010c8:	bf00      	nop
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40020400 	.word	0x40020400
 80010d0:	20000494 	.word	0x20000494
 80010d4:	200004a0 	.word	0x200004a0

080010d8 <Listener_StopWatchExcute>:



void Listener_StopWatchExcute()
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0

	Listener_StopWatch_CheckButton();
 80010dc:	f000 f802 	bl	80010e4 <Listener_StopWatch_CheckButton>


}
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <Listener_StopWatch_CheckButton>:

void Listener_StopWatch_CheckButton()
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
 if (Button_GetState(&hBtnRunStop) == ACT_PUSHED) {
 80010e8:	480e      	ldr	r0, [pc, #56]	@ (8001124 <Listener_StopWatch_CheckButton+0x40>)
 80010ea:	f000 f96b 	bl	80013c4 <Button_GetState>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d107      	bne.n	8001104 <Listener_StopWatch_CheckButton+0x20>
	 osMessagePut(stopWatchEventMsgBox, EVENT_RUN_STOP, 0);
 80010f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <Listener_StopWatch_CheckButton+0x44>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2200      	movs	r2, #0
 80010fa:	2100      	movs	r1, #0
 80010fc:	4618      	mov	r0, r3
 80010fe:	f002 ff15 	bl	8003f2c <osMessagePut>
	 osMessagePut(stopWatchEventMsgBox, EVENT_CLEAR, 0);
 }



}
 8001102:	e00c      	b.n	800111e <Listener_StopWatch_CheckButton+0x3a>
 else if (Button_GetState(&hBtnClear) == ACT_PUSHED) {
 8001104:	4809      	ldr	r0, [pc, #36]	@ (800112c <Listener_StopWatch_CheckButton+0x48>)
 8001106:	f000 f95d 	bl	80013c4 <Button_GetState>
 800110a:	4603      	mov	r3, r0
 800110c:	2b01      	cmp	r3, #1
 800110e:	d106      	bne.n	800111e <Listener_StopWatch_CheckButton+0x3a>
	 osMessagePut(stopWatchEventMsgBox, EVENT_CLEAR, 0);
 8001110:	4b05      	ldr	r3, [pc, #20]	@ (8001128 <Listener_StopWatch_CheckButton+0x44>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2200      	movs	r2, #0
 8001116:	2101      	movs	r1, #1
 8001118:	4618      	mov	r0, r3
 800111a:	f002 ff07 	bl	8003f2c <osMessagePut>
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000494 	.word	0x20000494
 8001128:	200004b0 	.word	0x200004b0
 800112c:	200004a0 	.word	0x200004a0

08001130 <Model_StopWatchInit>:
osMailQDef (stopWatchDataQueue, 4, stopWatch_t);



void Model_StopWatchInit()
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
	stopWatchEventMsgBox = osMessageCreate(osMessageQ(stopWatchEventQueue), NULL);
 8001134:	2100      	movs	r1, #0
 8001136:	4807      	ldr	r0, [pc, #28]	@ (8001154 <Model_StopWatchInit+0x24>)
 8001138:	f002 fecf 	bl	8003eda <osMessageCreate>
 800113c:	4603      	mov	r3, r0
 800113e:	4a06      	ldr	r2, [pc, #24]	@ (8001158 <Model_StopWatchInit+0x28>)
 8001140:	6013      	str	r3, [r2, #0]
	stopWatchDataMailBox = osMailCreate(osMailQ(stopWatchDataQueue), NULL);
 8001142:	2100      	movs	r1, #0
 8001144:	4805      	ldr	r0, [pc, #20]	@ (800115c <Model_StopWatchInit+0x2c>)
 8001146:	f002 ffa5 	bl	8004094 <osMailCreate>
 800114a:	4603      	mov	r3, r0
 800114c:	4a04      	ldr	r2, [pc, #16]	@ (8001160 <Model_StopWatchInit+0x30>)
 800114e:	6013      	str	r3, [r2, #0]
}
 8001150:	bf00      	nop
 8001152:	bd80      	pop	{r7, pc}
 8001154:	0800710c 	.word	0x0800710c
 8001158:	200004b0 	.word	0x200004b0
 800115c:	0800711c 	.word	0x0800711c
 8001160:	200004b4 	.word	0x200004b4

08001164 <Model_SetStopWatchState>:

void Model_SetStopWatchState(stopWatchState_e state)
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	71fb      	strb	r3, [r7, #7]
	stopWatchState = state;
 800116e:	4a04      	ldr	r2, [pc, #16]	@ (8001180 <Model_SetStopWatchState+0x1c>)
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	7013      	strb	r3, [r2, #0]
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	200004ac 	.word	0x200004ac

08001184 <Model_GetStopWatchState>:

stopWatchState_e Model_GetStopWatchState()
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
	return stopWatchState;
 8001188:	4b03      	ldr	r3, [pc, #12]	@ (8001198 <Model_GetStopWatchState+0x14>)
 800118a:	781b      	ldrb	r3, [r3, #0]
}
 800118c:	4618      	mov	r0, r3
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	200004ac 	.word	0x200004ac

0800119c <Presenter_Init>:

#include "Presenter.h"


void Presenter_Init()
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	Presenter_StopWatch_Init();
 80011a0:	f000 f808 	bl	80011b4 <Presenter_StopWatch_Init>
}
 80011a4:	bf00      	nop
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <Presenter_Excute>:


void Presenter_Excute()
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
	Presenter_StopWatch_Excute();
 80011ac:	f000 f80c 	bl	80011c8 <Presenter_StopWatch_Excute>
}
 80011b0:	bf00      	nop
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <Presenter_StopWatch_Init>:

void Presenter_StopWatch_FND(stopWatch_t StopWatchData);
void Presenter_StopWatch_LCD(stopWatch_t pstopWatchData);

void Presenter_StopWatch_Init()
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
	LCD_Init(&hi2c1);
 80011b8:	4802      	ldr	r0, [pc, #8]	@ (80011c4 <Presenter_StopWatch_Init+0x10>)
 80011ba:	f000 faff 	bl	80017bc <LCD_Init>
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	2000039c 	.word	0x2000039c

080011c8 <Presenter_StopWatch_Excute>:

void Presenter_StopWatch_Excute()
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b086      	sub	sp, #24
 80011cc:	af00      	add	r7, sp, #0

	stopWatch_t *pstopWatchData;
	stopWatch_t stopWatchData;
	osEvent evt = osMailGet(stopWatchDataMailBox, osWaitForever);
 80011ce:	4b15      	ldr	r3, [pc, #84]	@ (8001224 <Presenter_StopWatch_Excute+0x5c>)
 80011d0:	6819      	ldr	r1, [r3, #0]
 80011d2:	463b      	mov	r3, r7
 80011d4:	f04f 32ff 	mov.w	r2, #4294967295
 80011d8:	4618      	mov	r0, r3
 80011da:	f003 f807 	bl	80041ec <osMailGet>

	if(evt.status == osEventMail){
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	2b20      	cmp	r3, #32
 80011e2:	d11a      	bne.n	800121a <Presenter_StopWatch_Excute+0x52>
		pstopWatchData = evt.value.p;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	617b      	str	r3, [r7, #20]
	  memcpy(&stopWatchData,pstopWatchData,sizeof(stopWatch_t));
 80011e8:	f107 030c 	add.w	r3, r7, #12
 80011ec:	2206      	movs	r2, #6
 80011ee:	6979      	ldr	r1, [r7, #20]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f005 faa5 	bl	8006740 <memcpy>
	  osMailFree(stopWatchDataMailBox, pstopWatchData);
 80011f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001224 <Presenter_StopWatch_Excute+0x5c>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	6979      	ldr	r1, [r7, #20]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f003 f869 	bl	80042d4 <osMailFree>
	  Presenter_StopWatch_FND(stopWatchData);
 8001202:	f107 030c 	add.w	r3, r7, #12
 8001206:	e893 0003 	ldmia.w	r3, {r0, r1}
 800120a:	f000 f867 	bl	80012dc <Presenter_StopWatch_FND>
	  Presenter_StopWatch_LCD(stopWatchData);
 800120e:	f107 030c 	add.w	r3, r7, #12
 8001212:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001216:	f000 f807 	bl	8001228 <Presenter_StopWatch_LCD>
	}
}
 800121a:	bf00      	nop
 800121c:	3718      	adds	r7, #24
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	200004b4 	.word	0x200004b4

08001228 <Presenter_StopWatch_LCD>:

void Presenter_StopWatch_LCD(stopWatch_t pstopWatchData)
{
 8001228:	b590      	push	{r4, r7, lr}
 800122a:	b09f      	sub	sp, #124	@ 0x7c
 800122c:	af02      	add	r7, sp, #8
 800122e:	463b      	mov	r3, r7
 8001230:	e883 0003 	stmia.w	r3, {r0, r1}
	char str[50];
	char str2[50];
	uint16_t state;
	sprintf(str,"SW:%02d:%02d:%02d:%03d\n", pstopWatchData.hour, pstopWatchData.min, pstopWatchData.sec, pstopWatchData.msec);
 8001234:	783b      	ldrb	r3, [r7, #0]
 8001236:	4619      	mov	r1, r3
 8001238:	787b      	ldrb	r3, [r7, #1]
 800123a:	461c      	mov	r4, r3
 800123c:	78bb      	ldrb	r3, [r7, #2]
 800123e:	88ba      	ldrh	r2, [r7, #4]
 8001240:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 8001244:	9201      	str	r2, [sp, #4]
 8001246:	9300      	str	r3, [sp, #0]
 8001248:	4623      	mov	r3, r4
 800124a:	460a      	mov	r2, r1
 800124c:	491f      	ldr	r1, [pc, #124]	@ (80012cc <Presenter_StopWatch_LCD+0xa4>)
 800124e:	f005 f9b3 	bl	80065b8 <siprintf>
	state = Model_GetStopWatchState();
 8001252:	f7ff ff97 	bl	8001184 <Model_GetStopWatchState>
 8001256:	4603      	mov	r3, r0
 8001258:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
	if(state == S_STOPWATCH_RUN)
 800125c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001260:	2b01      	cmp	r3, #1
 8001262:	d108      	bne.n	8001276 <Presenter_StopWatch_LCD+0x4e>
	{
		strcpy(str2, "RUN  ");
 8001264:	f107 0308 	add.w	r3, r7, #8
 8001268:	4a19      	ldr	r2, [pc, #100]	@ (80012d0 <Presenter_StopWatch_LCD+0xa8>)
 800126a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800126e:	6018      	str	r0, [r3, #0]
 8001270:	3304      	adds	r3, #4
 8001272:	8019      	strh	r1, [r3, #0]
 8001274:	e018      	b.n	80012a8 <Presenter_StopWatch_LCD+0x80>
	}
	else if(state == S_STOPWATCH_STOP)
 8001276:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800127a:	2b00      	cmp	r3, #0
 800127c:	d108      	bne.n	8001290 <Presenter_StopWatch_LCD+0x68>
	{
		strcpy(str2, "STOP ");
 800127e:	f107 0308 	add.w	r3, r7, #8
 8001282:	4a14      	ldr	r2, [pc, #80]	@ (80012d4 <Presenter_StopWatch_LCD+0xac>)
 8001284:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001288:	6018      	str	r0, [r3, #0]
 800128a:	3304      	adds	r3, #4
 800128c:	8019      	strh	r1, [r3, #0]
 800128e:	e00b      	b.n	80012a8 <Presenter_StopWatch_LCD+0x80>
	}
	else if(state == S_STOPWATCH_CLEAR)
 8001290:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001294:	2b02      	cmp	r3, #2
 8001296:	d107      	bne.n	80012a8 <Presenter_StopWatch_LCD+0x80>
	{
		strcpy(str2, "CLEAR");
 8001298:	f107 0308 	add.w	r3, r7, #8
 800129c:	4a0e      	ldr	r2, [pc, #56]	@ (80012d8 <Presenter_StopWatch_LCD+0xb0>)
 800129e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012a2:	6018      	str	r0, [r3, #0]
 80012a4:	3304      	adds	r3, #4
 80012a6:	8019      	strh	r1, [r3, #0]
	}
	LCD_writeStringXY(0, 0, str);
 80012a8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80012ac:	461a      	mov	r2, r3
 80012ae:	2100      	movs	r1, #0
 80012b0:	2000      	movs	r0, #0
 80012b2:	f000 fbd2 	bl	8001a5a <LCD_writeStringXY>
	LCD_writeStringXY(1, 0, str2);
 80012b6:	f107 0308 	add.w	r3, r7, #8
 80012ba:	461a      	mov	r2, r3
 80012bc:	2100      	movs	r1, #0
 80012be:	2001      	movs	r0, #1
 80012c0:	f000 fbcb 	bl	8001a5a <LCD_writeStringXY>
}
 80012c4:	bf00      	nop
 80012c6:	3774      	adds	r7, #116	@ 0x74
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd90      	pop	{r4, r7, pc}
 80012cc:	08007098 	.word	0x08007098
 80012d0:	080070b0 	.word	0x080070b0
 80012d4:	080070b8 	.word	0x080070b8
 80012d8:	080070c0 	.word	0x080070c0

080012dc <Presenter_StopWatch_FND>:

void Presenter_StopWatch_FND(stopWatch_t StopWatchData)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	463b      	mov	r3, r7
 80012e4:	e883 0003 	stmia.w	r3, {r0, r1}
	FND_WriteData(StopWatchData.min%10*1000 + StopWatchData.sec%100*10 + StopWatchData.msec/100);
 80012e8:	787a      	ldrb	r2, [r7, #1]
 80012ea:	4b29      	ldr	r3, [pc, #164]	@ (8001390 <Presenter_StopWatch_FND+0xb4>)
 80012ec:	fba3 1302 	umull	r1, r3, r3, r2
 80012f0:	08d9      	lsrs	r1, r3, #3
 80012f2:	460b      	mov	r3, r1
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	440b      	add	r3, r1
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	461a      	mov	r2, r3
 8001300:	0152      	lsls	r2, r2, #5
 8001302:	1ad2      	subs	r2, r2, r3
 8001304:	0092      	lsls	r2, r2, #2
 8001306:	4413      	add	r3, r2
 8001308:	00db      	lsls	r3, r3, #3
 800130a:	b29a      	uxth	r2, r3
 800130c:	78bb      	ldrb	r3, [r7, #2]
 800130e:	4921      	ldr	r1, [pc, #132]	@ (8001394 <Presenter_StopWatch_FND+0xb8>)
 8001310:	fba1 0103 	umull	r0, r1, r1, r3
 8001314:	0949      	lsrs	r1, r1, #5
 8001316:	2064      	movs	r0, #100	@ 0x64
 8001318:	fb00 f101 	mul.w	r1, r0, r1
 800131c:	1a5b      	subs	r3, r3, r1
 800131e:	b2db      	uxtb	r3, r3
 8001320:	4619      	mov	r1, r3
 8001322:	0089      	lsls	r1, r1, #2
 8001324:	440b      	add	r3, r1
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	b29b      	uxth	r3, r3
 800132a:	4413      	add	r3, r2
 800132c:	b29a      	uxth	r2, r3
 800132e:	88bb      	ldrh	r3, [r7, #4]
 8001330:	4918      	ldr	r1, [pc, #96]	@ (8001394 <Presenter_StopWatch_FND+0xb8>)
 8001332:	fba1 1303 	umull	r1, r3, r1, r3
 8001336:	095b      	lsrs	r3, r3, #5
 8001338:	b29b      	uxth	r3, r3
 800133a:	4413      	add	r3, r2
 800133c:	b29b      	uxth	r3, r3
 800133e:	4618      	mov	r0, r3
 8001340:	f000 f89a 	bl	8001478 <FND_WriteData>
	    if (StopWatchData.msec%100 < 50)
 8001344:	88bb      	ldrh	r3, [r7, #4]
 8001346:	4a13      	ldr	r2, [pc, #76]	@ (8001394 <Presenter_StopWatch_FND+0xb8>)
 8001348:	fba2 1203 	umull	r1, r2, r2, r3
 800134c:	0952      	lsrs	r2, r2, #5
 800134e:	2164      	movs	r1, #100	@ 0x64
 8001350:	fb01 f202 	mul.w	r2, r1, r2
 8001354:	1a9b      	subs	r3, r3, r2
 8001356:	b29b      	uxth	r3, r3
 8001358:	2b31      	cmp	r3, #49	@ 0x31
 800135a:	d804      	bhi.n	8001366 <Presenter_StopWatch_FND+0x8a>
	    {
	        FND_WriteDp(FND_DP_10,FND_DP_ON);
 800135c:	2101      	movs	r1, #1
 800135e:	2002      	movs	r0, #2
 8001360:	f000 f862 	bl	8001428 <FND_WriteDp>
 8001364:	e003      	b.n	800136e <Presenter_StopWatch_FND+0x92>
	    }
	    else
	    {
	        FND_WriteDp(FND_DP_10,FND_DP_OFF);
 8001366:	2100      	movs	r1, #0
 8001368:	2002      	movs	r0, #2
 800136a:	f000 f85d 	bl	8001428 <FND_WriteDp>
	    }

	    if (StopWatchData.msec < 500)
 800136e:	88bb      	ldrh	r3, [r7, #4]
 8001370:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001374:	d204      	bcs.n	8001380 <Presenter_StopWatch_FND+0xa4>
	    {
	        FND_WriteDp(FND_DP_1000,FND_DP_ON);
 8001376:	2101      	movs	r1, #1
 8001378:	2008      	movs	r0, #8
 800137a:	f000 f855 	bl	8001428 <FND_WriteDp>
	        FND_WriteDp(FND_DP_1000,FND_DP_OFF);
	    }



}
 800137e:	e003      	b.n	8001388 <Presenter_StopWatch_FND+0xac>
	        FND_WriteDp(FND_DP_1000,FND_DP_OFF);
 8001380:	2100      	movs	r1, #0
 8001382:	2008      	movs	r0, #8
 8001384:	f000 f850 	bl	8001428 <FND_WriteDp>
}
 8001388:	bf00      	nop
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	cccccccd 	.word	0xcccccccd
 8001394:	51eb851f 	.word	0x51eb851f

08001398 <Button_Init>:

enum {PUSHED=0, RELEASED};


void Button_Init(Button_Handler_t *hbtn, GPIO_TypeDef * GPIOx, uint16_t pinNum)
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	60b9      	str	r1, [r7, #8]
 80013a2:	4613      	mov	r3, r2
 80013a4:	80fb      	strh	r3, [r7, #6]
	hbtn->GPIOx = GPIOx;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	68ba      	ldr	r2, [r7, #8]
 80013aa:	601a      	str	r2, [r3, #0]
	hbtn->pinNum = pinNum;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	88fa      	ldrh	r2, [r7, #6]
 80013b0:	809a      	strh	r2, [r3, #4]
	hbtn->prevState = RELEASED;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	2201      	movs	r2, #1
 80013b6:	609a      	str	r2, [r3, #8]
}
 80013b8:	bf00      	nop
 80013ba:	3714      	adds	r7, #20
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr

080013c4 <Button_GetState>:

button_state_t Button_GetState(Button_Handler_t *hbtn)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
	uint32_t curState;
	curState = HAL_GPIO_ReadPin(hbtn->GPIOx, hbtn->pinNum); // normal state is high.
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	889b      	ldrh	r3, [r3, #4]
 80013d4:	4619      	mov	r1, r3
 80013d6:	4610      	mov	r0, r2
 80013d8:	f000 fe20 	bl	800201c <HAL_GPIO_ReadPin>
 80013dc:	4603      	mov	r3, r0
 80013de:	60fb      	str	r3, [r7, #12]

	if ((hbtn->prevState == RELEASED) && (curState == PUSHED)) { // button released -> pushed
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d10a      	bne.n	80013fe <Button_GetState+0x3a>
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d107      	bne.n	80013fe <Button_GetState+0x3a>
		HAL_Delay(2); // debounce
 80013ee:	2002      	movs	r0, #2
 80013f0:	f000 fb8a 	bl	8001b08 <HAL_Delay>
		hbtn->prevState = PUSHED;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2200      	movs	r2, #0
 80013f8:	609a      	str	r2, [r3, #8]
		return ACT_PUSHED;
 80013fa:	2301      	movs	r3, #1
 80013fc:	e00f      	b.n	800141e <Button_GetState+0x5a>
	}
	else if ((hbtn->prevState == PUSHED) && (curState == RELEASED)) { // button pushed -> released
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d10a      	bne.n	800141c <Button_GetState+0x58>
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d107      	bne.n	800141c <Button_GetState+0x58>
		HAL_Delay(2); // debounce
 800140c:	2002      	movs	r0, #2
 800140e:	f000 fb7b 	bl	8001b08 <HAL_Delay>
		hbtn->prevState = RELEASED;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2201      	movs	r2, #1
 8001416:	609a      	str	r2, [r3, #8]
		return ACT_RELEASED;
 8001418:	2302      	movs	r3, #2
 800141a:	e000      	b.n	800141e <Button_GetState+0x5a>
	}
	return NO_ACT;
 800141c:	2300      	movs	r3, #0
}
 800141e:	4618      	mov	r0, r3
 8001420:	3710      	adds	r7, #16
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
	...

08001428 <FND_WriteDp>:
static uint8_t fndDispDp = 0;   // fnd dp data, xxxx1111 -> xxxx_dp1000_dp100_dp10_dp1



void FND_WriteDp(uint8_t dpData, uint8_t dpState)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	4603      	mov	r3, r0
 8001430:	460a      	mov	r2, r1
 8001432:	71fb      	strb	r3, [r7, #7]
 8001434:	4613      	mov	r3, r2
 8001436:	71bb      	strb	r3, [r7, #6]
	if (dpState == FND_DP_ON)
 8001438:	79bb      	ldrb	r3, [r7, #6]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d107      	bne.n	800144e <FND_WriteDp+0x26>
		fndDispDp |= dpData;
 800143e:	4b0d      	ldr	r3, [pc, #52]	@ (8001474 <FND_WriteDp+0x4c>)
 8001440:	781a      	ldrb	r2, [r3, #0]
 8001442:	79fb      	ldrb	r3, [r7, #7]
 8001444:	4313      	orrs	r3, r2
 8001446:	b2da      	uxtb	r2, r3
 8001448:	4b0a      	ldr	r3, [pc, #40]	@ (8001474 <FND_WriteDp+0x4c>)
 800144a:	701a      	strb	r2, [r3, #0]
	else
		fndDispDp &= ~dpData;
}
 800144c:	e00b      	b.n	8001466 <FND_WriteDp+0x3e>
		fndDispDp &= ~dpData;
 800144e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001452:	43db      	mvns	r3, r3
 8001454:	b25a      	sxtb	r2, r3
 8001456:	4b07      	ldr	r3, [pc, #28]	@ (8001474 <FND_WriteDp+0x4c>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	b25b      	sxtb	r3, r3
 800145c:	4013      	ands	r3, r2
 800145e:	b25b      	sxtb	r3, r3
 8001460:	b2da      	uxtb	r2, r3
 8001462:	4b04      	ldr	r3, [pc, #16]	@ (8001474 <FND_WriteDp+0x4c>)
 8001464:	701a      	strb	r2, [r3, #0]
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	200004be 	.word	0x200004be

08001478 <FND_WriteData>:

// write fndDispNum
void FND_WriteData(uint16_t data)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	80fb      	strh	r3, [r7, #6]
	fndDispNum = data;
 8001482:	4a04      	ldr	r2, [pc, #16]	@ (8001494 <FND_WriteData+0x1c>)
 8001484:	88fb      	ldrh	r3, [r7, #6]
 8001486:	8013      	strh	r3, [r2, #0]
}
 8001488:	bf00      	nop
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	200004bc 	.word	0x200004bc

08001498 <FND_DispDataCallBack>:
	return fndDispNum;
}

// display fndDispNum
void FND_DispDataCallBack()
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
	static int digitPos = 0;
	//     .
	digitPos = (digitPos+1) % 8;
 800149c:	4b80      	ldr	r3, [pc, #512]	@ (80016a0 <FND_DispDataCallBack+0x208>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	3301      	adds	r3, #1
 80014a2:	425a      	negs	r2, r3
 80014a4:	f003 0307 	and.w	r3, r3, #7
 80014a8:	f002 0207 	and.w	r2, r2, #7
 80014ac:	bf58      	it	pl
 80014ae:	4253      	negpl	r3, r2
 80014b0:	4a7b      	ldr	r2, [pc, #492]	@ (80016a0 <FND_DispDataCallBack+0x208>)
 80014b2:	6013      	str	r3, [r2, #0]

	switch(digitPos)
 80014b4:	4b7a      	ldr	r3, [pc, #488]	@ (80016a0 <FND_DispDataCallBack+0x208>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b07      	cmp	r3, #7
 80014ba:	f200 80ee 	bhi.w	800169a <FND_DispDataCallBack+0x202>
 80014be:	a201      	add	r2, pc, #4	@ (adr r2, 80014c4 <FND_DispDataCallBack+0x2c>)
 80014c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014c4:	080014e5 	.word	0x080014e5
 80014c8:	08001513 	.word	0x08001513
 80014cc:	0800154b 	.word	0x0800154b
 80014d0:	08001583 	.word	0x08001583
 80014d4:	080015bb 	.word	0x080015bb
 80014d8:	080015f3 	.word	0x080015f3
 80014dc:	0800162b 	.word	0x0800162b
 80014e0:	08001663 	.word	0x08001663
	{
	case DIGIT_1:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 80014e4:	f000 f900 	bl	80016e8 <FND_DispOffAll>
		FND_DispDigit(fndDispNum%10);
 80014e8:	4b6e      	ldr	r3, [pc, #440]	@ (80016a4 <FND_DispDataCallBack+0x20c>)
 80014ea:	881a      	ldrh	r2, [r3, #0]
 80014ec:	4b6e      	ldr	r3, [pc, #440]	@ (80016a8 <FND_DispDataCallBack+0x210>)
 80014ee:	fba3 1302 	umull	r1, r3, r3, r2
 80014f2:	08d9      	lsrs	r1, r3, #3
 80014f4:	460b      	mov	r3, r1
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	440b      	add	r3, r1
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	b29b      	uxth	r3, r3
 8001500:	4618      	mov	r0, r3
 8001502:	f000 f913 	bl	800172c <FND_DispDigit>
		FND_DispOn(digitPos);
 8001506:	4b66      	ldr	r3, [pc, #408]	@ (80016a0 <FND_DispDataCallBack+0x208>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4618      	mov	r0, r3
 800150c:	f000 f8d4 	bl	80016b8 <FND_DispOn>
		break;
 8001510:	e0c3      	b.n	800169a <FND_DispDataCallBack+0x202>
	case DIGIT_10:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 8001512:	f000 f8e9 	bl	80016e8 <FND_DispOffAll>
		FND_DispDigit(fndDispNum/10%10);
 8001516:	4b63      	ldr	r3, [pc, #396]	@ (80016a4 <FND_DispDataCallBack+0x20c>)
 8001518:	881b      	ldrh	r3, [r3, #0]
 800151a:	4a63      	ldr	r2, [pc, #396]	@ (80016a8 <FND_DispDataCallBack+0x210>)
 800151c:	fba2 2303 	umull	r2, r3, r2, r3
 8001520:	08db      	lsrs	r3, r3, #3
 8001522:	b29a      	uxth	r2, r3
 8001524:	4b60      	ldr	r3, [pc, #384]	@ (80016a8 <FND_DispDataCallBack+0x210>)
 8001526:	fba3 1302 	umull	r1, r3, r3, r2
 800152a:	08d9      	lsrs	r1, r3, #3
 800152c:	460b      	mov	r3, r1
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	440b      	add	r3, r1
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	b29b      	uxth	r3, r3
 8001538:	4618      	mov	r0, r3
 800153a:	f000 f8f7 	bl	800172c <FND_DispDigit>
		FND_DispOn(digitPos);
 800153e:	4b58      	ldr	r3, [pc, #352]	@ (80016a0 <FND_DispDataCallBack+0x208>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4618      	mov	r0, r3
 8001544:	f000 f8b8 	bl	80016b8 <FND_DispOn>
		break;
 8001548:	e0a7      	b.n	800169a <FND_DispDataCallBack+0x202>
	case DIGIT_100:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 800154a:	f000 f8cd 	bl	80016e8 <FND_DispOffAll>
		FND_DispDigit(fndDispNum/100%10);
 800154e:	4b55      	ldr	r3, [pc, #340]	@ (80016a4 <FND_DispDataCallBack+0x20c>)
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	4a56      	ldr	r2, [pc, #344]	@ (80016ac <FND_DispDataCallBack+0x214>)
 8001554:	fba2 2303 	umull	r2, r3, r2, r3
 8001558:	095b      	lsrs	r3, r3, #5
 800155a:	b29a      	uxth	r2, r3
 800155c:	4b52      	ldr	r3, [pc, #328]	@ (80016a8 <FND_DispDataCallBack+0x210>)
 800155e:	fba3 1302 	umull	r1, r3, r3, r2
 8001562:	08d9      	lsrs	r1, r3, #3
 8001564:	460b      	mov	r3, r1
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	440b      	add	r3, r1
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	b29b      	uxth	r3, r3
 8001570:	4618      	mov	r0, r3
 8001572:	f000 f8db 	bl	800172c <FND_DispDigit>
		FND_DispOn(digitPos);
 8001576:	4b4a      	ldr	r3, [pc, #296]	@ (80016a0 <FND_DispDataCallBack+0x208>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4618      	mov	r0, r3
 800157c:	f000 f89c 	bl	80016b8 <FND_DispOn>
		break;
 8001580:	e08b      	b.n	800169a <FND_DispDataCallBack+0x202>
	case DIGIT_1000:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 8001582:	f000 f8b1 	bl	80016e8 <FND_DispOffAll>
		FND_DispDigit(fndDispNum/1000%10);
 8001586:	4b47      	ldr	r3, [pc, #284]	@ (80016a4 <FND_DispDataCallBack+0x20c>)
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	4a49      	ldr	r2, [pc, #292]	@ (80016b0 <FND_DispDataCallBack+0x218>)
 800158c:	fba2 2303 	umull	r2, r3, r2, r3
 8001590:	099b      	lsrs	r3, r3, #6
 8001592:	b29a      	uxth	r2, r3
 8001594:	4b44      	ldr	r3, [pc, #272]	@ (80016a8 <FND_DispDataCallBack+0x210>)
 8001596:	fba3 1302 	umull	r1, r3, r3, r2
 800159a:	08d9      	lsrs	r1, r3, #3
 800159c:	460b      	mov	r3, r1
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	440b      	add	r3, r1
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	4618      	mov	r0, r3
 80015aa:	f000 f8bf 	bl	800172c <FND_DispDigit>
		FND_DispOn(digitPos);
 80015ae:	4b3c      	ldr	r3, [pc, #240]	@ (80016a0 <FND_DispDataCallBack+0x208>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f000 f880 	bl	80016b8 <FND_DispOn>
		break;
 80015b8:	e06f      	b.n	800169a <FND_DispDataCallBack+0x202>
	case DIGIT_DP_1:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 80015ba:	f000 f895 	bl	80016e8 <FND_DispOffAll>
		if (fndDispDp & (1<<0)){
 80015be:	4b3d      	ldr	r3, [pc, #244]	@ (80016b4 <FND_DispDataCallBack+0x21c>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d003      	beq.n	80015d2 <FND_DispDataCallBack+0x13a>
			FND_DispDigit(10); // DP ON
 80015ca:	200a      	movs	r0, #10
 80015cc:	f000 f8ae 	bl	800172c <FND_DispDigit>
 80015d0:	e002      	b.n	80015d8 <FND_DispDataCallBack+0x140>
		}
		else {
			FND_DispDigit(11); // ALL OFF
 80015d2:	200b      	movs	r0, #11
 80015d4:	f000 f8aa 	bl	800172c <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 80015d8:	4b31      	ldr	r3, [pc, #196]	@ (80016a0 <FND_DispDataCallBack+0x208>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	425a      	negs	r2, r3
 80015de:	f003 0303 	and.w	r3, r3, #3
 80015e2:	f002 0203 	and.w	r2, r2, #3
 80015e6:	bf58      	it	pl
 80015e8:	4253      	negpl	r3, r2
 80015ea:	4618      	mov	r0, r3
 80015ec:	f000 f864 	bl	80016b8 <FND_DispOn>
		break;
 80015f0:	e053      	b.n	800169a <FND_DispDataCallBack+0x202>
	case DIGIT_DP_10:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 80015f2:	f000 f879 	bl	80016e8 <FND_DispOffAll>
		if (fndDispDp & (1<<1)){
 80015f6:	4b2f      	ldr	r3, [pc, #188]	@ (80016b4 <FND_DispDataCallBack+0x21c>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	f003 0302 	and.w	r3, r3, #2
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d003      	beq.n	800160a <FND_DispDataCallBack+0x172>
			FND_DispDigit(10); // DP ON
 8001602:	200a      	movs	r0, #10
 8001604:	f000 f892 	bl	800172c <FND_DispDigit>
 8001608:	e002      	b.n	8001610 <FND_DispDataCallBack+0x178>
		}
		else {
			FND_DispDigit(11); // ALL OFF
 800160a:	200b      	movs	r0, #11
 800160c:	f000 f88e 	bl	800172c <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 8001610:	4b23      	ldr	r3, [pc, #140]	@ (80016a0 <FND_DispDataCallBack+0x208>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	425a      	negs	r2, r3
 8001616:	f003 0303 	and.w	r3, r3, #3
 800161a:	f002 0203 	and.w	r2, r2, #3
 800161e:	bf58      	it	pl
 8001620:	4253      	negpl	r3, r2
 8001622:	4618      	mov	r0, r3
 8001624:	f000 f848 	bl	80016b8 <FND_DispOn>
		break;
 8001628:	e037      	b.n	800169a <FND_DispDataCallBack+0x202>
	case DIGIT_DP_100:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 800162a:	f000 f85d 	bl	80016e8 <FND_DispOffAll>
		if (fndDispDp & (1<<2)){
 800162e:	4b21      	ldr	r3, [pc, #132]	@ (80016b4 <FND_DispDataCallBack+0x21c>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	f003 0304 	and.w	r3, r3, #4
 8001636:	2b00      	cmp	r3, #0
 8001638:	d003      	beq.n	8001642 <FND_DispDataCallBack+0x1aa>
			FND_DispDigit(10); // DP ON
 800163a:	200a      	movs	r0, #10
 800163c:	f000 f876 	bl	800172c <FND_DispDigit>
 8001640:	e002      	b.n	8001648 <FND_DispDataCallBack+0x1b0>
		}
		else {
			FND_DispDigit(11); // ALL OFF
 8001642:	200b      	movs	r0, #11
 8001644:	f000 f872 	bl	800172c <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 8001648:	4b15      	ldr	r3, [pc, #84]	@ (80016a0 <FND_DispDataCallBack+0x208>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	425a      	negs	r2, r3
 800164e:	f003 0303 	and.w	r3, r3, #3
 8001652:	f002 0203 	and.w	r2, r2, #3
 8001656:	bf58      	it	pl
 8001658:	4253      	negpl	r3, r2
 800165a:	4618      	mov	r0, r3
 800165c:	f000 f82c 	bl	80016b8 <FND_DispOn>
		break;
 8001660:	e01b      	b.n	800169a <FND_DispDataCallBack+0x202>
	case DIGIT_DP_1000:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 8001662:	f000 f841 	bl	80016e8 <FND_DispOffAll>
		if (fndDispDp & (1<<3)){
 8001666:	4b13      	ldr	r3, [pc, #76]	@ (80016b4 <FND_DispDataCallBack+0x21c>)
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	f003 0308 	and.w	r3, r3, #8
 800166e:	2b00      	cmp	r3, #0
 8001670:	d003      	beq.n	800167a <FND_DispDataCallBack+0x1e2>
			FND_DispDigit(10); // DP ON
 8001672:	200a      	movs	r0, #10
 8001674:	f000 f85a 	bl	800172c <FND_DispDigit>
 8001678:	e002      	b.n	8001680 <FND_DispDataCallBack+0x1e8>
		}
		else {
			FND_DispDigit(11); // ALL OFF
 800167a:	200b      	movs	r0, #11
 800167c:	f000 f856 	bl	800172c <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 8001680:	4b07      	ldr	r3, [pc, #28]	@ (80016a0 <FND_DispDataCallBack+0x208>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	425a      	negs	r2, r3
 8001686:	f003 0303 	and.w	r3, r3, #3
 800168a:	f002 0203 	and.w	r2, r2, #3
 800168e:	bf58      	it	pl
 8001690:	4253      	negpl	r3, r2
 8001692:	4618      	mov	r0, r3
 8001694:	f000 f810 	bl	80016b8 <FND_DispOn>
		break;
 8001698:	bf00      	nop
	}
}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	200004c0 	.word	0x200004c0
 80016a4:	200004bc 	.word	0x200004bc
 80016a8:	cccccccd 	.word	0xcccccccd
 80016ac:	51eb851f 	.word	0x51eb851f
 80016b0:	10624dd3 	.word	0x10624dd3
 80016b4:	200004be 	.word	0x200004be

080016b8 <FND_DispOn>:
	HAL_GPIO_WritePin(fndDigitCom[fndPos].GPIOx, fndDigitCom[fndPos].pinNum, SET);
}
*/

void FND_DispOn(int fndPos)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
	// GPIO_Write(GPIOx, Pin, RESET);
	HAL_GPIO_WritePin(fndDigitCom[fndPos].GPIOx, fndDigitCom[fndPos].pinNum, RESET);
 80016c0:	4a08      	ldr	r2, [pc, #32]	@ (80016e4 <FND_DispOn+0x2c>)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80016c8:	4a06      	ldr	r2, [pc, #24]	@ (80016e4 <FND_DispOn+0x2c>)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	00db      	lsls	r3, r3, #3
 80016ce:	4413      	add	r3, r2
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	2200      	movs	r2, #0
 80016d6:	4619      	mov	r1, r3
 80016d8:	f000 fcb8 	bl	800204c <HAL_GPIO_WritePin>
}
 80016dc:	bf00      	nop
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000004 	.word	0x20000004

080016e8 <FND_DispOffAll>:

void FND_DispOffAll()
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
	for (int i=0; i<4; i++) {
 80016ee:	2300      	movs	r3, #0
 80016f0:	607b      	str	r3, [r7, #4]
 80016f2:	e010      	b.n	8001716 <FND_DispOffAll+0x2e>
		HAL_GPIO_WritePin(fndDigitCom[i].GPIOx, fndDigitCom[i].pinNum, SET);
 80016f4:	4a0c      	ldr	r2, [pc, #48]	@ (8001728 <FND_DispOffAll+0x40>)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80016fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001728 <FND_DispOffAll+0x40>)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	4413      	add	r3, r2
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	b29b      	uxth	r3, r3
 8001708:	2201      	movs	r2, #1
 800170a:	4619      	mov	r1, r3
 800170c:	f000 fc9e 	bl	800204c <HAL_GPIO_WritePin>
	for (int i=0; i<4; i++) {
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3301      	adds	r3, #1
 8001714:	607b      	str	r3, [r7, #4]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2b03      	cmp	r3, #3
 800171a:	ddeb      	ble.n	80016f4 <FND_DispOffAll+0xc>
	}
}
 800171c:	bf00      	nop
 800171e:	bf00      	nop
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000004 	.word	0x20000004

0800172c <FND_DispDigit>:

void FND_DispDigit(uint16_t digit)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	80fb      	strh	r3, [r7, #6]
	const uint8_t segFont[12] = {
 8001736:	4a1f      	ldr	r2, [pc, #124]	@ (80017b4 <FND_DispDigit+0x88>)
 8001738:	f107 0308 	add.w	r3, r7, #8
 800173c:	ca07      	ldmia	r2, {r0, r1, r2}
 800173e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	    0x6F,  // 9 => 01101111
	    0x80,  // 10(dp) => 10000000
	    0x00,  // 11(off)=> 00000000
	};

	for (int i=0; i<8; i++) {
 8001742:	2300      	movs	r3, #0
 8001744:	617b      	str	r3, [r7, #20]
 8001746:	e02c      	b.n	80017a2 <FND_DispDigit+0x76>
		if (!(segFont[digit] & (1<<i))) {
 8001748:	88fb      	ldrh	r3, [r7, #6]
 800174a:	3318      	adds	r3, #24
 800174c:	443b      	add	r3, r7
 800174e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001752:	461a      	mov	r2, r3
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	fa42 f303 	asr.w	r3, r2, r3
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	2b00      	cmp	r3, #0
 8001760:	d10e      	bne.n	8001780 <FND_DispDigit+0x54>
			HAL_GPIO_WritePin(fndPin[i].GPIOx, fndPin[i].pinNum, RESET);
 8001762:	4a15      	ldr	r2, [pc, #84]	@ (80017b8 <FND_DispDigit+0x8c>)
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800176a:	4a13      	ldr	r2, [pc, #76]	@ (80017b8 <FND_DispDigit+0x8c>)
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	4413      	add	r3, r2
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	b29b      	uxth	r3, r3
 8001776:	2200      	movs	r2, #0
 8001778:	4619      	mov	r1, r3
 800177a:	f000 fc67 	bl	800204c <HAL_GPIO_WritePin>
 800177e:	e00d      	b.n	800179c <FND_DispDigit+0x70>
		}
		else {
			HAL_GPIO_WritePin(fndPin[i].GPIOx, fndPin[i].pinNum, SET);
 8001780:	4a0d      	ldr	r2, [pc, #52]	@ (80017b8 <FND_DispDigit+0x8c>)
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001788:	4a0b      	ldr	r2, [pc, #44]	@ (80017b8 <FND_DispDigit+0x8c>)
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	00db      	lsls	r3, r3, #3
 800178e:	4413      	add	r3, r2
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	b29b      	uxth	r3, r3
 8001794:	2201      	movs	r2, #1
 8001796:	4619      	mov	r1, r3
 8001798:	f000 fc58 	bl	800204c <HAL_GPIO_WritePin>
	for (int i=0; i<8; i++) {
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	3301      	adds	r3, #1
 80017a0:	617b      	str	r3, [r7, #20]
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	2b07      	cmp	r3, #7
 80017a6:	ddcf      	ble.n	8001748 <FND_DispDigit+0x1c>
		}
	}
}
 80017a8:	bf00      	nop
 80017aa:	bf00      	nop
 80017ac:	3718      	adds	r7, #24
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	080070c8 	.word	0x080070c8
 80017b8:	20000024 	.word	0x20000024

080017bc <LCD_Init>:

static uint8_t lcdData = 0;
static I2C_HandleTypeDef *hLcdI2C;

void LCD_Init(I2C_HandleTypeDef *hI2C)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
	hLcdI2C = hI2C;
 80017c4:	4a18      	ldr	r2, [pc, #96]	@ (8001828 <LCD_Init+0x6c>)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6013      	str	r3, [r2, #0]
	HAL_Delay(50);
 80017ca:	2032      	movs	r0, #50	@ 0x32
 80017cc:	f000 f99c 	bl	8001b08 <HAL_Delay>
	LCD_cmdMode();
 80017d0:	f000 f852 	bl	8001878 <LCD_cmdMode>
	LCD_writeMode();
 80017d4:	f000 f874 	bl	80018c0 <LCD_writeMode>
	LCD_sendNibbleData(0x30);
 80017d8:	2030      	movs	r0, #48	@ 0x30
 80017da:	f000 f8a7 	bl	800192c <LCD_sendNibbleData>
	HAL_Delay(5);
 80017de:	2005      	movs	r0, #5
 80017e0:	f000 f992 	bl	8001b08 <HAL_Delay>
	LCD_sendNibbleData(0x30);
 80017e4:	2030      	movs	r0, #48	@ 0x30
 80017e6:	f000 f8a1 	bl	800192c <LCD_sendNibbleData>
	HAL_Delay(1);
 80017ea:	2001      	movs	r0, #1
 80017ec:	f000 f98c 	bl	8001b08 <HAL_Delay>
	LCD_sendNibbleData(0x30);
 80017f0:	2030      	movs	r0, #48	@ 0x30
 80017f2:	f000 f89b 	bl	800192c <LCD_sendNibbleData>
	LCD_sendNibbleData(0x20);
 80017f6:	2020      	movs	r0, #32
 80017f8:	f000 f898 	bl	800192c <LCD_sendNibbleData>
	LCD_sendData(LCD_4BIT_FUNC_SET);
 80017fc:	2028      	movs	r0, #40	@ 0x28
 80017fe:	f000 f8b9 	bl	8001974 <LCD_sendData>
	LCD_sendData(LCD_DISP_OFF);
 8001802:	2008      	movs	r0, #8
 8001804:	f000 f8b6 	bl	8001974 <LCD_sendData>
	LCD_sendData(LCD_DISP_CLEAR);
 8001808:	2001      	movs	r0, #1
 800180a:	f000 f8b3 	bl	8001974 <LCD_sendData>
	LCD_sendData(LCD_ENTRY_MODE_SET);
 800180e:	2006      	movs	r0, #6
 8001810:	f000 f8b0 	bl	8001974 <LCD_sendData>
	LCD_sendData(LCD_DISP_ON);
 8001814:	200c      	movs	r0, #12
 8001816:	f000 f8ad 	bl	8001974 <LCD_sendData>
	LCD_backLightOn();
 800181a:	f000 f81d 	bl	8001858 <LCD_backLightOn>
}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	200004c8 	.word	0x200004c8

0800182c <LCD_sendI2C>:

void LCD_sendI2C(uint8_t data)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af02      	add	r7, sp, #8
 8001832:	4603      	mov	r3, r0
 8001834:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(hLcdI2C, LCD_DEV_ADDR<<1, &data, 1, 1000);
 8001836:	4b07      	ldr	r3, [pc, #28]	@ (8001854 <LCD_sendI2C+0x28>)
 8001838:	6818      	ldr	r0, [r3, #0]
 800183a:	1dfa      	adds	r2, r7, #7
 800183c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001840:	9300      	str	r3, [sp, #0]
 8001842:	2301      	movs	r3, #1
 8001844:	214e      	movs	r1, #78	@ 0x4e
 8001846:	f000 fd5f 	bl	8002308 <HAL_I2C_Master_Transmit>
}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	200004c8 	.word	0x200004c8

08001858 <LCD_backLightOn>:

void LCD_backLightOn()
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_BL);
 800185c:	4b05      	ldr	r3, [pc, #20]	@ (8001874 <LCD_backLightOn+0x1c>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	f043 0308 	orr.w	r3, r3, #8
 8001864:	b2da      	uxtb	r2, r3
 8001866:	4b03      	ldr	r3, [pc, #12]	@ (8001874 <LCD_backLightOn+0x1c>)
 8001868:	701a      	strb	r2, [r3, #0]
}
 800186a:	bf00      	nop
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	200004c4 	.word	0x200004c4

08001878 <LCD_cmdMode>:
{
	lcdData &= ~(1<<LCD_BL);
}

void LCD_cmdMode()
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RS);
 800187c:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <LCD_cmdMode+0x20>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	f023 0301 	bic.w	r3, r3, #1
 8001884:	b2da      	uxtb	r2, r3
 8001886:	4b04      	ldr	r3, [pc, #16]	@ (8001898 <LCD_cmdMode+0x20>)
 8001888:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 800188a:	4b03      	ldr	r3, [pc, #12]	@ (8001898 <LCD_cmdMode+0x20>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff ffcc 	bl	800182c <LCD_sendI2C>
}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}
 8001898:	200004c4 	.word	0x200004c4

0800189c <LCD_charMode>:

void LCD_charMode()
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_RS);
 80018a0:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <LCD_charMode+0x20>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	f043 0301 	orr.w	r3, r3, #1
 80018a8:	b2da      	uxtb	r2, r3
 80018aa:	4b04      	ldr	r3, [pc, #16]	@ (80018bc <LCD_charMode+0x20>)
 80018ac:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 80018ae:	4b03      	ldr	r3, [pc, #12]	@ (80018bc <LCD_charMode+0x20>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7ff ffba 	bl	800182c <LCD_sendI2C>
}
 80018b8:	bf00      	nop
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	200004c4 	.word	0x200004c4

080018c0 <LCD_writeMode>:

void LCD_writeMode()
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RW);
 80018c4:	4b06      	ldr	r3, [pc, #24]	@ (80018e0 <LCD_writeMode+0x20>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	f023 0302 	bic.w	r3, r3, #2
 80018cc:	b2da      	uxtb	r2, r3
 80018ce:	4b04      	ldr	r3, [pc, #16]	@ (80018e0 <LCD_writeMode+0x20>)
 80018d0:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 80018d2:	4b03      	ldr	r3, [pc, #12]	@ (80018e0 <LCD_writeMode+0x20>)
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff ffa8 	bl	800182c <LCD_sendI2C>
}
 80018dc:	bf00      	nop
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	200004c4 	.word	0x200004c4

080018e4 <LCD_E_High>:

void LCD_E_High()
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_E);
 80018e8:	4b06      	ldr	r3, [pc, #24]	@ (8001904 <LCD_E_High+0x20>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	f043 0304 	orr.w	r3, r3, #4
 80018f0:	b2da      	uxtb	r2, r3
 80018f2:	4b04      	ldr	r3, [pc, #16]	@ (8001904 <LCD_E_High+0x20>)
 80018f4:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 80018f6:	4b03      	ldr	r3, [pc, #12]	@ (8001904 <LCD_E_High+0x20>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff ff96 	bl	800182c <LCD_sendI2C>
}
 8001900:	bf00      	nop
 8001902:	bd80      	pop	{r7, pc}
 8001904:	200004c4 	.word	0x200004c4

08001908 <LCD_E_Low>:

void LCD_E_Low()
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_E);
 800190c:	4b06      	ldr	r3, [pc, #24]	@ (8001928 <LCD_E_Low+0x20>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	f023 0304 	bic.w	r3, r3, #4
 8001914:	b2da      	uxtb	r2, r3
 8001916:	4b04      	ldr	r3, [pc, #16]	@ (8001928 <LCD_E_Low+0x20>)
 8001918:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 800191a:	4b03      	ldr	r3, [pc, #12]	@ (8001928 <LCD_E_Low+0x20>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff ff84 	bl	800182c <LCD_sendI2C>
}
 8001924:	bf00      	nop
 8001926:	bd80      	pop	{r7, pc}
 8001928:	200004c4 	.word	0x200004c4

0800192c <LCD_sendNibbleData>:

void LCD_sendNibbleData(uint8_t data)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	4603      	mov	r3, r0
 8001934:	71fb      	strb	r3, [r7, #7]
	LCD_E_High();
 8001936:	f7ff ffd5 	bl	80018e4 <LCD_E_High>
	lcdData = (data & 0xf0) | (lcdData & 0x0f);
 800193a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193e:	f023 030f 	bic.w	r3, r3, #15
 8001942:	b25a      	sxtb	r2, r3
 8001944:	4b0a      	ldr	r3, [pc, #40]	@ (8001970 <LCD_sendNibbleData+0x44>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	b25b      	sxtb	r3, r3
 800194a:	f003 030f 	and.w	r3, r3, #15
 800194e:	b25b      	sxtb	r3, r3
 8001950:	4313      	orrs	r3, r2
 8001952:	b25b      	sxtb	r3, r3
 8001954:	b2da      	uxtb	r2, r3
 8001956:	4b06      	ldr	r3, [pc, #24]	@ (8001970 <LCD_sendNibbleData+0x44>)
 8001958:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 800195a:	4b05      	ldr	r3, [pc, #20]	@ (8001970 <LCD_sendNibbleData+0x44>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	4618      	mov	r0, r3
 8001960:	f7ff ff64 	bl	800182c <LCD_sendI2C>
	LCD_E_Low();
 8001964:	f7ff ffd0 	bl	8001908 <LCD_E_Low>
}
 8001968:	bf00      	nop
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	200004c4 	.word	0x200004c4

08001974 <LCD_sendData>:

void LCD_sendData(uint8_t data)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	71fb      	strb	r3, [r7, #7]
	// High 4bit
	LCD_sendNibbleData(data);
 800197e:	79fb      	ldrb	r3, [r7, #7]
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff ffd3 	bl	800192c <LCD_sendNibbleData>

	data = data << 4;
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	011b      	lsls	r3, r3, #4
 800198a:	71fb      	strb	r3, [r7, #7]
	// Low 4bit
	LCD_sendNibbleData(data);
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	4618      	mov	r0, r3
 8001990:	f7ff ffcc 	bl	800192c <LCD_sendNibbleData>
}
 8001994:	bf00      	nop
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <LCD_writeCmdData>:

void LCD_writeCmdData(uint8_t data)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	71fb      	strb	r3, [r7, #7]
	LCD_writeMode();
 80019a6:	f7ff ff8b 	bl	80018c0 <LCD_writeMode>
	LCD_cmdMode();
 80019aa:	f7ff ff65 	bl	8001878 <LCD_cmdMode>
	LCD_sendData(data);
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff ffdf 	bl	8001974 <LCD_sendData>
}
 80019b6:	bf00      	nop
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <LCD_writeCharData>:

void LCD_writeCharData(uint8_t data)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b082      	sub	sp, #8
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	4603      	mov	r3, r0
 80019c6:	71fb      	strb	r3, [r7, #7]
	LCD_writeMode();
 80019c8:	f7ff ff7a 	bl	80018c0 <LCD_writeMode>
	LCD_charMode();
 80019cc:	f7ff ff66 	bl	800189c <LCD_charMode>
	LCD_sendData(data);
 80019d0:	79fb      	ldrb	r3, [r7, #7]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7ff ffce 	bl	8001974 <LCD_sendData>
}
 80019d8:	bf00      	nop
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <LCD_writeString>:

void LCD_writeString(char *str)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
	for (int i=0; str[i]; i++) {
 80019e8:	2300      	movs	r3, #0
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	e009      	b.n	8001a02 <LCD_writeString+0x22>
		LCD_writeCharData(str[i]);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	4413      	add	r3, r2
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff ffe1 	bl	80019be <LCD_writeCharData>
	for (int i=0; str[i]; i++) {
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	3301      	adds	r3, #1
 8001a00:	60fb      	str	r3, [r7, #12]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	4413      	add	r3, r2
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1ef      	bne.n	80019ee <LCD_writeString+0xe>
	}
}
 8001a0e:	bf00      	nop
 8001a10:	bf00      	nop
 8001a12:	3710      	adds	r7, #16
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <LCD_gotoXY>:

void LCD_gotoXY(uint8_t row, uint8_t col)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	460a      	mov	r2, r1
 8001a22:	71fb      	strb	r3, [r7, #7]
 8001a24:	4613      	mov	r3, r2
 8001a26:	71bb      	strb	r3, [r7, #6]
	col %= 16;
 8001a28:	79bb      	ldrb	r3, [r7, #6]
 8001a2a:	f003 030f 	and.w	r3, r3, #15
 8001a2e:	71bb      	strb	r3, [r7, #6]
	row %= 2;
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	71fb      	strb	r3, [r7, #7]

	uint8_t lcdRegAddr = (0x40 * row) +col;
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	019b      	lsls	r3, r3, #6
 8001a3c:	b2da      	uxtb	r2, r3
 8001a3e:	79bb      	ldrb	r3, [r7, #6]
 8001a40:	4413      	add	r3, r2
 8001a42:	73fb      	strb	r3, [r7, #15]
	uint8_t command = 0x80 + lcdRegAddr;
 8001a44:	7bfb      	ldrb	r3, [r7, #15]
 8001a46:	3b80      	subs	r3, #128	@ 0x80
 8001a48:	73bb      	strb	r3, [r7, #14]
	LCD_writeCmdData(command);
 8001a4a:	7bbb      	ldrb	r3, [r7, #14]
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff ffa5 	bl	800199c <LCD_writeCmdData>
}
 8001a52:	bf00      	nop
 8001a54:	3710      	adds	r7, #16
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <LCD_writeStringXY>:

void LCD_writeStringXY(uint8_t row, uint8_t col, char *str)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b082      	sub	sp, #8
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	4603      	mov	r3, r0
 8001a62:	603a      	str	r2, [r7, #0]
 8001a64:	71fb      	strb	r3, [r7, #7]
 8001a66:	460b      	mov	r3, r1
 8001a68:	71bb      	strb	r3, [r7, #6]
	LCD_gotoXY(row, col);
 8001a6a:	79ba      	ldrb	r2, [r7, #6]
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	4611      	mov	r1, r2
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff ffd1 	bl	8001a18 <LCD_gotoXY>
	LCD_writeString(str);
 8001a76:	6838      	ldr	r0, [r7, #0]
 8001a78:	f7ff ffb2 	bl	80019e0 <LCD_writeString>
}
 8001a7c:	bf00      	nop
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}

08001a84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a88:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac4 <HAL_Init+0x40>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ac4 <HAL_Init+0x40>)
 8001a8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a94:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac4 <HAL_Init+0x40>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a0a      	ldr	r2, [pc, #40]	@ (8001ac4 <HAL_Init+0x40>)
 8001a9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001aa0:	4b08      	ldr	r3, [pc, #32]	@ (8001ac4 <HAL_Init+0x40>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a07      	ldr	r2, [pc, #28]	@ (8001ac4 <HAL_Init+0x40>)
 8001aa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aaa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aac:	2003      	movs	r0, #3
 8001aae:	f000 f8fc 	bl	8001caa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ab2:	200f      	movs	r0, #15
 8001ab4:	f7ff f826 	bl	8000b04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ab8:	f7fe fff8 	bl	8000aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40023c00 	.word	0x40023c00

08001ac8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001acc:	4b06      	ldr	r3, [pc, #24]	@ (8001ae8 <HAL_IncTick+0x20>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4b06      	ldr	r3, [pc, #24]	@ (8001aec <HAL_IncTick+0x24>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	4a04      	ldr	r2, [pc, #16]	@ (8001aec <HAL_IncTick+0x24>)
 8001ada:	6013      	str	r3, [r2, #0]
}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	20000068 	.word	0x20000068
 8001aec:	200004cc 	.word	0x200004cc

08001af0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  return uwTick;
 8001af4:	4b03      	ldr	r3, [pc, #12]	@ (8001b04 <HAL_GetTick+0x14>)
 8001af6:	681b      	ldr	r3, [r3, #0]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	200004cc 	.word	0x200004cc

08001b08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b10:	f7ff ffee 	bl	8001af0 <HAL_GetTick>
 8001b14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b20:	d005      	beq.n	8001b2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b22:	4b0a      	ldr	r3, [pc, #40]	@ (8001b4c <HAL_Delay+0x44>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	461a      	mov	r2, r3
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b2e:	bf00      	nop
 8001b30:	f7ff ffde 	bl	8001af0 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d8f7      	bhi.n	8001b30 <HAL_Delay+0x28>
  {
  }
}
 8001b40:	bf00      	nop
 8001b42:	bf00      	nop
 8001b44:	3710      	adds	r7, #16
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000068 	.word	0x20000068

08001b50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f003 0307 	and.w	r3, r3, #7
 8001b5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b60:	4b0c      	ldr	r3, [pc, #48]	@ (8001b94 <__NVIC_SetPriorityGrouping+0x44>)
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b66:	68ba      	ldr	r2, [r7, #8]
 8001b68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b82:	4a04      	ldr	r2, [pc, #16]	@ (8001b94 <__NVIC_SetPriorityGrouping+0x44>)
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	60d3      	str	r3, [r2, #12]
}
 8001b88:	bf00      	nop
 8001b8a:	3714      	adds	r7, #20
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr
 8001b94:	e000ed00 	.word	0xe000ed00

08001b98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b9c:	4b04      	ldr	r3, [pc, #16]	@ (8001bb0 <__NVIC_GetPriorityGrouping+0x18>)
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	0a1b      	lsrs	r3, r3, #8
 8001ba2:	f003 0307 	and.w	r3, r3, #7
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	db0b      	blt.n	8001bde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
 8001bc8:	f003 021f 	and.w	r2, r3, #31
 8001bcc:	4907      	ldr	r1, [pc, #28]	@ (8001bec <__NVIC_EnableIRQ+0x38>)
 8001bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd2:	095b      	lsrs	r3, r3, #5
 8001bd4:	2001      	movs	r0, #1
 8001bd6:	fa00 f202 	lsl.w	r2, r0, r2
 8001bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bde:	bf00      	nop
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	e000e100 	.word	0xe000e100

08001bf0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	6039      	str	r1, [r7, #0]
 8001bfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	db0a      	blt.n	8001c1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	b2da      	uxtb	r2, r3
 8001c08:	490c      	ldr	r1, [pc, #48]	@ (8001c3c <__NVIC_SetPriority+0x4c>)
 8001c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0e:	0112      	lsls	r2, r2, #4
 8001c10:	b2d2      	uxtb	r2, r2
 8001c12:	440b      	add	r3, r1
 8001c14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c18:	e00a      	b.n	8001c30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	b2da      	uxtb	r2, r3
 8001c1e:	4908      	ldr	r1, [pc, #32]	@ (8001c40 <__NVIC_SetPriority+0x50>)
 8001c20:	79fb      	ldrb	r3, [r7, #7]
 8001c22:	f003 030f 	and.w	r3, r3, #15
 8001c26:	3b04      	subs	r3, #4
 8001c28:	0112      	lsls	r2, r2, #4
 8001c2a:	b2d2      	uxtb	r2, r2
 8001c2c:	440b      	add	r3, r1
 8001c2e:	761a      	strb	r2, [r3, #24]
}
 8001c30:	bf00      	nop
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr
 8001c3c:	e000e100 	.word	0xe000e100
 8001c40:	e000ed00 	.word	0xe000ed00

08001c44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b089      	sub	sp, #36	@ 0x24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	60b9      	str	r1, [r7, #8]
 8001c4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	f003 0307 	and.w	r3, r3, #7
 8001c56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	f1c3 0307 	rsb	r3, r3, #7
 8001c5e:	2b04      	cmp	r3, #4
 8001c60:	bf28      	it	cs
 8001c62:	2304      	movcs	r3, #4
 8001c64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	3304      	adds	r3, #4
 8001c6a:	2b06      	cmp	r3, #6
 8001c6c:	d902      	bls.n	8001c74 <NVIC_EncodePriority+0x30>
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	3b03      	subs	r3, #3
 8001c72:	e000      	b.n	8001c76 <NVIC_EncodePriority+0x32>
 8001c74:	2300      	movs	r3, #0
 8001c76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c78:	f04f 32ff 	mov.w	r2, #4294967295
 8001c7c:	69bb      	ldr	r3, [r7, #24]
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	43da      	mvns	r2, r3
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	401a      	ands	r2, r3
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	fa01 f303 	lsl.w	r3, r1, r3
 8001c96:	43d9      	mvns	r1, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c9c:	4313      	orrs	r3, r2
         );
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3724      	adds	r7, #36	@ 0x24
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr

08001caa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b082      	sub	sp, #8
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f7ff ff4c 	bl	8001b50 <__NVIC_SetPriorityGrouping>
}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b086      	sub	sp, #24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	60b9      	str	r1, [r7, #8]
 8001cca:	607a      	str	r2, [r7, #4]
 8001ccc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cd2:	f7ff ff61 	bl	8001b98 <__NVIC_GetPriorityGrouping>
 8001cd6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cd8:	687a      	ldr	r2, [r7, #4]
 8001cda:	68b9      	ldr	r1, [r7, #8]
 8001cdc:	6978      	ldr	r0, [r7, #20]
 8001cde:	f7ff ffb1 	bl	8001c44 <NVIC_EncodePriority>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ce8:	4611      	mov	r1, r2
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff ff80 	bl	8001bf0 <__NVIC_SetPriority>
}
 8001cf0:	bf00      	nop
 8001cf2:	3718      	adds	r7, #24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff ff54 	bl	8001bb4 <__NVIC_EnableIRQ>
}
 8001d0c:	bf00      	nop
 8001d0e:	3708      	adds	r7, #8
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b089      	sub	sp, #36	@ 0x24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d22:	2300      	movs	r3, #0
 8001d24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d26:	2300      	movs	r3, #0
 8001d28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	61fb      	str	r3, [r7, #28]
 8001d2e:	e159      	b.n	8001fe4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d30:	2201      	movs	r2, #1
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	697a      	ldr	r2, [r7, #20]
 8001d40:	4013      	ands	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	f040 8148 	bne.w	8001fde <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 0303 	and.w	r3, r3, #3
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d005      	beq.n	8001d66 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d130      	bne.n	8001dc8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	005b      	lsls	r3, r3, #1
 8001d70:	2203      	movs	r2, #3
 8001d72:	fa02 f303 	lsl.w	r3, r2, r3
 8001d76:	43db      	mvns	r3, r3
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	68da      	ldr	r2, [r3, #12]
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8a:	69ba      	ldr	r2, [r7, #24]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	43db      	mvns	r3, r3
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4013      	ands	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	091b      	lsrs	r3, r3, #4
 8001db2:	f003 0201 	and.w	r2, r3, #1
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	69ba      	ldr	r2, [r7, #24]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f003 0303 	and.w	r3, r3, #3
 8001dd0:	2b03      	cmp	r3, #3
 8001dd2:	d017      	beq.n	8001e04 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	2203      	movs	r2, #3
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	43db      	mvns	r3, r3
 8001de6:	69ba      	ldr	r2, [r7, #24]
 8001de8:	4013      	ands	r3, r2
 8001dea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	689a      	ldr	r2, [r3, #8]
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f003 0303 	and.w	r3, r3, #3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d123      	bne.n	8001e58 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	08da      	lsrs	r2, r3, #3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3208      	adds	r2, #8
 8001e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	f003 0307 	and.w	r3, r3, #7
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	220f      	movs	r2, #15
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	69ba      	ldr	r2, [r7, #24]
 8001e30:	4013      	ands	r3, r2
 8001e32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	691a      	ldr	r2, [r3, #16]
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	f003 0307 	and.w	r3, r3, #7
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	fa02 f303 	lsl.w	r3, r2, r3
 8001e44:	69ba      	ldr	r2, [r7, #24]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	08da      	lsrs	r2, r3, #3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	3208      	adds	r2, #8
 8001e52:	69b9      	ldr	r1, [r7, #24]
 8001e54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	2203      	movs	r2, #3
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	43db      	mvns	r3, r3
 8001e6a:	69ba      	ldr	r2, [r7, #24]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f003 0203 	and.w	r2, r3, #3
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	69ba      	ldr	r2, [r7, #24]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	f000 80a2 	beq.w	8001fde <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	4b57      	ldr	r3, [pc, #348]	@ (8001ffc <HAL_GPIO_Init+0x2e8>)
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea2:	4a56      	ldr	r2, [pc, #344]	@ (8001ffc <HAL_GPIO_Init+0x2e8>)
 8001ea4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ea8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eaa:	4b54      	ldr	r3, [pc, #336]	@ (8001ffc <HAL_GPIO_Init+0x2e8>)
 8001eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001eb6:	4a52      	ldr	r2, [pc, #328]	@ (8002000 <HAL_GPIO_Init+0x2ec>)
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	089b      	lsrs	r3, r3, #2
 8001ebc:	3302      	adds	r3, #2
 8001ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	f003 0303 	and.w	r3, r3, #3
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	220f      	movs	r2, #15
 8001ece:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed2:	43db      	mvns	r3, r3
 8001ed4:	69ba      	ldr	r2, [r7, #24]
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a49      	ldr	r2, [pc, #292]	@ (8002004 <HAL_GPIO_Init+0x2f0>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d019      	beq.n	8001f16 <HAL_GPIO_Init+0x202>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a48      	ldr	r2, [pc, #288]	@ (8002008 <HAL_GPIO_Init+0x2f4>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d013      	beq.n	8001f12 <HAL_GPIO_Init+0x1fe>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a47      	ldr	r2, [pc, #284]	@ (800200c <HAL_GPIO_Init+0x2f8>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d00d      	beq.n	8001f0e <HAL_GPIO_Init+0x1fa>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a46      	ldr	r2, [pc, #280]	@ (8002010 <HAL_GPIO_Init+0x2fc>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d007      	beq.n	8001f0a <HAL_GPIO_Init+0x1f6>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a45      	ldr	r2, [pc, #276]	@ (8002014 <HAL_GPIO_Init+0x300>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d101      	bne.n	8001f06 <HAL_GPIO_Init+0x1f2>
 8001f02:	2304      	movs	r3, #4
 8001f04:	e008      	b.n	8001f18 <HAL_GPIO_Init+0x204>
 8001f06:	2307      	movs	r3, #7
 8001f08:	e006      	b.n	8001f18 <HAL_GPIO_Init+0x204>
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e004      	b.n	8001f18 <HAL_GPIO_Init+0x204>
 8001f0e:	2302      	movs	r3, #2
 8001f10:	e002      	b.n	8001f18 <HAL_GPIO_Init+0x204>
 8001f12:	2301      	movs	r3, #1
 8001f14:	e000      	b.n	8001f18 <HAL_GPIO_Init+0x204>
 8001f16:	2300      	movs	r3, #0
 8001f18:	69fa      	ldr	r2, [r7, #28]
 8001f1a:	f002 0203 	and.w	r2, r2, #3
 8001f1e:	0092      	lsls	r2, r2, #2
 8001f20:	4093      	lsls	r3, r2
 8001f22:	69ba      	ldr	r2, [r7, #24]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f28:	4935      	ldr	r1, [pc, #212]	@ (8002000 <HAL_GPIO_Init+0x2ec>)
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	089b      	lsrs	r3, r3, #2
 8001f2e:	3302      	adds	r3, #2
 8001f30:	69ba      	ldr	r2, [r7, #24]
 8001f32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f36:	4b38      	ldr	r3, [pc, #224]	@ (8002018 <HAL_GPIO_Init+0x304>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	4013      	ands	r3, r2
 8001f44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d003      	beq.n	8001f5a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f52:	69ba      	ldr	r2, [r7, #24]
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f5a:	4a2f      	ldr	r2, [pc, #188]	@ (8002018 <HAL_GPIO_Init+0x304>)
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f60:	4b2d      	ldr	r3, [pc, #180]	@ (8002018 <HAL_GPIO_Init+0x304>)
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d003      	beq.n	8001f84 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f84:	4a24      	ldr	r2, [pc, #144]	@ (8002018 <HAL_GPIO_Init+0x304>)
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f8a:	4b23      	ldr	r3, [pc, #140]	@ (8002018 <HAL_GPIO_Init+0x304>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	43db      	mvns	r3, r3
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	4013      	ands	r3, r2
 8001f98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d003      	beq.n	8001fae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fae:	4a1a      	ldr	r2, [pc, #104]	@ (8002018 <HAL_GPIO_Init+0x304>)
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fb4:	4b18      	ldr	r3, [pc, #96]	@ (8002018 <HAL_GPIO_Init+0x304>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d003      	beq.n	8001fd8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fd8:	4a0f      	ldr	r2, [pc, #60]	@ (8002018 <HAL_GPIO_Init+0x304>)
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	61fb      	str	r3, [r7, #28]
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	2b0f      	cmp	r3, #15
 8001fe8:	f67f aea2 	bls.w	8001d30 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fec:	bf00      	nop
 8001fee:	bf00      	nop
 8001ff0:	3724      	adds	r7, #36	@ 0x24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	40023800 	.word	0x40023800
 8002000:	40013800 	.word	0x40013800
 8002004:	40020000 	.word	0x40020000
 8002008:	40020400 	.word	0x40020400
 800200c:	40020800 	.word	0x40020800
 8002010:	40020c00 	.word	0x40020c00
 8002014:	40021000 	.word	0x40021000
 8002018:	40013c00 	.word	0x40013c00

0800201c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	460b      	mov	r3, r1
 8002026:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	691a      	ldr	r2, [r3, #16]
 800202c:	887b      	ldrh	r3, [r7, #2]
 800202e:	4013      	ands	r3, r2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d002      	beq.n	800203a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002034:	2301      	movs	r3, #1
 8002036:	73fb      	strb	r3, [r7, #15]
 8002038:	e001      	b.n	800203e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800203a:	2300      	movs	r3, #0
 800203c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800203e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002040:	4618      	mov	r0, r3
 8002042:	3714      	adds	r7, #20
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	460b      	mov	r3, r1
 8002056:	807b      	strh	r3, [r7, #2]
 8002058:	4613      	mov	r3, r2
 800205a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800205c:	787b      	ldrb	r3, [r7, #1]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d003      	beq.n	800206a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002062:	887a      	ldrh	r2, [r7, #2]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002068:	e003      	b.n	8002072 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800206a:	887b      	ldrh	r3, [r7, #2]
 800206c:	041a      	lsls	r2, r3, #16
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	619a      	str	r2, [r3, #24]
}
 8002072:	bf00      	nop
 8002074:	370c      	adds	r7, #12
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
	...

08002080 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d101      	bne.n	8002092 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e12b      	b.n	80022ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002098:	b2db      	uxtb	r3, r3
 800209a:	2b00      	cmp	r3, #0
 800209c:	d106      	bne.n	80020ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f7fe fc1e 	bl	80008e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2224      	movs	r2, #36	@ 0x24
 80020b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f022 0201 	bic.w	r2, r2, #1
 80020c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80020e4:	f001 f8da 	bl	800329c <HAL_RCC_GetPCLK1Freq>
 80020e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	4a81      	ldr	r2, [pc, #516]	@ (80022f4 <HAL_I2C_Init+0x274>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d807      	bhi.n	8002104 <HAL_I2C_Init+0x84>
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	4a80      	ldr	r2, [pc, #512]	@ (80022f8 <HAL_I2C_Init+0x278>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	bf94      	ite	ls
 80020fc:	2301      	movls	r3, #1
 80020fe:	2300      	movhi	r3, #0
 8002100:	b2db      	uxtb	r3, r3
 8002102:	e006      	b.n	8002112 <HAL_I2C_Init+0x92>
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	4a7d      	ldr	r2, [pc, #500]	@ (80022fc <HAL_I2C_Init+0x27c>)
 8002108:	4293      	cmp	r3, r2
 800210a:	bf94      	ite	ls
 800210c:	2301      	movls	r3, #1
 800210e:	2300      	movhi	r3, #0
 8002110:	b2db      	uxtb	r3, r3
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e0e7      	b.n	80022ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	4a78      	ldr	r2, [pc, #480]	@ (8002300 <HAL_I2C_Init+0x280>)
 800211e:	fba2 2303 	umull	r2, r3, r2, r3
 8002122:	0c9b      	lsrs	r3, r3, #18
 8002124:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	68ba      	ldr	r2, [r7, #8]
 8002136:	430a      	orrs	r2, r1
 8002138:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	6a1b      	ldr	r3, [r3, #32]
 8002140:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	4a6a      	ldr	r2, [pc, #424]	@ (80022f4 <HAL_I2C_Init+0x274>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d802      	bhi.n	8002154 <HAL_I2C_Init+0xd4>
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	3301      	adds	r3, #1
 8002152:	e009      	b.n	8002168 <HAL_I2C_Init+0xe8>
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800215a:	fb02 f303 	mul.w	r3, r2, r3
 800215e:	4a69      	ldr	r2, [pc, #420]	@ (8002304 <HAL_I2C_Init+0x284>)
 8002160:	fba2 2303 	umull	r2, r3, r2, r3
 8002164:	099b      	lsrs	r3, r3, #6
 8002166:	3301      	adds	r3, #1
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	6812      	ldr	r2, [r2, #0]
 800216c:	430b      	orrs	r3, r1
 800216e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	69db      	ldr	r3, [r3, #28]
 8002176:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800217a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	495c      	ldr	r1, [pc, #368]	@ (80022f4 <HAL_I2C_Init+0x274>)
 8002184:	428b      	cmp	r3, r1
 8002186:	d819      	bhi.n	80021bc <HAL_I2C_Init+0x13c>
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	1e59      	subs	r1, r3, #1
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	fbb1 f3f3 	udiv	r3, r1, r3
 8002196:	1c59      	adds	r1, r3, #1
 8002198:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800219c:	400b      	ands	r3, r1
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d00a      	beq.n	80021b8 <HAL_I2C_Init+0x138>
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	1e59      	subs	r1, r3, #1
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80021b0:	3301      	adds	r3, #1
 80021b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021b6:	e051      	b.n	800225c <HAL_I2C_Init+0x1dc>
 80021b8:	2304      	movs	r3, #4
 80021ba:	e04f      	b.n	800225c <HAL_I2C_Init+0x1dc>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d111      	bne.n	80021e8 <HAL_I2C_Init+0x168>
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	1e58      	subs	r0, r3, #1
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6859      	ldr	r1, [r3, #4]
 80021cc:	460b      	mov	r3, r1
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	440b      	add	r3, r1
 80021d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021d6:	3301      	adds	r3, #1
 80021d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021dc:	2b00      	cmp	r3, #0
 80021de:	bf0c      	ite	eq
 80021e0:	2301      	moveq	r3, #1
 80021e2:	2300      	movne	r3, #0
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	e012      	b.n	800220e <HAL_I2C_Init+0x18e>
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	1e58      	subs	r0, r3, #1
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6859      	ldr	r1, [r3, #4]
 80021f0:	460b      	mov	r3, r1
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	440b      	add	r3, r1
 80021f6:	0099      	lsls	r1, r3, #2
 80021f8:	440b      	add	r3, r1
 80021fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80021fe:	3301      	adds	r3, #1
 8002200:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002204:	2b00      	cmp	r3, #0
 8002206:	bf0c      	ite	eq
 8002208:	2301      	moveq	r3, #1
 800220a:	2300      	movne	r3, #0
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <HAL_I2C_Init+0x196>
 8002212:	2301      	movs	r3, #1
 8002214:	e022      	b.n	800225c <HAL_I2C_Init+0x1dc>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d10e      	bne.n	800223c <HAL_I2C_Init+0x1bc>
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	1e58      	subs	r0, r3, #1
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6859      	ldr	r1, [r3, #4]
 8002226:	460b      	mov	r3, r1
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	440b      	add	r3, r1
 800222c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002230:	3301      	adds	r3, #1
 8002232:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002236:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800223a:	e00f      	b.n	800225c <HAL_I2C_Init+0x1dc>
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	1e58      	subs	r0, r3, #1
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6859      	ldr	r1, [r3, #4]
 8002244:	460b      	mov	r3, r1
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	440b      	add	r3, r1
 800224a:	0099      	lsls	r1, r3, #2
 800224c:	440b      	add	r3, r1
 800224e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002252:	3301      	adds	r3, #1
 8002254:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002258:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800225c:	6879      	ldr	r1, [r7, #4]
 800225e:	6809      	ldr	r1, [r1, #0]
 8002260:	4313      	orrs	r3, r2
 8002262:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	69da      	ldr	r2, [r3, #28]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6a1b      	ldr	r3, [r3, #32]
 8002276:	431a      	orrs	r2, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	430a      	orrs	r2, r1
 800227e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800228a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	6911      	ldr	r1, [r2, #16]
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	68d2      	ldr	r2, [r2, #12]
 8002296:	4311      	orrs	r1, r2
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	6812      	ldr	r2, [r2, #0]
 800229c:	430b      	orrs	r3, r1
 800229e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	695a      	ldr	r2, [r3, #20]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	699b      	ldr	r3, [r3, #24]
 80022b2:	431a      	orrs	r2, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	430a      	orrs	r2, r1
 80022ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f042 0201 	orr.w	r2, r2, #1
 80022ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2220      	movs	r2, #32
 80022d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	000186a0 	.word	0x000186a0
 80022f8:	001e847f 	.word	0x001e847f
 80022fc:	003d08ff 	.word	0x003d08ff
 8002300:	431bde83 	.word	0x431bde83
 8002304:	10624dd3 	.word	0x10624dd3

08002308 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b088      	sub	sp, #32
 800230c:	af02      	add	r7, sp, #8
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	607a      	str	r2, [r7, #4]
 8002312:	461a      	mov	r2, r3
 8002314:	460b      	mov	r3, r1
 8002316:	817b      	strh	r3, [r7, #10]
 8002318:	4613      	mov	r3, r2
 800231a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800231c:	f7ff fbe8 	bl	8001af0 <HAL_GetTick>
 8002320:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002328:	b2db      	uxtb	r3, r3
 800232a:	2b20      	cmp	r3, #32
 800232c:	f040 80e0 	bne.w	80024f0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	2319      	movs	r3, #25
 8002336:	2201      	movs	r2, #1
 8002338:	4970      	ldr	r1, [pc, #448]	@ (80024fc <HAL_I2C_Master_Transmit+0x1f4>)
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f000 f964 	bl	8002608 <I2C_WaitOnFlagUntilTimeout>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d001      	beq.n	800234a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002346:	2302      	movs	r3, #2
 8002348:	e0d3      	b.n	80024f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002350:	2b01      	cmp	r3, #1
 8002352:	d101      	bne.n	8002358 <HAL_I2C_Master_Transmit+0x50>
 8002354:	2302      	movs	r3, #2
 8002356:	e0cc      	b.n	80024f2 <HAL_I2C_Master_Transmit+0x1ea>
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0301 	and.w	r3, r3, #1
 800236a:	2b01      	cmp	r3, #1
 800236c:	d007      	beq.n	800237e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f042 0201 	orr.w	r2, r2, #1
 800237c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800238c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2221      	movs	r2, #33	@ 0x21
 8002392:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2210      	movs	r2, #16
 800239a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2200      	movs	r2, #0
 80023a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	893a      	ldrh	r2, [r7, #8]
 80023ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023b4:	b29a      	uxth	r2, r3
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	4a50      	ldr	r2, [pc, #320]	@ (8002500 <HAL_I2C_Master_Transmit+0x1f8>)
 80023be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80023c0:	8979      	ldrh	r1, [r7, #10]
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	6a3a      	ldr	r2, [r7, #32]
 80023c6:	68f8      	ldr	r0, [r7, #12]
 80023c8:	f000 f89c 	bl	8002504 <I2C_MasterRequestWrite>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e08d      	b.n	80024f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023d6:	2300      	movs	r3, #0
 80023d8:	613b      	str	r3, [r7, #16]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	695b      	ldr	r3, [r3, #20]
 80023e0:	613b      	str	r3, [r7, #16]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	613b      	str	r3, [r7, #16]
 80023ea:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80023ec:	e066      	b.n	80024bc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023ee:	697a      	ldr	r2, [r7, #20]
 80023f0:	6a39      	ldr	r1, [r7, #32]
 80023f2:	68f8      	ldr	r0, [r7, #12]
 80023f4:	f000 fa22 	bl	800283c <I2C_WaitOnTXEFlagUntilTimeout>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d00d      	beq.n	800241a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002402:	2b04      	cmp	r3, #4
 8002404:	d107      	bne.n	8002416 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002414:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e06b      	b.n	80024f2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800241e:	781a      	ldrb	r2, [r3, #0]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800242a:	1c5a      	adds	r2, r3, #1
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002434:	b29b      	uxth	r3, r3
 8002436:	3b01      	subs	r3, #1
 8002438:	b29a      	uxth	r2, r3
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002442:	3b01      	subs	r3, #1
 8002444:	b29a      	uxth	r2, r3
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	695b      	ldr	r3, [r3, #20]
 8002450:	f003 0304 	and.w	r3, r3, #4
 8002454:	2b04      	cmp	r3, #4
 8002456:	d11b      	bne.n	8002490 <HAL_I2C_Master_Transmit+0x188>
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800245c:	2b00      	cmp	r3, #0
 800245e:	d017      	beq.n	8002490 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002464:	781a      	ldrb	r2, [r3, #0]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002470:	1c5a      	adds	r2, r3, #1
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800247a:	b29b      	uxth	r3, r3
 800247c:	3b01      	subs	r3, #1
 800247e:	b29a      	uxth	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002488:	3b01      	subs	r3, #1
 800248a:	b29a      	uxth	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002490:	697a      	ldr	r2, [r7, #20]
 8002492:	6a39      	ldr	r1, [r7, #32]
 8002494:	68f8      	ldr	r0, [r7, #12]
 8002496:	f000 fa19 	bl	80028cc <I2C_WaitOnBTFFlagUntilTimeout>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d00d      	beq.n	80024bc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a4:	2b04      	cmp	r3, #4
 80024a6:	d107      	bne.n	80024b8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024b6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e01a      	b.n	80024f2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d194      	bne.n	80023ee <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2220      	movs	r2, #32
 80024d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2200      	movs	r2, #0
 80024e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80024ec:	2300      	movs	r3, #0
 80024ee:	e000      	b.n	80024f2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80024f0:	2302      	movs	r3, #2
  }
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3718      	adds	r7, #24
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	00100002 	.word	0x00100002
 8002500:	ffff0000 	.word	0xffff0000

08002504 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b088      	sub	sp, #32
 8002508:	af02      	add	r7, sp, #8
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	607a      	str	r2, [r7, #4]
 800250e:	603b      	str	r3, [r7, #0]
 8002510:	460b      	mov	r3, r1
 8002512:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002518:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	2b08      	cmp	r3, #8
 800251e:	d006      	beq.n	800252e <I2C_MasterRequestWrite+0x2a>
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d003      	beq.n	800252e <I2C_MasterRequestWrite+0x2a>
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800252c:	d108      	bne.n	8002540 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800253c:	601a      	str	r2, [r3, #0]
 800253e:	e00b      	b.n	8002558 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002544:	2b12      	cmp	r3, #18
 8002546:	d107      	bne.n	8002558 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002556:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f000 f84f 	bl	8002608 <I2C_WaitOnFlagUntilTimeout>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d00d      	beq.n	800258c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800257a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800257e:	d103      	bne.n	8002588 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002586:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e035      	b.n	80025f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	691b      	ldr	r3, [r3, #16]
 8002590:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002594:	d108      	bne.n	80025a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002596:	897b      	ldrh	r3, [r7, #10]
 8002598:	b2db      	uxtb	r3, r3
 800259a:	461a      	mov	r2, r3
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80025a4:	611a      	str	r2, [r3, #16]
 80025a6:	e01b      	b.n	80025e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80025a8:	897b      	ldrh	r3, [r7, #10]
 80025aa:	11db      	asrs	r3, r3, #7
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	f003 0306 	and.w	r3, r3, #6
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	f063 030f 	orn	r3, r3, #15
 80025b8:	b2da      	uxtb	r2, r3
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	490e      	ldr	r1, [pc, #56]	@ (8002600 <I2C_MasterRequestWrite+0xfc>)
 80025c6:	68f8      	ldr	r0, [r7, #12]
 80025c8:	f000 f898 	bl	80026fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e010      	b.n	80025f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80025d6:	897b      	ldrh	r3, [r7, #10]
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	4907      	ldr	r1, [pc, #28]	@ (8002604 <I2C_MasterRequestWrite+0x100>)
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	f000 f888 	bl	80026fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e000      	b.n	80025f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3718      	adds	r7, #24
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	00010008 	.word	0x00010008
 8002604:	00010002 	.word	0x00010002

08002608 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	603b      	str	r3, [r7, #0]
 8002614:	4613      	mov	r3, r2
 8002616:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002618:	e048      	b.n	80026ac <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002620:	d044      	beq.n	80026ac <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002622:	f7ff fa65 	bl	8001af0 <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	683a      	ldr	r2, [r7, #0]
 800262e:	429a      	cmp	r2, r3
 8002630:	d302      	bcc.n	8002638 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d139      	bne.n	80026ac <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	0c1b      	lsrs	r3, r3, #16
 800263c:	b2db      	uxtb	r3, r3
 800263e:	2b01      	cmp	r3, #1
 8002640:	d10d      	bne.n	800265e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	695b      	ldr	r3, [r3, #20]
 8002648:	43da      	mvns	r2, r3
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	4013      	ands	r3, r2
 800264e:	b29b      	uxth	r3, r3
 8002650:	2b00      	cmp	r3, #0
 8002652:	bf0c      	ite	eq
 8002654:	2301      	moveq	r3, #1
 8002656:	2300      	movne	r3, #0
 8002658:	b2db      	uxtb	r3, r3
 800265a:	461a      	mov	r2, r3
 800265c:	e00c      	b.n	8002678 <I2C_WaitOnFlagUntilTimeout+0x70>
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	43da      	mvns	r2, r3
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	4013      	ands	r3, r2
 800266a:	b29b      	uxth	r3, r3
 800266c:	2b00      	cmp	r3, #0
 800266e:	bf0c      	ite	eq
 8002670:	2301      	moveq	r3, #1
 8002672:	2300      	movne	r3, #0
 8002674:	b2db      	uxtb	r3, r3
 8002676:	461a      	mov	r2, r3
 8002678:	79fb      	ldrb	r3, [r7, #7]
 800267a:	429a      	cmp	r2, r3
 800267c:	d116      	bne.n	80026ac <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2200      	movs	r2, #0
 8002682:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2220      	movs	r2, #32
 8002688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002698:	f043 0220 	orr.w	r2, r3, #32
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e023      	b.n	80026f4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	0c1b      	lsrs	r3, r3, #16
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d10d      	bne.n	80026d2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	695b      	ldr	r3, [r3, #20]
 80026bc:	43da      	mvns	r2, r3
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	4013      	ands	r3, r2
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	bf0c      	ite	eq
 80026c8:	2301      	moveq	r3, #1
 80026ca:	2300      	movne	r3, #0
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	461a      	mov	r2, r3
 80026d0:	e00c      	b.n	80026ec <I2C_WaitOnFlagUntilTimeout+0xe4>
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	699b      	ldr	r3, [r3, #24]
 80026d8:	43da      	mvns	r2, r3
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	4013      	ands	r3, r2
 80026de:	b29b      	uxth	r3, r3
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	bf0c      	ite	eq
 80026e4:	2301      	moveq	r3, #1
 80026e6:	2300      	movne	r3, #0
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	461a      	mov	r2, r3
 80026ec:	79fb      	ldrb	r3, [r7, #7]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d093      	beq.n	800261a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80026f2:	2300      	movs	r3, #0
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3710      	adds	r7, #16
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
 8002708:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800270a:	e071      	b.n	80027f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	695b      	ldr	r3, [r3, #20]
 8002712:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002716:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800271a:	d123      	bne.n	8002764 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800272a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002734:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2200      	movs	r2, #0
 800273a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2220      	movs	r2, #32
 8002740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2200      	movs	r2, #0
 8002748:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002750:	f043 0204 	orr.w	r2, r3, #4
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e067      	b.n	8002834 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800276a:	d041      	beq.n	80027f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800276c:	f7ff f9c0 	bl	8001af0 <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	429a      	cmp	r2, r3
 800277a:	d302      	bcc.n	8002782 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d136      	bne.n	80027f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	0c1b      	lsrs	r3, r3, #16
 8002786:	b2db      	uxtb	r3, r3
 8002788:	2b01      	cmp	r3, #1
 800278a:	d10c      	bne.n	80027a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	695b      	ldr	r3, [r3, #20]
 8002792:	43da      	mvns	r2, r3
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	4013      	ands	r3, r2
 8002798:	b29b      	uxth	r3, r3
 800279a:	2b00      	cmp	r3, #0
 800279c:	bf14      	ite	ne
 800279e:	2301      	movne	r3, #1
 80027a0:	2300      	moveq	r3, #0
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	e00b      	b.n	80027be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	43da      	mvns	r2, r3
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	4013      	ands	r3, r2
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	bf14      	ite	ne
 80027b8:	2301      	movne	r3, #1
 80027ba:	2300      	moveq	r3, #0
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d016      	beq.n	80027f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2200      	movs	r2, #0
 80027c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2220      	movs	r2, #32
 80027cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027dc:	f043 0220 	orr.w	r2, r3, #32
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2200      	movs	r2, #0
 80027e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e021      	b.n	8002834 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	0c1b      	lsrs	r3, r3, #16
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d10c      	bne.n	8002814 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	695b      	ldr	r3, [r3, #20]
 8002800:	43da      	mvns	r2, r3
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	4013      	ands	r3, r2
 8002806:	b29b      	uxth	r3, r3
 8002808:	2b00      	cmp	r3, #0
 800280a:	bf14      	ite	ne
 800280c:	2301      	movne	r3, #1
 800280e:	2300      	moveq	r3, #0
 8002810:	b2db      	uxtb	r3, r3
 8002812:	e00b      	b.n	800282c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	43da      	mvns	r2, r3
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	4013      	ands	r3, r2
 8002820:	b29b      	uxth	r3, r3
 8002822:	2b00      	cmp	r3, #0
 8002824:	bf14      	ite	ne
 8002826:	2301      	movne	r3, #1
 8002828:	2300      	moveq	r3, #0
 800282a:	b2db      	uxtb	r3, r3
 800282c:	2b00      	cmp	r3, #0
 800282e:	f47f af6d 	bne.w	800270c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002832:	2300      	movs	r3, #0
}
 8002834:	4618      	mov	r0, r3
 8002836:	3710      	adds	r7, #16
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002848:	e034      	b.n	80028b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800284a:	68f8      	ldr	r0, [r7, #12]
 800284c:	f000 f886 	bl	800295c <I2C_IsAcknowledgeFailed>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e034      	b.n	80028c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002860:	d028      	beq.n	80028b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002862:	f7ff f945 	bl	8001af0 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	68ba      	ldr	r2, [r7, #8]
 800286e:	429a      	cmp	r2, r3
 8002870:	d302      	bcc.n	8002878 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d11d      	bne.n	80028b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002882:	2b80      	cmp	r3, #128	@ 0x80
 8002884:	d016      	beq.n	80028b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2200      	movs	r2, #0
 800288a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2220      	movs	r2, #32
 8002890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a0:	f043 0220 	orr.w	r2, r3, #32
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e007      	b.n	80028c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	695b      	ldr	r3, [r3, #20]
 80028ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028be:	2b80      	cmp	r3, #128	@ 0x80
 80028c0:	d1c3      	bne.n	800284a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3710      	adds	r7, #16
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80028d8:	e034      	b.n	8002944 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80028da:	68f8      	ldr	r0, [r7, #12]
 80028dc:	f000 f83e 	bl	800295c <I2C_IsAcknowledgeFailed>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e034      	b.n	8002954 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028f0:	d028      	beq.n	8002944 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028f2:	f7ff f8fd 	bl	8001af0 <HAL_GetTick>
 80028f6:	4602      	mov	r2, r0
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	68ba      	ldr	r2, [r7, #8]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d302      	bcc.n	8002908 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d11d      	bne.n	8002944 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	695b      	ldr	r3, [r3, #20]
 800290e:	f003 0304 	and.w	r3, r3, #4
 8002912:	2b04      	cmp	r3, #4
 8002914:	d016      	beq.n	8002944 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2200      	movs	r2, #0
 800291a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2220      	movs	r2, #32
 8002920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002930:	f043 0220 	orr.w	r2, r3, #32
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e007      	b.n	8002954 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	695b      	ldr	r3, [r3, #20]
 800294a:	f003 0304 	and.w	r3, r3, #4
 800294e:	2b04      	cmp	r3, #4
 8002950:	d1c3      	bne.n	80028da <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002952:	2300      	movs	r3, #0
}
 8002954:	4618      	mov	r0, r3
 8002956:	3710      	adds	r7, #16
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	695b      	ldr	r3, [r3, #20]
 800296a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800296e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002972:	d11b      	bne.n	80029ac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800297c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2220      	movs	r2, #32
 8002988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002998:	f043 0204 	orr.w	r2, r3, #4
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e000      	b.n	80029ae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
	...

080029bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b086      	sub	sp, #24
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d101      	bne.n	80029ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e267      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0301 	and.w	r3, r3, #1
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d075      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80029da:	4b88      	ldr	r3, [pc, #544]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f003 030c 	and.w	r3, r3, #12
 80029e2:	2b04      	cmp	r3, #4
 80029e4:	d00c      	beq.n	8002a00 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029e6:	4b85      	ldr	r3, [pc, #532]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80029ee:	2b08      	cmp	r3, #8
 80029f0:	d112      	bne.n	8002a18 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029f2:	4b82      	ldr	r3, [pc, #520]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029fe:	d10b      	bne.n	8002a18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a00:	4b7e      	ldr	r3, [pc, #504]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d05b      	beq.n	8002ac4 <HAL_RCC_OscConfig+0x108>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d157      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e242      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a20:	d106      	bne.n	8002a30 <HAL_RCC_OscConfig+0x74>
 8002a22:	4b76      	ldr	r3, [pc, #472]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a75      	ldr	r2, [pc, #468]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002a28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a2c:	6013      	str	r3, [r2, #0]
 8002a2e:	e01d      	b.n	8002a6c <HAL_RCC_OscConfig+0xb0>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a38:	d10c      	bne.n	8002a54 <HAL_RCC_OscConfig+0x98>
 8002a3a:	4b70      	ldr	r3, [pc, #448]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a6f      	ldr	r2, [pc, #444]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002a40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a44:	6013      	str	r3, [r2, #0]
 8002a46:	4b6d      	ldr	r3, [pc, #436]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a6c      	ldr	r2, [pc, #432]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002a4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a50:	6013      	str	r3, [r2, #0]
 8002a52:	e00b      	b.n	8002a6c <HAL_RCC_OscConfig+0xb0>
 8002a54:	4b69      	ldr	r3, [pc, #420]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a68      	ldr	r2, [pc, #416]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002a5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a5e:	6013      	str	r3, [r2, #0]
 8002a60:	4b66      	ldr	r3, [pc, #408]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a65      	ldr	r2, [pc, #404]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002a66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d013      	beq.n	8002a9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a74:	f7ff f83c 	bl	8001af0 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a7a:	e008      	b.n	8002a8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a7c:	f7ff f838 	bl	8001af0 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b64      	cmp	r3, #100	@ 0x64
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e207      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a8e:	4b5b      	ldr	r3, [pc, #364]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d0f0      	beq.n	8002a7c <HAL_RCC_OscConfig+0xc0>
 8002a9a:	e014      	b.n	8002ac6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a9c:	f7ff f828 	bl	8001af0 <HAL_GetTick>
 8002aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aa2:	e008      	b.n	8002ab6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aa4:	f7ff f824 	bl	8001af0 <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	2b64      	cmp	r3, #100	@ 0x64
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e1f3      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ab6:	4b51      	ldr	r3, [pc, #324]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d1f0      	bne.n	8002aa4 <HAL_RCC_OscConfig+0xe8>
 8002ac2:	e000      	b.n	8002ac6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ac4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0302 	and.w	r3, r3, #2
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d063      	beq.n	8002b9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002ad2:	4b4a      	ldr	r3, [pc, #296]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	f003 030c 	and.w	r3, r3, #12
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d00b      	beq.n	8002af6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ade:	4b47      	ldr	r3, [pc, #284]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002ae6:	2b08      	cmp	r3, #8
 8002ae8:	d11c      	bne.n	8002b24 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aea:	4b44      	ldr	r3, [pc, #272]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d116      	bne.n	8002b24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002af6:	4b41      	ldr	r3, [pc, #260]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d005      	beq.n	8002b0e <HAL_RCC_OscConfig+0x152>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d001      	beq.n	8002b0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e1c7      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b0e:	4b3b      	ldr	r3, [pc, #236]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	00db      	lsls	r3, r3, #3
 8002b1c:	4937      	ldr	r1, [pc, #220]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b22:	e03a      	b.n	8002b9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d020      	beq.n	8002b6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b2c:	4b34      	ldr	r3, [pc, #208]	@ (8002c00 <HAL_RCC_OscConfig+0x244>)
 8002b2e:	2201      	movs	r2, #1
 8002b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b32:	f7fe ffdd 	bl	8001af0 <HAL_GetTick>
 8002b36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b38:	e008      	b.n	8002b4c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b3a:	f7fe ffd9 	bl	8001af0 <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d901      	bls.n	8002b4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e1a8      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0302 	and.w	r3, r3, #2
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d0f0      	beq.n	8002b3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b58:	4b28      	ldr	r3, [pc, #160]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	00db      	lsls	r3, r3, #3
 8002b66:	4925      	ldr	r1, [pc, #148]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	600b      	str	r3, [r1, #0]
 8002b6c:	e015      	b.n	8002b9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b6e:	4b24      	ldr	r3, [pc, #144]	@ (8002c00 <HAL_RCC_OscConfig+0x244>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b74:	f7fe ffbc 	bl	8001af0 <HAL_GetTick>
 8002b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b7a:	e008      	b.n	8002b8e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b7c:	f7fe ffb8 	bl	8001af0 <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d901      	bls.n	8002b8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e187      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d1f0      	bne.n	8002b7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0308 	and.w	r3, r3, #8
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d036      	beq.n	8002c14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d016      	beq.n	8002bdc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bae:	4b15      	ldr	r3, [pc, #84]	@ (8002c04 <HAL_RCC_OscConfig+0x248>)
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bb4:	f7fe ff9c 	bl	8001af0 <HAL_GetTick>
 8002bb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bba:	e008      	b.n	8002bce <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bbc:	f7fe ff98 	bl	8001af0 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e167      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bce:	4b0b      	ldr	r3, [pc, #44]	@ (8002bfc <HAL_RCC_OscConfig+0x240>)
 8002bd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d0f0      	beq.n	8002bbc <HAL_RCC_OscConfig+0x200>
 8002bda:	e01b      	b.n	8002c14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bdc:	4b09      	ldr	r3, [pc, #36]	@ (8002c04 <HAL_RCC_OscConfig+0x248>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002be2:	f7fe ff85 	bl	8001af0 <HAL_GetTick>
 8002be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002be8:	e00e      	b.n	8002c08 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bea:	f7fe ff81 	bl	8001af0 <HAL_GetTick>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d907      	bls.n	8002c08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e150      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	42470000 	.word	0x42470000
 8002c04:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c08:	4b88      	ldr	r3, [pc, #544]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002c0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c0c:	f003 0302 	and.w	r3, r3, #2
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1ea      	bne.n	8002bea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 0304 	and.w	r3, r3, #4
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	f000 8097 	beq.w	8002d50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c22:	2300      	movs	r3, #0
 8002c24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c26:	4b81      	ldr	r3, [pc, #516]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d10f      	bne.n	8002c52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c32:	2300      	movs	r3, #0
 8002c34:	60bb      	str	r3, [r7, #8]
 8002c36:	4b7d      	ldr	r3, [pc, #500]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3a:	4a7c      	ldr	r2, [pc, #496]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002c3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c40:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c42:	4b7a      	ldr	r3, [pc, #488]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c4a:	60bb      	str	r3, [r7, #8]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c52:	4b77      	ldr	r3, [pc, #476]	@ (8002e30 <HAL_RCC_OscConfig+0x474>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d118      	bne.n	8002c90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c5e:	4b74      	ldr	r3, [pc, #464]	@ (8002e30 <HAL_RCC_OscConfig+0x474>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a73      	ldr	r2, [pc, #460]	@ (8002e30 <HAL_RCC_OscConfig+0x474>)
 8002c64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c6a:	f7fe ff41 	bl	8001af0 <HAL_GetTick>
 8002c6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c72:	f7fe ff3d 	bl	8001af0 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e10c      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c84:	4b6a      	ldr	r3, [pc, #424]	@ (8002e30 <HAL_RCC_OscConfig+0x474>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d0f0      	beq.n	8002c72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d106      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x2ea>
 8002c98:	4b64      	ldr	r3, [pc, #400]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002c9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c9c:	4a63      	ldr	r2, [pc, #396]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002c9e:	f043 0301 	orr.w	r3, r3, #1
 8002ca2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ca4:	e01c      	b.n	8002ce0 <HAL_RCC_OscConfig+0x324>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	2b05      	cmp	r3, #5
 8002cac:	d10c      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x30c>
 8002cae:	4b5f      	ldr	r3, [pc, #380]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002cb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cb2:	4a5e      	ldr	r2, [pc, #376]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002cb4:	f043 0304 	orr.w	r3, r3, #4
 8002cb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cba:	4b5c      	ldr	r3, [pc, #368]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002cbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cbe:	4a5b      	ldr	r2, [pc, #364]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002cc0:	f043 0301 	orr.w	r3, r3, #1
 8002cc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cc6:	e00b      	b.n	8002ce0 <HAL_RCC_OscConfig+0x324>
 8002cc8:	4b58      	ldr	r3, [pc, #352]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ccc:	4a57      	ldr	r2, [pc, #348]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002cce:	f023 0301 	bic.w	r3, r3, #1
 8002cd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cd4:	4b55      	ldr	r3, [pc, #340]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002cd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cd8:	4a54      	ldr	r2, [pc, #336]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002cda:	f023 0304 	bic.w	r3, r3, #4
 8002cde:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d015      	beq.n	8002d14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ce8:	f7fe ff02 	bl	8001af0 <HAL_GetTick>
 8002cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cee:	e00a      	b.n	8002d06 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cf0:	f7fe fefe 	bl	8001af0 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d901      	bls.n	8002d06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e0cb      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d06:	4b49      	ldr	r3, [pc, #292]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d0ee      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x334>
 8002d12:	e014      	b.n	8002d3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d14:	f7fe feec 	bl	8001af0 <HAL_GetTick>
 8002d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d1a:	e00a      	b.n	8002d32 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d1c:	f7fe fee8 	bl	8001af0 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d901      	bls.n	8002d32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e0b5      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d32:	4b3e      	ldr	r3, [pc, #248]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1ee      	bne.n	8002d1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d3e:	7dfb      	ldrb	r3, [r7, #23]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d105      	bne.n	8002d50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d44:	4b39      	ldr	r3, [pc, #228]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d48:	4a38      	ldr	r2, [pc, #224]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002d4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d4e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f000 80a1 	beq.w	8002e9c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d5a:	4b34      	ldr	r3, [pc, #208]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f003 030c 	and.w	r3, r3, #12
 8002d62:	2b08      	cmp	r3, #8
 8002d64:	d05c      	beq.n	8002e20 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	699b      	ldr	r3, [r3, #24]
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d141      	bne.n	8002df2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d6e:	4b31      	ldr	r3, [pc, #196]	@ (8002e34 <HAL_RCC_OscConfig+0x478>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d74:	f7fe febc 	bl	8001af0 <HAL_GetTick>
 8002d78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d7a:	e008      	b.n	8002d8e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d7c:	f7fe feb8 	bl	8001af0 <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	2b02      	cmp	r3, #2
 8002d88:	d901      	bls.n	8002d8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	e087      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d8e:	4b27      	ldr	r3, [pc, #156]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1f0      	bne.n	8002d7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	69da      	ldr	r2, [r3, #28]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a1b      	ldr	r3, [r3, #32]
 8002da2:	431a      	orrs	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da8:	019b      	lsls	r3, r3, #6
 8002daa:	431a      	orrs	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db0:	085b      	lsrs	r3, r3, #1
 8002db2:	3b01      	subs	r3, #1
 8002db4:	041b      	lsls	r3, r3, #16
 8002db6:	431a      	orrs	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dbc:	061b      	lsls	r3, r3, #24
 8002dbe:	491b      	ldr	r1, [pc, #108]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dc4:	4b1b      	ldr	r3, [pc, #108]	@ (8002e34 <HAL_RCC_OscConfig+0x478>)
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dca:	f7fe fe91 	bl	8001af0 <HAL_GetTick>
 8002dce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dd0:	e008      	b.n	8002de4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dd2:	f7fe fe8d 	bl	8001af0 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e05c      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002de4:	4b11      	ldr	r3, [pc, #68]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d0f0      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x416>
 8002df0:	e054      	b.n	8002e9c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002df2:	4b10      	ldr	r3, [pc, #64]	@ (8002e34 <HAL_RCC_OscConfig+0x478>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df8:	f7fe fe7a 	bl	8001af0 <HAL_GetTick>
 8002dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dfe:	e008      	b.n	8002e12 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e00:	f7fe fe76 	bl	8001af0 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e045      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e12:	4b06      	ldr	r3, [pc, #24]	@ (8002e2c <HAL_RCC_OscConfig+0x470>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1f0      	bne.n	8002e00 <HAL_RCC_OscConfig+0x444>
 8002e1e:	e03d      	b.n	8002e9c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d107      	bne.n	8002e38 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e038      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
 8002e2c:	40023800 	.word	0x40023800
 8002e30:	40007000 	.word	0x40007000
 8002e34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e38:	4b1b      	ldr	r3, [pc, #108]	@ (8002ea8 <HAL_RCC_OscConfig+0x4ec>)
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d028      	beq.n	8002e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d121      	bne.n	8002e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d11a      	bne.n	8002e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e68:	4013      	ands	r3, r2
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d111      	bne.n	8002e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e7e:	085b      	lsrs	r3, r3, #1
 8002e80:	3b01      	subs	r3, #1
 8002e82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d107      	bne.n	8002e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d001      	beq.n	8002e9c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e000      	b.n	8002e9e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3718      	adds	r7, #24
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	40023800 	.word	0x40023800

08002eac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d101      	bne.n	8002ec0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e0cc      	b.n	800305a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ec0:	4b68      	ldr	r3, [pc, #416]	@ (8003064 <HAL_RCC_ClockConfig+0x1b8>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0307 	and.w	r3, r3, #7
 8002ec8:	683a      	ldr	r2, [r7, #0]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d90c      	bls.n	8002ee8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ece:	4b65      	ldr	r3, [pc, #404]	@ (8003064 <HAL_RCC_ClockConfig+0x1b8>)
 8002ed0:	683a      	ldr	r2, [r7, #0]
 8002ed2:	b2d2      	uxtb	r2, r2
 8002ed4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ed6:	4b63      	ldr	r3, [pc, #396]	@ (8003064 <HAL_RCC_ClockConfig+0x1b8>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0307 	and.w	r3, r3, #7
 8002ede:	683a      	ldr	r2, [r7, #0]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d001      	beq.n	8002ee8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e0b8      	b.n	800305a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d020      	beq.n	8002f36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0304 	and.w	r3, r3, #4
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d005      	beq.n	8002f0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f00:	4b59      	ldr	r3, [pc, #356]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	4a58      	ldr	r2, [pc, #352]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 8002f06:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f0a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0308 	and.w	r3, r3, #8
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d005      	beq.n	8002f24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f18:	4b53      	ldr	r3, [pc, #332]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	4a52      	ldr	r2, [pc, #328]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 8002f1e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f24:	4b50      	ldr	r3, [pc, #320]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	494d      	ldr	r1, [pc, #308]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 8002f32:	4313      	orrs	r3, r2
 8002f34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0301 	and.w	r3, r3, #1
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d044      	beq.n	8002fcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d107      	bne.n	8002f5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f4a:	4b47      	ldr	r3, [pc, #284]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d119      	bne.n	8002f8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e07f      	b.n	800305a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	d003      	beq.n	8002f6a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f66:	2b03      	cmp	r3, #3
 8002f68:	d107      	bne.n	8002f7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f6a:	4b3f      	ldr	r3, [pc, #252]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d109      	bne.n	8002f8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e06f      	b.n	800305a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f7a:	4b3b      	ldr	r3, [pc, #236]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0302 	and.w	r3, r3, #2
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d101      	bne.n	8002f8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e067      	b.n	800305a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f8a:	4b37      	ldr	r3, [pc, #220]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f023 0203 	bic.w	r2, r3, #3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	4934      	ldr	r1, [pc, #208]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f9c:	f7fe fda8 	bl	8001af0 <HAL_GetTick>
 8002fa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fa2:	e00a      	b.n	8002fba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fa4:	f7fe fda4 	bl	8001af0 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e04f      	b.n	800305a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fba:	4b2b      	ldr	r3, [pc, #172]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f003 020c 	and.w	r2, r3, #12
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d1eb      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fcc:	4b25      	ldr	r3, [pc, #148]	@ (8003064 <HAL_RCC_ClockConfig+0x1b8>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0307 	and.w	r3, r3, #7
 8002fd4:	683a      	ldr	r2, [r7, #0]
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d20c      	bcs.n	8002ff4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fda:	4b22      	ldr	r3, [pc, #136]	@ (8003064 <HAL_RCC_ClockConfig+0x1b8>)
 8002fdc:	683a      	ldr	r2, [r7, #0]
 8002fde:	b2d2      	uxtb	r2, r2
 8002fe0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fe2:	4b20      	ldr	r3, [pc, #128]	@ (8003064 <HAL_RCC_ClockConfig+0x1b8>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0307 	and.w	r3, r3, #7
 8002fea:	683a      	ldr	r2, [r7, #0]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d001      	beq.n	8002ff4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e032      	b.n	800305a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0304 	and.w	r3, r3, #4
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d008      	beq.n	8003012 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003000:	4b19      	ldr	r3, [pc, #100]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	4916      	ldr	r1, [pc, #88]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 800300e:	4313      	orrs	r3, r2
 8003010:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0308 	and.w	r3, r3, #8
 800301a:	2b00      	cmp	r3, #0
 800301c:	d009      	beq.n	8003032 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800301e:	4b12      	ldr	r3, [pc, #72]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	691b      	ldr	r3, [r3, #16]
 800302a:	00db      	lsls	r3, r3, #3
 800302c:	490e      	ldr	r1, [pc, #56]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 800302e:	4313      	orrs	r3, r2
 8003030:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003032:	f000 f821 	bl	8003078 <HAL_RCC_GetSysClockFreq>
 8003036:	4602      	mov	r2, r0
 8003038:	4b0b      	ldr	r3, [pc, #44]	@ (8003068 <HAL_RCC_ClockConfig+0x1bc>)
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	091b      	lsrs	r3, r3, #4
 800303e:	f003 030f 	and.w	r3, r3, #15
 8003042:	490a      	ldr	r1, [pc, #40]	@ (800306c <HAL_RCC_ClockConfig+0x1c0>)
 8003044:	5ccb      	ldrb	r3, [r1, r3]
 8003046:	fa22 f303 	lsr.w	r3, r2, r3
 800304a:	4a09      	ldr	r2, [pc, #36]	@ (8003070 <HAL_RCC_ClockConfig+0x1c4>)
 800304c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800304e:	4b09      	ldr	r3, [pc, #36]	@ (8003074 <HAL_RCC_ClockConfig+0x1c8>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4618      	mov	r0, r3
 8003054:	f7fd fd56 	bl	8000b04 <HAL_InitTick>

  return HAL_OK;
 8003058:	2300      	movs	r3, #0
}
 800305a:	4618      	mov	r0, r3
 800305c:	3710      	adds	r7, #16
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	40023c00 	.word	0x40023c00
 8003068:	40023800 	.word	0x40023800
 800306c:	080070f4 	.word	0x080070f4
 8003070:	20000000 	.word	0x20000000
 8003074:	20000064 	.word	0x20000064

08003078 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003078:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800307c:	b094      	sub	sp, #80	@ 0x50
 800307e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003080:	2300      	movs	r3, #0
 8003082:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003084:	2300      	movs	r3, #0
 8003086:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003088:	2300      	movs	r3, #0
 800308a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800308c:	2300      	movs	r3, #0
 800308e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003090:	4b79      	ldr	r3, [pc, #484]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x200>)
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f003 030c 	and.w	r3, r3, #12
 8003098:	2b08      	cmp	r3, #8
 800309a:	d00d      	beq.n	80030b8 <HAL_RCC_GetSysClockFreq+0x40>
 800309c:	2b08      	cmp	r3, #8
 800309e:	f200 80e1 	bhi.w	8003264 <HAL_RCC_GetSysClockFreq+0x1ec>
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d002      	beq.n	80030ac <HAL_RCC_GetSysClockFreq+0x34>
 80030a6:	2b04      	cmp	r3, #4
 80030a8:	d003      	beq.n	80030b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80030aa:	e0db      	b.n	8003264 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030ac:	4b73      	ldr	r3, [pc, #460]	@ (800327c <HAL_RCC_GetSysClockFreq+0x204>)
 80030ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030b0:	e0db      	b.n	800326a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030b2:	4b73      	ldr	r3, [pc, #460]	@ (8003280 <HAL_RCC_GetSysClockFreq+0x208>)
 80030b4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030b6:	e0d8      	b.n	800326a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030b8:	4b6f      	ldr	r3, [pc, #444]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x200>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030c0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030c2:	4b6d      	ldr	r3, [pc, #436]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x200>)
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d063      	beq.n	8003196 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030ce:	4b6a      	ldr	r3, [pc, #424]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x200>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	099b      	lsrs	r3, r3, #6
 80030d4:	2200      	movs	r2, #0
 80030d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80030d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80030da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80030e2:	2300      	movs	r3, #0
 80030e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80030e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80030ea:	4622      	mov	r2, r4
 80030ec:	462b      	mov	r3, r5
 80030ee:	f04f 0000 	mov.w	r0, #0
 80030f2:	f04f 0100 	mov.w	r1, #0
 80030f6:	0159      	lsls	r1, r3, #5
 80030f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030fc:	0150      	lsls	r0, r2, #5
 80030fe:	4602      	mov	r2, r0
 8003100:	460b      	mov	r3, r1
 8003102:	4621      	mov	r1, r4
 8003104:	1a51      	subs	r1, r2, r1
 8003106:	6139      	str	r1, [r7, #16]
 8003108:	4629      	mov	r1, r5
 800310a:	eb63 0301 	sbc.w	r3, r3, r1
 800310e:	617b      	str	r3, [r7, #20]
 8003110:	f04f 0200 	mov.w	r2, #0
 8003114:	f04f 0300 	mov.w	r3, #0
 8003118:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800311c:	4659      	mov	r1, fp
 800311e:	018b      	lsls	r3, r1, #6
 8003120:	4651      	mov	r1, sl
 8003122:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003126:	4651      	mov	r1, sl
 8003128:	018a      	lsls	r2, r1, #6
 800312a:	4651      	mov	r1, sl
 800312c:	ebb2 0801 	subs.w	r8, r2, r1
 8003130:	4659      	mov	r1, fp
 8003132:	eb63 0901 	sbc.w	r9, r3, r1
 8003136:	f04f 0200 	mov.w	r2, #0
 800313a:	f04f 0300 	mov.w	r3, #0
 800313e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003142:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003146:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800314a:	4690      	mov	r8, r2
 800314c:	4699      	mov	r9, r3
 800314e:	4623      	mov	r3, r4
 8003150:	eb18 0303 	adds.w	r3, r8, r3
 8003154:	60bb      	str	r3, [r7, #8]
 8003156:	462b      	mov	r3, r5
 8003158:	eb49 0303 	adc.w	r3, r9, r3
 800315c:	60fb      	str	r3, [r7, #12]
 800315e:	f04f 0200 	mov.w	r2, #0
 8003162:	f04f 0300 	mov.w	r3, #0
 8003166:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800316a:	4629      	mov	r1, r5
 800316c:	024b      	lsls	r3, r1, #9
 800316e:	4621      	mov	r1, r4
 8003170:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003174:	4621      	mov	r1, r4
 8003176:	024a      	lsls	r2, r1, #9
 8003178:	4610      	mov	r0, r2
 800317a:	4619      	mov	r1, r3
 800317c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800317e:	2200      	movs	r2, #0
 8003180:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003182:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003184:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003188:	f7fd f87a 	bl	8000280 <__aeabi_uldivmod>
 800318c:	4602      	mov	r2, r0
 800318e:	460b      	mov	r3, r1
 8003190:	4613      	mov	r3, r2
 8003192:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003194:	e058      	b.n	8003248 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003196:	4b38      	ldr	r3, [pc, #224]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x200>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	099b      	lsrs	r3, r3, #6
 800319c:	2200      	movs	r2, #0
 800319e:	4618      	mov	r0, r3
 80031a0:	4611      	mov	r1, r2
 80031a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80031a6:	623b      	str	r3, [r7, #32]
 80031a8:	2300      	movs	r3, #0
 80031aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80031ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80031b0:	4642      	mov	r2, r8
 80031b2:	464b      	mov	r3, r9
 80031b4:	f04f 0000 	mov.w	r0, #0
 80031b8:	f04f 0100 	mov.w	r1, #0
 80031bc:	0159      	lsls	r1, r3, #5
 80031be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031c2:	0150      	lsls	r0, r2, #5
 80031c4:	4602      	mov	r2, r0
 80031c6:	460b      	mov	r3, r1
 80031c8:	4641      	mov	r1, r8
 80031ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80031ce:	4649      	mov	r1, r9
 80031d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80031d4:	f04f 0200 	mov.w	r2, #0
 80031d8:	f04f 0300 	mov.w	r3, #0
 80031dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80031e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80031e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80031e8:	ebb2 040a 	subs.w	r4, r2, sl
 80031ec:	eb63 050b 	sbc.w	r5, r3, fp
 80031f0:	f04f 0200 	mov.w	r2, #0
 80031f4:	f04f 0300 	mov.w	r3, #0
 80031f8:	00eb      	lsls	r3, r5, #3
 80031fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031fe:	00e2      	lsls	r2, r4, #3
 8003200:	4614      	mov	r4, r2
 8003202:	461d      	mov	r5, r3
 8003204:	4643      	mov	r3, r8
 8003206:	18e3      	adds	r3, r4, r3
 8003208:	603b      	str	r3, [r7, #0]
 800320a:	464b      	mov	r3, r9
 800320c:	eb45 0303 	adc.w	r3, r5, r3
 8003210:	607b      	str	r3, [r7, #4]
 8003212:	f04f 0200 	mov.w	r2, #0
 8003216:	f04f 0300 	mov.w	r3, #0
 800321a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800321e:	4629      	mov	r1, r5
 8003220:	028b      	lsls	r3, r1, #10
 8003222:	4621      	mov	r1, r4
 8003224:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003228:	4621      	mov	r1, r4
 800322a:	028a      	lsls	r2, r1, #10
 800322c:	4610      	mov	r0, r2
 800322e:	4619      	mov	r1, r3
 8003230:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003232:	2200      	movs	r2, #0
 8003234:	61bb      	str	r3, [r7, #24]
 8003236:	61fa      	str	r2, [r7, #28]
 8003238:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800323c:	f7fd f820 	bl	8000280 <__aeabi_uldivmod>
 8003240:	4602      	mov	r2, r0
 8003242:	460b      	mov	r3, r1
 8003244:	4613      	mov	r3, r2
 8003246:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003248:	4b0b      	ldr	r3, [pc, #44]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x200>)
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	0c1b      	lsrs	r3, r3, #16
 800324e:	f003 0303 	and.w	r3, r3, #3
 8003252:	3301      	adds	r3, #1
 8003254:	005b      	lsls	r3, r3, #1
 8003256:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003258:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800325a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800325c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003260:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003262:	e002      	b.n	800326a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003264:	4b05      	ldr	r3, [pc, #20]	@ (800327c <HAL_RCC_GetSysClockFreq+0x204>)
 8003266:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003268:	bf00      	nop
    }
  }
  return sysclockfreq;
 800326a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800326c:	4618      	mov	r0, r3
 800326e:	3750      	adds	r7, #80	@ 0x50
 8003270:	46bd      	mov	sp, r7
 8003272:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003276:	bf00      	nop
 8003278:	40023800 	.word	0x40023800
 800327c:	00f42400 	.word	0x00f42400
 8003280:	007a1200 	.word	0x007a1200

08003284 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003288:	4b03      	ldr	r3, [pc, #12]	@ (8003298 <HAL_RCC_GetHCLKFreq+0x14>)
 800328a:	681b      	ldr	r3, [r3, #0]
}
 800328c:	4618      	mov	r0, r3
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	20000000 	.word	0x20000000

0800329c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032a0:	f7ff fff0 	bl	8003284 <HAL_RCC_GetHCLKFreq>
 80032a4:	4602      	mov	r2, r0
 80032a6:	4b05      	ldr	r3, [pc, #20]	@ (80032bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	0a9b      	lsrs	r3, r3, #10
 80032ac:	f003 0307 	and.w	r3, r3, #7
 80032b0:	4903      	ldr	r1, [pc, #12]	@ (80032c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032b2:	5ccb      	ldrb	r3, [r1, r3]
 80032b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	40023800 	.word	0x40023800
 80032c0:	08007104 	.word	0x08007104

080032c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032c8:	f7ff ffdc 	bl	8003284 <HAL_RCC_GetHCLKFreq>
 80032cc:	4602      	mov	r2, r0
 80032ce:	4b05      	ldr	r3, [pc, #20]	@ (80032e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	0b5b      	lsrs	r3, r3, #13
 80032d4:	f003 0307 	and.w	r3, r3, #7
 80032d8:	4903      	ldr	r1, [pc, #12]	@ (80032e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032da:	5ccb      	ldrb	r3, [r1, r3]
 80032dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	40023800 	.word	0x40023800
 80032e8:	08007104 	.word	0x08007104

080032ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	220f      	movs	r2, #15
 80032fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80032fc:	4b12      	ldr	r3, [pc, #72]	@ (8003348 <HAL_RCC_GetClockConfig+0x5c>)
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	f003 0203 	and.w	r2, r3, #3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003308:	4b0f      	ldr	r3, [pc, #60]	@ (8003348 <HAL_RCC_GetClockConfig+0x5c>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003314:	4b0c      	ldr	r3, [pc, #48]	@ (8003348 <HAL_RCC_GetClockConfig+0x5c>)
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003320:	4b09      	ldr	r3, [pc, #36]	@ (8003348 <HAL_RCC_GetClockConfig+0x5c>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	08db      	lsrs	r3, r3, #3
 8003326:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800332e:	4b07      	ldr	r3, [pc, #28]	@ (800334c <HAL_RCC_GetClockConfig+0x60>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0207 	and.w	r2, r3, #7
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	601a      	str	r2, [r3, #0]
}
 800333a:	bf00      	nop
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	40023800 	.word	0x40023800
 800334c:	40023c00 	.word	0x40023c00

08003350 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e041      	b.n	80033e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003368:	b2db      	uxtb	r3, r3
 800336a:	2b00      	cmp	r3, #0
 800336c:	d106      	bne.n	800337c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f7fd fcfa 	bl	8000d70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2202      	movs	r2, #2
 8003380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	3304      	adds	r3, #4
 800338c:	4619      	mov	r1, r3
 800338e:	4610      	mov	r0, r2
 8003390:	f000 fa70 	bl	8003874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
	...

080033f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b085      	sub	sp, #20
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2b01      	cmp	r3, #1
 8003402:	d001      	beq.n	8003408 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e044      	b.n	8003492 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2202      	movs	r2, #2
 800340c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68da      	ldr	r2, [r3, #12]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f042 0201 	orr.w	r2, r2, #1
 800341e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a1e      	ldr	r2, [pc, #120]	@ (80034a0 <HAL_TIM_Base_Start_IT+0xb0>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d018      	beq.n	800345c <HAL_TIM_Base_Start_IT+0x6c>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003432:	d013      	beq.n	800345c <HAL_TIM_Base_Start_IT+0x6c>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a1a      	ldr	r2, [pc, #104]	@ (80034a4 <HAL_TIM_Base_Start_IT+0xb4>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d00e      	beq.n	800345c <HAL_TIM_Base_Start_IT+0x6c>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a19      	ldr	r2, [pc, #100]	@ (80034a8 <HAL_TIM_Base_Start_IT+0xb8>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d009      	beq.n	800345c <HAL_TIM_Base_Start_IT+0x6c>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a17      	ldr	r2, [pc, #92]	@ (80034ac <HAL_TIM_Base_Start_IT+0xbc>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d004      	beq.n	800345c <HAL_TIM_Base_Start_IT+0x6c>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a16      	ldr	r2, [pc, #88]	@ (80034b0 <HAL_TIM_Base_Start_IT+0xc0>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d111      	bne.n	8003480 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f003 0307 	and.w	r3, r3, #7
 8003466:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2b06      	cmp	r3, #6
 800346c:	d010      	beq.n	8003490 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f042 0201 	orr.w	r2, r2, #1
 800347c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800347e:	e007      	b.n	8003490 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f042 0201 	orr.w	r2, r2, #1
 800348e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003490:	2300      	movs	r3, #0
}
 8003492:	4618      	mov	r0, r3
 8003494:	3714      	adds	r7, #20
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	40010000 	.word	0x40010000
 80034a4:	40000400 	.word	0x40000400
 80034a8:	40000800 	.word	0x40000800
 80034ac:	40000c00 	.word	0x40000c00
 80034b0:	40014000 	.word	0x40014000

080034b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	f003 0302 	and.w	r3, r3, #2
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d020      	beq.n	8003518 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f003 0302 	and.w	r3, r3, #2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d01b      	beq.n	8003518 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f06f 0202 	mvn.w	r2, #2
 80034e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2201      	movs	r2, #1
 80034ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	f003 0303 	and.w	r3, r3, #3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d003      	beq.n	8003506 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 f999 	bl	8003836 <HAL_TIM_IC_CaptureCallback>
 8003504:	e005      	b.n	8003512 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 f98b 	bl	8003822 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 f99c 	bl	800384a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	f003 0304 	and.w	r3, r3, #4
 800351e:	2b00      	cmp	r3, #0
 8003520:	d020      	beq.n	8003564 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f003 0304 	and.w	r3, r3, #4
 8003528:	2b00      	cmp	r3, #0
 800352a:	d01b      	beq.n	8003564 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f06f 0204 	mvn.w	r2, #4
 8003534:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2202      	movs	r2, #2
 800353a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	699b      	ldr	r3, [r3, #24]
 8003542:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003546:	2b00      	cmp	r3, #0
 8003548:	d003      	beq.n	8003552 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 f973 	bl	8003836 <HAL_TIM_IC_CaptureCallback>
 8003550:	e005      	b.n	800355e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 f965 	bl	8003822 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f000 f976 	bl	800384a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	f003 0308 	and.w	r3, r3, #8
 800356a:	2b00      	cmp	r3, #0
 800356c:	d020      	beq.n	80035b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	f003 0308 	and.w	r3, r3, #8
 8003574:	2b00      	cmp	r3, #0
 8003576:	d01b      	beq.n	80035b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f06f 0208 	mvn.w	r2, #8
 8003580:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2204      	movs	r2, #4
 8003586:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	f003 0303 	and.w	r3, r3, #3
 8003592:	2b00      	cmp	r3, #0
 8003594:	d003      	beq.n	800359e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 f94d 	bl	8003836 <HAL_TIM_IC_CaptureCallback>
 800359c:	e005      	b.n	80035aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 f93f 	bl	8003822 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 f950 	bl	800384a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	f003 0310 	and.w	r3, r3, #16
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d020      	beq.n	80035fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	f003 0310 	and.w	r3, r3, #16
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d01b      	beq.n	80035fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f06f 0210 	mvn.w	r2, #16
 80035cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2208      	movs	r2, #8
 80035d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	69db      	ldr	r3, [r3, #28]
 80035da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d003      	beq.n	80035ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f000 f927 	bl	8003836 <HAL_TIM_IC_CaptureCallback>
 80035e8:	e005      	b.n	80035f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 f919 	bl	8003822 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f000 f92a 	bl	800384a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00c      	beq.n	8003620 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	f003 0301 	and.w	r3, r3, #1
 800360c:	2b00      	cmp	r3, #0
 800360e:	d007      	beq.n	8003620 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f06f 0201 	mvn.w	r2, #1
 8003618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f7fd fa26 	bl	8000a6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003626:	2b00      	cmp	r3, #0
 8003628:	d00c      	beq.n	8003644 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003630:	2b00      	cmp	r3, #0
 8003632:	d007      	beq.n	8003644 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800363c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 fab0 	bl	8003ba4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00c      	beq.n	8003668 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003654:	2b00      	cmp	r3, #0
 8003656:	d007      	beq.n	8003668 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 f8fb 	bl	800385e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	f003 0320 	and.w	r3, r3, #32
 800366e:	2b00      	cmp	r3, #0
 8003670:	d00c      	beq.n	800368c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f003 0320 	and.w	r3, r3, #32
 8003678:	2b00      	cmp	r3, #0
 800367a:	d007      	beq.n	800368c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f06f 0220 	mvn.w	r2, #32
 8003684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f000 fa82 	bl	8003b90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800368c:	bf00      	nop
 800368e:	3710      	adds	r7, #16
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800369e:	2300      	movs	r3, #0
 80036a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d101      	bne.n	80036b0 <HAL_TIM_ConfigClockSource+0x1c>
 80036ac:	2302      	movs	r3, #2
 80036ae:	e0b4      	b.n	800381a <HAL_TIM_ConfigClockSource+0x186>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2202      	movs	r2, #2
 80036bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80036ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	68ba      	ldr	r2, [r7, #8]
 80036de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036e8:	d03e      	beq.n	8003768 <HAL_TIM_ConfigClockSource+0xd4>
 80036ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036ee:	f200 8087 	bhi.w	8003800 <HAL_TIM_ConfigClockSource+0x16c>
 80036f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036f6:	f000 8086 	beq.w	8003806 <HAL_TIM_ConfigClockSource+0x172>
 80036fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036fe:	d87f      	bhi.n	8003800 <HAL_TIM_ConfigClockSource+0x16c>
 8003700:	2b70      	cmp	r3, #112	@ 0x70
 8003702:	d01a      	beq.n	800373a <HAL_TIM_ConfigClockSource+0xa6>
 8003704:	2b70      	cmp	r3, #112	@ 0x70
 8003706:	d87b      	bhi.n	8003800 <HAL_TIM_ConfigClockSource+0x16c>
 8003708:	2b60      	cmp	r3, #96	@ 0x60
 800370a:	d050      	beq.n	80037ae <HAL_TIM_ConfigClockSource+0x11a>
 800370c:	2b60      	cmp	r3, #96	@ 0x60
 800370e:	d877      	bhi.n	8003800 <HAL_TIM_ConfigClockSource+0x16c>
 8003710:	2b50      	cmp	r3, #80	@ 0x50
 8003712:	d03c      	beq.n	800378e <HAL_TIM_ConfigClockSource+0xfa>
 8003714:	2b50      	cmp	r3, #80	@ 0x50
 8003716:	d873      	bhi.n	8003800 <HAL_TIM_ConfigClockSource+0x16c>
 8003718:	2b40      	cmp	r3, #64	@ 0x40
 800371a:	d058      	beq.n	80037ce <HAL_TIM_ConfigClockSource+0x13a>
 800371c:	2b40      	cmp	r3, #64	@ 0x40
 800371e:	d86f      	bhi.n	8003800 <HAL_TIM_ConfigClockSource+0x16c>
 8003720:	2b30      	cmp	r3, #48	@ 0x30
 8003722:	d064      	beq.n	80037ee <HAL_TIM_ConfigClockSource+0x15a>
 8003724:	2b30      	cmp	r3, #48	@ 0x30
 8003726:	d86b      	bhi.n	8003800 <HAL_TIM_ConfigClockSource+0x16c>
 8003728:	2b20      	cmp	r3, #32
 800372a:	d060      	beq.n	80037ee <HAL_TIM_ConfigClockSource+0x15a>
 800372c:	2b20      	cmp	r3, #32
 800372e:	d867      	bhi.n	8003800 <HAL_TIM_ConfigClockSource+0x16c>
 8003730:	2b00      	cmp	r3, #0
 8003732:	d05c      	beq.n	80037ee <HAL_TIM_ConfigClockSource+0x15a>
 8003734:	2b10      	cmp	r3, #16
 8003736:	d05a      	beq.n	80037ee <HAL_TIM_ConfigClockSource+0x15a>
 8003738:	e062      	b.n	8003800 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800374a:	f000 f993 	bl	8003a74 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800375c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68ba      	ldr	r2, [r7, #8]
 8003764:	609a      	str	r2, [r3, #8]
      break;
 8003766:	e04f      	b.n	8003808 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003778:	f000 f97c 	bl	8003a74 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	689a      	ldr	r2, [r3, #8]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800378a:	609a      	str	r2, [r3, #8]
      break;
 800378c:	e03c      	b.n	8003808 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800379a:	461a      	mov	r2, r3
 800379c:	f000 f8f0 	bl	8003980 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2150      	movs	r1, #80	@ 0x50
 80037a6:	4618      	mov	r0, r3
 80037a8:	f000 f949 	bl	8003a3e <TIM_ITRx_SetConfig>
      break;
 80037ac:	e02c      	b.n	8003808 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80037ba:	461a      	mov	r2, r3
 80037bc:	f000 f90f 	bl	80039de <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2160      	movs	r1, #96	@ 0x60
 80037c6:	4618      	mov	r0, r3
 80037c8:	f000 f939 	bl	8003a3e <TIM_ITRx_SetConfig>
      break;
 80037cc:	e01c      	b.n	8003808 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037da:	461a      	mov	r2, r3
 80037dc:	f000 f8d0 	bl	8003980 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2140      	movs	r1, #64	@ 0x40
 80037e6:	4618      	mov	r0, r3
 80037e8:	f000 f929 	bl	8003a3e <TIM_ITRx_SetConfig>
      break;
 80037ec:	e00c      	b.n	8003808 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4619      	mov	r1, r3
 80037f8:	4610      	mov	r0, r2
 80037fa:	f000 f920 	bl	8003a3e <TIM_ITRx_SetConfig>
      break;
 80037fe:	e003      	b.n	8003808 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	73fb      	strb	r3, [r7, #15]
      break;
 8003804:	e000      	b.n	8003808 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003806:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003818:	7bfb      	ldrb	r3, [r7, #15]
}
 800381a:	4618      	mov	r0, r3
 800381c:	3710      	adds	r7, #16
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}

08003822 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800382a:	bf00      	nop
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003836:	b480      	push	{r7}
 8003838:	b083      	sub	sp, #12
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr

0800384a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800384a:	b480      	push	{r7}
 800384c:	b083      	sub	sp, #12
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003852:	bf00      	nop
 8003854:	370c      	adds	r7, #12
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr

0800385e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800385e:	b480      	push	{r7}
 8003860:	b083      	sub	sp, #12
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003866:	bf00      	nop
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr
	...

08003874 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003874:	b480      	push	{r7}
 8003876:	b085      	sub	sp, #20
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4a37      	ldr	r2, [pc, #220]	@ (8003964 <TIM_Base_SetConfig+0xf0>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d00f      	beq.n	80038ac <TIM_Base_SetConfig+0x38>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003892:	d00b      	beq.n	80038ac <TIM_Base_SetConfig+0x38>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4a34      	ldr	r2, [pc, #208]	@ (8003968 <TIM_Base_SetConfig+0xf4>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d007      	beq.n	80038ac <TIM_Base_SetConfig+0x38>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4a33      	ldr	r2, [pc, #204]	@ (800396c <TIM_Base_SetConfig+0xf8>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d003      	beq.n	80038ac <TIM_Base_SetConfig+0x38>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a32      	ldr	r2, [pc, #200]	@ (8003970 <TIM_Base_SetConfig+0xfc>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d108      	bne.n	80038be <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	68fa      	ldr	r2, [r7, #12]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a28      	ldr	r2, [pc, #160]	@ (8003964 <TIM_Base_SetConfig+0xf0>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d01b      	beq.n	80038fe <TIM_Base_SetConfig+0x8a>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038cc:	d017      	beq.n	80038fe <TIM_Base_SetConfig+0x8a>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a25      	ldr	r2, [pc, #148]	@ (8003968 <TIM_Base_SetConfig+0xf4>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d013      	beq.n	80038fe <TIM_Base_SetConfig+0x8a>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a24      	ldr	r2, [pc, #144]	@ (800396c <TIM_Base_SetConfig+0xf8>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d00f      	beq.n	80038fe <TIM_Base_SetConfig+0x8a>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a23      	ldr	r2, [pc, #140]	@ (8003970 <TIM_Base_SetConfig+0xfc>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d00b      	beq.n	80038fe <TIM_Base_SetConfig+0x8a>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a22      	ldr	r2, [pc, #136]	@ (8003974 <TIM_Base_SetConfig+0x100>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d007      	beq.n	80038fe <TIM_Base_SetConfig+0x8a>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a21      	ldr	r2, [pc, #132]	@ (8003978 <TIM_Base_SetConfig+0x104>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d003      	beq.n	80038fe <TIM_Base_SetConfig+0x8a>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	4a20      	ldr	r2, [pc, #128]	@ (800397c <TIM_Base_SetConfig+0x108>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d108      	bne.n	8003910 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003904:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	68fa      	ldr	r2, [r7, #12]
 800390c:	4313      	orrs	r3, r2
 800390e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	695b      	ldr	r3, [r3, #20]
 800391a:	4313      	orrs	r3, r2
 800391c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	689a      	ldr	r2, [r3, #8]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a0c      	ldr	r2, [pc, #48]	@ (8003964 <TIM_Base_SetConfig+0xf0>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d103      	bne.n	800393e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	691a      	ldr	r2, [r3, #16]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f043 0204 	orr.w	r2, r3, #4
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2201      	movs	r2, #1
 800394e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	68fa      	ldr	r2, [r7, #12]
 8003954:	601a      	str	r2, [r3, #0]
}
 8003956:	bf00      	nop
 8003958:	3714      	adds	r7, #20
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	40010000 	.word	0x40010000
 8003968:	40000400 	.word	0x40000400
 800396c:	40000800 	.word	0x40000800
 8003970:	40000c00 	.word	0x40000c00
 8003974:	40014000 	.word	0x40014000
 8003978:	40014400 	.word	0x40014400
 800397c:	40014800 	.word	0x40014800

08003980 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003980:	b480      	push	{r7}
 8003982:	b087      	sub	sp, #28
 8003984:	af00      	add	r7, sp, #0
 8003986:	60f8      	str	r0, [r7, #12]
 8003988:	60b9      	str	r1, [r7, #8]
 800398a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6a1b      	ldr	r3, [r3, #32]
 8003990:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6a1b      	ldr	r3, [r3, #32]
 8003996:	f023 0201 	bic.w	r2, r3, #1
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	699b      	ldr	r3, [r3, #24]
 80039a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80039aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	011b      	lsls	r3, r3, #4
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	f023 030a 	bic.w	r3, r3, #10
 80039bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80039be:	697a      	ldr	r2, [r7, #20]
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	4313      	orrs	r3, r2
 80039c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	693a      	ldr	r2, [r7, #16]
 80039ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	697a      	ldr	r2, [r7, #20]
 80039d0:	621a      	str	r2, [r3, #32]
}
 80039d2:	bf00      	nop
 80039d4:	371c      	adds	r7, #28
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr

080039de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039de:	b480      	push	{r7}
 80039e0:	b087      	sub	sp, #28
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	60f8      	str	r0, [r7, #12]
 80039e6:	60b9      	str	r1, [r7, #8]
 80039e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	f023 0210 	bic.w	r2, r3, #16
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003a08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	031b      	lsls	r3, r3, #12
 8003a0e:	693a      	ldr	r2, [r7, #16]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003a1a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	011b      	lsls	r3, r3, #4
 8003a20:	697a      	ldr	r2, [r7, #20]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	697a      	ldr	r2, [r7, #20]
 8003a30:	621a      	str	r2, [r3, #32]
}
 8003a32:	bf00      	nop
 8003a34:	371c      	adds	r7, #28
 8003a36:	46bd      	mov	sp, r7
 8003a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3c:	4770      	bx	lr

08003a3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a3e:	b480      	push	{r7}
 8003a40:	b085      	sub	sp, #20
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	6078      	str	r0, [r7, #4]
 8003a46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a56:	683a      	ldr	r2, [r7, #0]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	f043 0307 	orr.w	r3, r3, #7
 8003a60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	609a      	str	r2, [r3, #8]
}
 8003a68:	bf00      	nop
 8003a6a:	3714      	adds	r7, #20
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b087      	sub	sp, #28
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
 8003a80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003a8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	021a      	lsls	r2, r3, #8
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	431a      	orrs	r2, r3
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	697a      	ldr	r2, [r7, #20]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	697a      	ldr	r2, [r7, #20]
 8003aa6:	609a      	str	r2, [r3, #8]
}
 8003aa8:	bf00      	nop
 8003aaa:	371c      	adds	r7, #28
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr

08003ab4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b085      	sub	sp, #20
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d101      	bne.n	8003acc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ac8:	2302      	movs	r3, #2
 8003aca:	e050      	b.n	8003b6e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2202      	movs	r2, #2
 8003ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003af2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68fa      	ldr	r2, [r7, #12]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a1c      	ldr	r2, [pc, #112]	@ (8003b7c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d018      	beq.n	8003b42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b18:	d013      	beq.n	8003b42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a18      	ldr	r2, [pc, #96]	@ (8003b80 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d00e      	beq.n	8003b42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a16      	ldr	r2, [pc, #88]	@ (8003b84 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d009      	beq.n	8003b42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a15      	ldr	r2, [pc, #84]	@ (8003b88 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d004      	beq.n	8003b42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a13      	ldr	r2, [pc, #76]	@ (8003b8c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d10c      	bne.n	8003b5c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	68ba      	ldr	r2, [r7, #8]
 8003b50:	4313      	orrs	r3, r2
 8003b52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	68ba      	ldr	r2, [r7, #8]
 8003b5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3714      	adds	r7, #20
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	40010000 	.word	0x40010000
 8003b80:	40000400 	.word	0x40000400
 8003b84:	40000800 	.word	0x40000800
 8003b88:	40000c00 	.word	0x40000c00
 8003b8c:	40014000 	.word	0x40014000

08003b90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b083      	sub	sp, #12
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003b98:	bf00      	nop
 8003b9a:	370c      	adds	r7, #12
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr

08003ba4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003bac:	bf00      	nop
 8003bae:	370c      	adds	r7, #12
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr

08003bb8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b085      	sub	sp, #20
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003bc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003bca:	2b84      	cmp	r3, #132	@ 0x84
 8003bcc:	d005      	beq.n	8003bda <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003bce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	4413      	add	r3, r2
 8003bd6:	3303      	adds	r3, #3
 8003bd8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003bda:	68fb      	ldr	r3, [r7, #12]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bee:	f3ef 8305 	mrs	r3, IPSR
 8003bf2:	607b      	str	r3, [r7, #4]
  return(result);
 8003bf4:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	bf14      	ite	ne
 8003bfa:	2301      	movne	r3, #1
 8003bfc:	2300      	moveq	r3, #0
 8003bfe:	b2db      	uxtb	r3, r3
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003c10:	f001 fb66 	bl	80052e0 <vTaskStartScheduler>
  
  return osOK;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	bd80      	pop	{r7, pc}

08003c1a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003c1a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c1c:	b089      	sub	sp, #36	@ 0x24
 8003c1e:	af04      	add	r7, sp, #16
 8003c20:	6078      	str	r0, [r7, #4]
 8003c22:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	695b      	ldr	r3, [r3, #20]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d020      	beq.n	8003c6e <osThreadCreate+0x54>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d01c      	beq.n	8003c6e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685c      	ldr	r4, [r3, #4]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	691e      	ldr	r6, [r3, #16]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c46:	4618      	mov	r0, r3
 8003c48:	f7ff ffb6 	bl	8003bb8 <makeFreeRtosPriority>
 8003c4c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c56:	9202      	str	r2, [sp, #8]
 8003c58:	9301      	str	r3, [sp, #4]
 8003c5a:	9100      	str	r1, [sp, #0]
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	4632      	mov	r2, r6
 8003c60:	4629      	mov	r1, r5
 8003c62:	4620      	mov	r0, r4
 8003c64:	f001 f956 	bl	8004f14 <xTaskCreateStatic>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	60fb      	str	r3, [r7, #12]
 8003c6c:	e01c      	b.n	8003ca8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685c      	ldr	r4, [r3, #4]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c7a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7ff ff98 	bl	8003bb8 <makeFreeRtosPriority>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	f107 030c 	add.w	r3, r7, #12
 8003c8e:	9301      	str	r3, [sp, #4]
 8003c90:	9200      	str	r2, [sp, #0]
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	4632      	mov	r2, r6
 8003c96:	4629      	mov	r1, r5
 8003c98:	4620      	mov	r0, r4
 8003c9a:	f001 f99b 	bl	8004fd4 <xTaskCreate>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d001      	beq.n	8003ca8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	e000      	b.n	8003caa <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3714      	adds	r7, #20
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003cb2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b084      	sub	sp, #16
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d001      	beq.n	8003cc8 <osDelay+0x16>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	e000      	b.n	8003cca <osDelay+0x18>
 8003cc8:	2301      	movs	r3, #1
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f001 fad2 	bl	8005274 <vTaskDelay>
  
  return osOK;
 8003cd0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3710      	adds	r7, #16
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}

08003cda <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 8003cda:	b580      	push	{r7, lr}
 8003cdc:	b086      	sub	sp, #24
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	3303      	adds	r3, #3
 8003ce8:	f023 0303 	bic.w	r3, r3, #3
 8003cec:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8003cee:	2014      	movs	r0, #20
 8003cf0:	f002 fa74 	bl	80061dc <pvPortMalloc>
 8003cf4:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d046      	beq.n	8003d8a <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8003d04:	68fa      	ldr	r2, [r7, #12]
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4618      	mov	r0, r3
 8003d16:	f002 fa61 	bl	80061dc <pvPortMalloc>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d02b      	beq.n	8003d80 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68fa      	ldr	r2, [r7, #12]
 8003d2e:	fb02 f303 	mul.w	r3, r2, r3
 8003d32:	4618      	mov	r0, r3
 8003d34:	f002 fa52 	bl	80061dc <pvPortMalloc>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d011      	beq.n	8003d6a <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 8003d46:	2300      	movs	r3, #0
 8003d48:	613b      	str	r3, [r7, #16]
 8003d4a:	e008      	b.n	8003d5e <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	4413      	add	r3, r2
 8003d54:	2200      	movs	r2, #0
 8003d56:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	613b      	str	r3, [r7, #16]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	693a      	ldr	r2, [r7, #16]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d3f1      	bcc.n	8003d4c <osPoolCreate+0x72>
 8003d68:	e00f      	b.n	8003d8a <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f002 fb02 	bl	8006378 <vPortFree>
        vPortFree(thePool);
 8003d74:	6978      	ldr	r0, [r7, #20]
 8003d76:	f002 faff 	bl	8006378 <vPortFree>
        thePool = NULL;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	617b      	str	r3, [r7, #20]
 8003d7e:	e004      	b.n	8003d8a <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 8003d80:	6978      	ldr	r0, [r7, #20]
 8003d82:	f002 faf9 	bl	8006378 <vPortFree>
      thePool = NULL;
 8003d86:	2300      	movs	r3, #0
 8003d88:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 8003d8a:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3718      	adds	r7, #24
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b08a      	sub	sp, #40	@ 0x28
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	627b      	str	r3, [r7, #36]	@ 0x24
  void *p = NULL;
 8003da0:	2300      	movs	r3, #0
 8003da2:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 8003da4:	f7ff ff20 	bl	8003be8 <inHandlerMode>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00e      	beq.n	8003dcc <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003dae:	f3ef 8211 	mrs	r2, BASEPRI
 8003db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003db6:	f383 8811 	msr	BASEPRI, r3
 8003dba:	f3bf 8f6f 	isb	sy
 8003dbe:	f3bf 8f4f 	dsb	sy
 8003dc2:	617a      	str	r2, [r7, #20]
 8003dc4:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003dc6:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8003dc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dca:	e001      	b.n	8003dd0 <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 8003dcc:	f002 f8e4 	bl	8005f98 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	61fb      	str	r3, [r7, #28]
 8003dd4:	e029      	b.n	8003e2a <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	691a      	ldr	r2, [r3, #16]
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	4413      	add	r3, r2
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	6892      	ldr	r2, [r2, #8]
 8003de2:	fbb3 f1f2 	udiv	r1, r3, r2
 8003de6:	fb01 f202 	mul.w	r2, r1, r2
 8003dea:	1a9b      	subs	r3, r3, r2
 8003dec:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685a      	ldr	r2, [r3, #4]
 8003df2:	69bb      	ldr	r3, [r7, #24]
 8003df4:	4413      	add	r3, r2
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d113      	bne.n	8003e24 <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	685a      	ldr	r2, [r3, #4]
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	4413      	add	r3, r2
 8003e04:	2201      	movs	r2, #1
 8003e06:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	69ba      	ldr	r2, [r7, #24]
 8003e14:	fb02 f303 	mul.w	r3, r2, r3
 8003e18:	440b      	add	r3, r1
 8003e1a:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	69ba      	ldr	r2, [r7, #24]
 8003e20:	611a      	str	r2, [r3, #16]
      break;
 8003e22:	e007      	b.n	8003e34 <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	3301      	adds	r3, #1
 8003e28:	61fb      	str	r3, [r7, #28]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	69fa      	ldr	r2, [r7, #28]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d3d0      	bcc.n	8003dd6 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 8003e34:	f7ff fed8 	bl	8003be8 <inHandlerMode>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d005      	beq.n	8003e4a <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 8003e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e40:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003e48:	e001      	b.n	8003e4e <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 8003e4a:	f002 f8d7 	bl	8005ffc <vPortExitCritical>
  }
  
  return p;
 8003e4e:	6a3b      	ldr	r3, [r7, #32]
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3728      	adds	r7, #40	@ 0x28
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d101      	bne.n	8003e6c <osPoolFree+0x14>
    return osErrorParameter;
 8003e68:	2380      	movs	r3, #128	@ 0x80
 8003e6a:	e030      	b.n	8003ece <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d101      	bne.n	8003e76 <osPoolFree+0x1e>
    return osErrorParameter;
 8003e72:	2380      	movs	r3, #128	@ 0x80
 8003e74:	e02b      	b.n	8003ece <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	683a      	ldr	r2, [r7, #0]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d201      	bcs.n	8003e84 <osPoolFree+0x2c>
    return osErrorParameter;
 8003e80:	2380      	movs	r3, #128	@ 0x80
 8003e82:	e024      	b.n	8003ece <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	6812      	ldr	r2, [r2, #0]
 8003e8a:	1a9b      	subs	r3, r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	68da      	ldr	r2, [r3, #12]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	fbb3 f1f2 	udiv	r1, r3, r2
 8003e98:	fb01 f202 	mul.w	r2, r1, r2
 8003e9c:	1a9b      	subs	r3, r3, r2
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <osPoolFree+0x4e>
    return osErrorParameter;
 8003ea2:	2380      	movs	r3, #128	@ 0x80
 8003ea4:	e013      	b.n	8003ece <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	68fa      	ldr	r2, [r7, #12]
 8003eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb0:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	68fa      	ldr	r2, [r7, #12]
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d301      	bcc.n	8003ec0 <osPoolFree+0x68>
    return osErrorParameter;
 8003ebc:	2380      	movs	r3, #128	@ 0x80
 8003ebe:	e006      	b.n	8003ece <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	685a      	ldr	r2, [r3, #4]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	4413      	add	r3, r2
 8003ec8:	2200      	movs	r2, #0
 8003eca:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3714      	adds	r7, #20
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr

08003eda <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8003eda:	b590      	push	{r4, r7, lr}
 8003edc:	b085      	sub	sp, #20
 8003ede:	af02      	add	r7, sp, #8
 8003ee0:	6078      	str	r0, [r7, #4]
 8003ee2:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d011      	beq.n	8003f10 <osMessageCreate+0x36>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00d      	beq.n	8003f10 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6818      	ldr	r0, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6859      	ldr	r1, [r3, #4]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	689a      	ldr	r2, [r3, #8]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	2400      	movs	r4, #0
 8003f06:	9400      	str	r4, [sp, #0]
 8003f08:	f000 fb18 	bl	800453c <xQueueGenericCreateStatic>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	e008      	b.n	8003f22 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6818      	ldr	r0, [r3, #0]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	f000 fb8b 	bl	8004636 <xQueueGenericCreate>
 8003f20:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd90      	pop	{r4, r7, pc}
	...

08003f2c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b086      	sub	sp, #24
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	60b9      	str	r1, [r7, #8]
 8003f36:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d101      	bne.n	8003f4a <osMessagePut+0x1e>
    ticks = 1;
 8003f46:	2301      	movs	r3, #1
 8003f48:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8003f4a:	f7ff fe4d 	bl	8003be8 <inHandlerMode>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d018      	beq.n	8003f86 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8003f54:	f107 0210 	add.w	r2, r7, #16
 8003f58:	f107 0108 	add.w	r1, r7, #8
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	68f8      	ldr	r0, [r7, #12]
 8003f60:	f000 fcc6 	bl	80048f0 <xQueueGenericSendFromISR>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d001      	beq.n	8003f6e <osMessagePut+0x42>
      return osErrorOS;
 8003f6a:	23ff      	movs	r3, #255	@ 0xff
 8003f6c:	e018      	b.n	8003fa0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d014      	beq.n	8003f9e <osMessagePut+0x72>
 8003f74:	4b0c      	ldr	r3, [pc, #48]	@ (8003fa8 <osMessagePut+0x7c>)
 8003f76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f7a:	601a      	str	r2, [r3, #0]
 8003f7c:	f3bf 8f4f 	dsb	sy
 8003f80:	f3bf 8f6f 	isb	sy
 8003f84:	e00b      	b.n	8003f9e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8003f86:	f107 0108 	add.w	r1, r7, #8
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f000 fbac 	bl	80046ec <xQueueGenericSend>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d001      	beq.n	8003f9e <osMessagePut+0x72>
      return osErrorOS;
 8003f9a:	23ff      	movs	r3, #255	@ 0xff
 8003f9c:	e000      	b.n	8003fa0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8003f9e:	2300      	movs	r3, #0
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3718      	adds	r7, #24
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	e000ed04 	.word	0xe000ed04

08003fac <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8003fac:	b590      	push	{r4, r7, lr}
 8003fae:	b08b      	sub	sp, #44	@ 0x2c
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d10a      	bne.n	8003fdc <osMessageGet+0x30>
    event.status = osErrorParameter;
 8003fc6:	2380      	movs	r3, #128	@ 0x80
 8003fc8:	617b      	str	r3, [r7, #20]
    return event;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	461c      	mov	r4, r3
 8003fce:	f107 0314 	add.w	r3, r7, #20
 8003fd2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003fd6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003fda:	e054      	b.n	8004086 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fea:	d103      	bne.n	8003ff4 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8003fec:	f04f 33ff 	mov.w	r3, #4294967295
 8003ff0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ff2:	e009      	b.n	8004008 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d006      	beq.n	8004008 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8003ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004000:	2b00      	cmp	r3, #0
 8004002:	d101      	bne.n	8004008 <osMessageGet+0x5c>
      ticks = 1;
 8004004:	2301      	movs	r3, #1
 8004006:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8004008:	f7ff fdee 	bl	8003be8 <inHandlerMode>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d01c      	beq.n	800404c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8004012:	f107 0220 	add.w	r2, r7, #32
 8004016:	f107 0314 	add.w	r3, r7, #20
 800401a:	3304      	adds	r3, #4
 800401c:	4619      	mov	r1, r3
 800401e:	68b8      	ldr	r0, [r7, #8]
 8004020:	f000 fde6 	bl	8004bf0 <xQueueReceiveFromISR>
 8004024:	4603      	mov	r3, r0
 8004026:	2b01      	cmp	r3, #1
 8004028:	d102      	bne.n	8004030 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800402a:	2310      	movs	r3, #16
 800402c:	617b      	str	r3, [r7, #20]
 800402e:	e001      	b.n	8004034 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8004030:	2300      	movs	r3, #0
 8004032:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004034:	6a3b      	ldr	r3, [r7, #32]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d01d      	beq.n	8004076 <osMessageGet+0xca>
 800403a:	4b15      	ldr	r3, [pc, #84]	@ (8004090 <osMessageGet+0xe4>)
 800403c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004040:	601a      	str	r2, [r3, #0]
 8004042:	f3bf 8f4f 	dsb	sy
 8004046:	f3bf 8f6f 	isb	sy
 800404a:	e014      	b.n	8004076 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800404c:	f107 0314 	add.w	r3, r7, #20
 8004050:	3304      	adds	r3, #4
 8004052:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004054:	4619      	mov	r1, r3
 8004056:	68b8      	ldr	r0, [r7, #8]
 8004058:	f000 fce8 	bl	8004a2c <xQueueReceive>
 800405c:	4603      	mov	r3, r0
 800405e:	2b01      	cmp	r3, #1
 8004060:	d102      	bne.n	8004068 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8004062:	2310      	movs	r3, #16
 8004064:	617b      	str	r3, [r7, #20]
 8004066:	e006      	b.n	8004076 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <osMessageGet+0xc6>
 800406e:	2300      	movs	r3, #0
 8004070:	e000      	b.n	8004074 <osMessageGet+0xc8>
 8004072:	2340      	movs	r3, #64	@ 0x40
 8004074:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	461c      	mov	r4, r3
 800407a:	f107 0314 	add.w	r3, r7, #20
 800407e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004082:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8004086:	68f8      	ldr	r0, [r7, #12]
 8004088:	372c      	adds	r7, #44	@ 0x2c
 800408a:	46bd      	mov	sp, r7
 800408c:	bd90      	pop	{r4, r7, pc}
 800408e:	bf00      	nop
 8004090:	e000ed04 	.word	0xe000ed04

08004094 <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 8004094:	b590      	push	{r4, r7, lr}
 8004096:	b087      	sub	sp, #28
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	60fb      	str	r3, [r7, #12]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	613b      	str	r3, [r7, #16]
 80040aa:	2300      	movs	r3, #0
 80040ac:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	689c      	ldr	r4, [r3, #8]
 80040b2:	200c      	movs	r0, #12
 80040b4:	f002 f892 	bl	80061dc <pvPortMalloc>
 80040b8:	4603      	mov	r3, r0
 80040ba:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d101      	bne.n	80040ca <osMailCreate+0x36>
    return NULL;
 80040c6:	2300      	movs	r3, #0
 80040c8:	e038      	b.n	800413c <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6818      	ldr	r0, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	681c      	ldr	r4, [r3, #0]
 80040de:	2200      	movs	r2, #0
 80040e0:	2104      	movs	r1, #4
 80040e2:	f000 faa8 	bl	8004636 <xQueueGenericCreate>
 80040e6:	4603      	mov	r3, r0
 80040e8:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d107      	bne.n	8004106 <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4618      	mov	r0, r3
 80040fe:	f002 f93b 	bl	8006378 <vPortFree>
    return NULL;
 8004102:	2300      	movs	r3, #0
 8004104:	e01a      	b.n	800413c <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	681c      	ldr	r4, [r3, #0]
 800410c:	f107 030c 	add.w	r3, r7, #12
 8004110:	4618      	mov	r0, r3
 8004112:	f7ff fde2 	bl	8003cda <osPoolCreate>
 8004116:	4603      	mov	r3, r0
 8004118:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d107      	bne.n	8004136 <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4618      	mov	r0, r3
 800412e:	f002 f923 	bl	8006378 <vPortFree>
    return NULL;
 8004132:	2300      	movs	r3, #0
 8004134:	e002      	b.n	800413c <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 800413c:	4618      	mov	r0, r3
 800413e:	371c      	adds	r7, #28
 8004140:	46bd      	mov	sp, r7
 8004142:	bd90      	pop	{r4, r7, pc}

08004144 <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d101      	bne.n	8004158 <osMailAlloc+0x14>
    return NULL;
 8004154:	2300      	movs	r3, #0
 8004156:	e006      	b.n	8004166 <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	4618      	mov	r0, r3
 800415e:	f7ff fe19 	bl	8003d94 <osPoolAlloc>
 8004162:	60f8      	str	r0, [r7, #12]
  
  return p;
 8004164:	68fb      	ldr	r3, [r7, #12]
}
 8004166:	4618      	mov	r0, r3
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
	...

08004170 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d101      	bne.n	8004184 <osMailPut+0x14>
    return osErrorParameter;
 8004180:	2380      	movs	r3, #128	@ 0x80
 8004182:	e02c      	b.n	80041de <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 8004184:	2300      	movs	r3, #0
 8004186:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 8004188:	f7ff fd2e 	bl	8003be8 <inHandlerMode>
 800418c:	4603      	mov	r3, r0
 800418e:	2b00      	cmp	r3, #0
 8004190:	d018      	beq.n	80041c4 <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6858      	ldr	r0, [r3, #4]
 8004196:	f107 020c 	add.w	r2, r7, #12
 800419a:	4639      	mov	r1, r7
 800419c:	2300      	movs	r3, #0
 800419e:	f000 fba7 	bl	80048f0 <xQueueGenericSendFromISR>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d001      	beq.n	80041ac <osMailPut+0x3c>
      return osErrorOS;
 80041a8:	23ff      	movs	r3, #255	@ 0xff
 80041aa:	e018      	b.n	80041de <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d014      	beq.n	80041dc <osMailPut+0x6c>
 80041b2:	4b0d      	ldr	r3, [pc, #52]	@ (80041e8 <osMailPut+0x78>)
 80041b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041b8:	601a      	str	r2, [r3, #0]
 80041ba:	f3bf 8f4f 	dsb	sy
 80041be:	f3bf 8f6f 	isb	sy
 80041c2:	e00b      	b.n	80041dc <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6858      	ldr	r0, [r3, #4]
 80041c8:	4639      	mov	r1, r7
 80041ca:	2300      	movs	r3, #0
 80041cc:	2200      	movs	r2, #0
 80041ce:	f000 fa8d 	bl	80046ec <xQueueGenericSend>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d001      	beq.n	80041dc <osMailPut+0x6c>
      return osErrorOS;
 80041d8:	23ff      	movs	r3, #255	@ 0xff
 80041da:	e000      	b.n	80041de <osMailPut+0x6e>
    }
  }
  
  return osOK;
 80041dc:	2300      	movs	r3, #0
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3710      	adds	r7, #16
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	e000ed04 	.word	0xe000ed04

080041ec <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 80041ec:	b590      	push	{r4, r7, lr}
 80041ee:	b08b      	sub	sp, #44	@ 0x2c
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d10a      	bne.n	8004218 <osMailGet+0x2c>
    event.status = osErrorParameter;
 8004202:	2380      	movs	r3, #128	@ 0x80
 8004204:	617b      	str	r3, [r7, #20]
    return event;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	461c      	mov	r4, r3
 800420a:	f107 0314 	add.w	r3, r7, #20
 800420e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004212:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004216:	e056      	b.n	80042c6 <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8004218:	2300      	movs	r3, #0
 800421a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800421c:	2300      	movs	r3, #0
 800421e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004226:	d103      	bne.n	8004230 <osMailGet+0x44>
    ticks = portMAX_DELAY;
 8004228:	f04f 33ff 	mov.w	r3, #4294967295
 800422c:	627b      	str	r3, [r7, #36]	@ 0x24
 800422e:	e009      	b.n	8004244 <osMailGet+0x58>
  }
  else if (millisec != 0) {
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d006      	beq.n	8004244 <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800423a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800423c:	2b00      	cmp	r3, #0
 800423e:	d101      	bne.n	8004244 <osMailGet+0x58>
      ticks = 1;
 8004240:	2301      	movs	r3, #1
 8004242:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8004244:	f7ff fcd0 	bl	8003be8 <inHandlerMode>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d01d      	beq.n	800428a <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	6858      	ldr	r0, [r3, #4]
 8004252:	f107 0220 	add.w	r2, r7, #32
 8004256:	f107 0314 	add.w	r3, r7, #20
 800425a:	3304      	adds	r3, #4
 800425c:	4619      	mov	r1, r3
 800425e:	f000 fcc7 	bl	8004bf0 <xQueueReceiveFromISR>
 8004262:	4603      	mov	r3, r0
 8004264:	2b01      	cmp	r3, #1
 8004266:	d102      	bne.n	800426e <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 8004268:	2320      	movs	r3, #32
 800426a:	617b      	str	r3, [r7, #20]
 800426c:	e001      	b.n	8004272 <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 800426e:	2300      	movs	r3, #0
 8004270:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004272:	6a3b      	ldr	r3, [r7, #32]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d01e      	beq.n	80042b6 <osMailGet+0xca>
 8004278:	4b15      	ldr	r3, [pc, #84]	@ (80042d0 <osMailGet+0xe4>)
 800427a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	f3bf 8f4f 	dsb	sy
 8004284:	f3bf 8f6f 	isb	sy
 8004288:	e015      	b.n	80042b6 <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	6858      	ldr	r0, [r3, #4]
 800428e:	f107 0314 	add.w	r3, r7, #20
 8004292:	3304      	adds	r3, #4
 8004294:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004296:	4619      	mov	r1, r3
 8004298:	f000 fbc8 	bl	8004a2c <xQueueReceive>
 800429c:	4603      	mov	r3, r0
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d102      	bne.n	80042a8 <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 80042a2:	2320      	movs	r3, #32
 80042a4:	617b      	str	r3, [r7, #20]
 80042a6:	e006      	b.n	80042b6 <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80042a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d101      	bne.n	80042b2 <osMailGet+0xc6>
 80042ae:	2300      	movs	r3, #0
 80042b0:	e000      	b.n	80042b4 <osMailGet+0xc8>
 80042b2:	2340      	movs	r3, #64	@ 0x40
 80042b4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	461c      	mov	r4, r3
 80042ba:	f107 0314 	add.w	r3, r7, #20
 80042be:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80042c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	372c      	adds	r7, #44	@ 0x2c
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd90      	pop	{r4, r7, pc}
 80042ce:	bf00      	nop
 80042d0:	e000ed04 	.word	0xe000ed04

080042d4 <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d101      	bne.n	80042e8 <osMailFree+0x14>
    return osErrorParameter;
 80042e4:	2380      	movs	r3, #128	@ 0x80
 80042e6:	e006      	b.n	80042f6 <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	6839      	ldr	r1, [r7, #0]
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7ff fdb2 	bl	8003e58 <osPoolFree>
 80042f4:	4603      	mov	r3, r0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3708      	adds	r7, #8
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80042fe:	b480      	push	{r7}
 8004300:	b083      	sub	sp, #12
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f103 0208 	add.w	r2, r3, #8
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f04f 32ff 	mov.w	r2, #4294967295
 8004316:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f103 0208 	add.w	r2, r3, #8
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f103 0208 	add.w	r2, r3, #8
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004332:	bf00      	nop
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr

0800433e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800433e:	b480      	push	{r7}
 8004340:	b083      	sub	sp, #12
 8004342:	af00      	add	r7, sp, #0
 8004344:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800434c:	bf00      	nop
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr

08004358 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004358:	b480      	push	{r7}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	689a      	ldr	r2, [r3, #8]
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	683a      	ldr	r2, [r7, #0]
 800437c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	683a      	ldr	r2, [r7, #0]
 8004382:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	1c5a      	adds	r2, r3, #1
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	601a      	str	r2, [r3, #0]
}
 8004394:	bf00      	nop
 8004396:	3714      	adds	r7, #20
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr

080043a0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043a0:	b480      	push	{r7}
 80043a2:	b085      	sub	sp, #20
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b6:	d103      	bne.n	80043c0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	691b      	ldr	r3, [r3, #16]
 80043bc:	60fb      	str	r3, [r7, #12]
 80043be:	e00c      	b.n	80043da <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	3308      	adds	r3, #8
 80043c4:	60fb      	str	r3, [r7, #12]
 80043c6:	e002      	b.n	80043ce <vListInsert+0x2e>
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	60fb      	str	r3, [r7, #12]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68ba      	ldr	r2, [r7, #8]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d2f6      	bcs.n	80043c8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	685a      	ldr	r2, [r3, #4]
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	683a      	ldr	r2, [r7, #0]
 80043e8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	68fa      	ldr	r2, [r7, #12]
 80043ee:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	683a      	ldr	r2, [r7, #0]
 80043f4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	1c5a      	adds	r2, r3, #1
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	601a      	str	r2, [r3, #0]
}
 8004406:	bf00      	nop
 8004408:	3714      	adds	r7, #20
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr

08004412 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004412:	b480      	push	{r7}
 8004414:	b085      	sub	sp, #20
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	6892      	ldr	r2, [r2, #8]
 8004428:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	6852      	ldr	r2, [r2, #4]
 8004432:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	429a      	cmp	r2, r3
 800443c:	d103      	bne.n	8004446 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	689a      	ldr	r2, [r3, #8]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	1e5a      	subs	r2, r3, #1
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
}
 800445a:	4618      	mov	r0, r3
 800445c:	3714      	adds	r7, #20
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
	...

08004468 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d10b      	bne.n	8004494 <xQueueGenericReset+0x2c>
	__asm volatile
 800447c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004480:	f383 8811 	msr	BASEPRI, r3
 8004484:	f3bf 8f6f 	isb	sy
 8004488:	f3bf 8f4f 	dsb	sy
 800448c:	60bb      	str	r3, [r7, #8]
}
 800448e:	bf00      	nop
 8004490:	bf00      	nop
 8004492:	e7fd      	b.n	8004490 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004494:	f001 fd80 	bl	8005f98 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a0:	68f9      	ldr	r1, [r7, #12]
 80044a2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80044a4:	fb01 f303 	mul.w	r3, r1, r3
 80044a8:	441a      	add	r2, r3
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2200      	movs	r2, #0
 80044b2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044c4:	3b01      	subs	r3, #1
 80044c6:	68f9      	ldr	r1, [r7, #12]
 80044c8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80044ca:	fb01 f303 	mul.w	r3, r1, r3
 80044ce:	441a      	add	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	22ff      	movs	r2, #255	@ 0xff
 80044d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	22ff      	movs	r2, #255	@ 0xff
 80044e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d114      	bne.n	8004514 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d01a      	beq.n	8004528 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	3310      	adds	r3, #16
 80044f6:	4618      	mov	r0, r3
 80044f8:	f001 f94c 	bl	8005794 <xTaskRemoveFromEventList>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d012      	beq.n	8004528 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004502:	4b0d      	ldr	r3, [pc, #52]	@ (8004538 <xQueueGenericReset+0xd0>)
 8004504:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004508:	601a      	str	r2, [r3, #0]
 800450a:	f3bf 8f4f 	dsb	sy
 800450e:	f3bf 8f6f 	isb	sy
 8004512:	e009      	b.n	8004528 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	3310      	adds	r3, #16
 8004518:	4618      	mov	r0, r3
 800451a:	f7ff fef0 	bl	80042fe <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	3324      	adds	r3, #36	@ 0x24
 8004522:	4618      	mov	r0, r3
 8004524:	f7ff feeb 	bl	80042fe <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004528:	f001 fd68 	bl	8005ffc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800452c:	2301      	movs	r3, #1
}
 800452e:	4618      	mov	r0, r3
 8004530:	3710      	adds	r7, #16
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	e000ed04 	.word	0xe000ed04

0800453c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800453c:	b580      	push	{r7, lr}
 800453e:	b08e      	sub	sp, #56	@ 0x38
 8004540:	af02      	add	r7, sp, #8
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	607a      	str	r2, [r7, #4]
 8004548:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d10b      	bne.n	8004568 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004554:	f383 8811 	msr	BASEPRI, r3
 8004558:	f3bf 8f6f 	isb	sy
 800455c:	f3bf 8f4f 	dsb	sy
 8004560:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004562:	bf00      	nop
 8004564:	bf00      	nop
 8004566:	e7fd      	b.n	8004564 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d10b      	bne.n	8004586 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800456e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004572:	f383 8811 	msr	BASEPRI, r3
 8004576:	f3bf 8f6f 	isb	sy
 800457a:	f3bf 8f4f 	dsb	sy
 800457e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004580:	bf00      	nop
 8004582:	bf00      	nop
 8004584:	e7fd      	b.n	8004582 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d002      	beq.n	8004592 <xQueueGenericCreateStatic+0x56>
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d001      	beq.n	8004596 <xQueueGenericCreateStatic+0x5a>
 8004592:	2301      	movs	r3, #1
 8004594:	e000      	b.n	8004598 <xQueueGenericCreateStatic+0x5c>
 8004596:	2300      	movs	r3, #0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d10b      	bne.n	80045b4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800459c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045a0:	f383 8811 	msr	BASEPRI, r3
 80045a4:	f3bf 8f6f 	isb	sy
 80045a8:	f3bf 8f4f 	dsb	sy
 80045ac:	623b      	str	r3, [r7, #32]
}
 80045ae:	bf00      	nop
 80045b0:	bf00      	nop
 80045b2:	e7fd      	b.n	80045b0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d102      	bne.n	80045c0 <xQueueGenericCreateStatic+0x84>
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d101      	bne.n	80045c4 <xQueueGenericCreateStatic+0x88>
 80045c0:	2301      	movs	r3, #1
 80045c2:	e000      	b.n	80045c6 <xQueueGenericCreateStatic+0x8a>
 80045c4:	2300      	movs	r3, #0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d10b      	bne.n	80045e2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80045ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045ce:	f383 8811 	msr	BASEPRI, r3
 80045d2:	f3bf 8f6f 	isb	sy
 80045d6:	f3bf 8f4f 	dsb	sy
 80045da:	61fb      	str	r3, [r7, #28]
}
 80045dc:	bf00      	nop
 80045de:	bf00      	nop
 80045e0:	e7fd      	b.n	80045de <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80045e2:	2348      	movs	r3, #72	@ 0x48
 80045e4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	2b48      	cmp	r3, #72	@ 0x48
 80045ea:	d00b      	beq.n	8004604 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80045ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f0:	f383 8811 	msr	BASEPRI, r3
 80045f4:	f3bf 8f6f 	isb	sy
 80045f8:	f3bf 8f4f 	dsb	sy
 80045fc:	61bb      	str	r3, [r7, #24]
}
 80045fe:	bf00      	nop
 8004600:	bf00      	nop
 8004602:	e7fd      	b.n	8004600 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004604:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800460a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800460c:	2b00      	cmp	r3, #0
 800460e:	d00d      	beq.n	800462c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004612:	2201      	movs	r2, #1
 8004614:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004618:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800461c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800461e:	9300      	str	r3, [sp, #0]
 8004620:	4613      	mov	r3, r2
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	68b9      	ldr	r1, [r7, #8]
 8004626:	68f8      	ldr	r0, [r7, #12]
 8004628:	f000 f840 	bl	80046ac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800462c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800462e:	4618      	mov	r0, r3
 8004630:	3730      	adds	r7, #48	@ 0x30
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}

08004636 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004636:	b580      	push	{r7, lr}
 8004638:	b08a      	sub	sp, #40	@ 0x28
 800463a:	af02      	add	r7, sp, #8
 800463c:	60f8      	str	r0, [r7, #12]
 800463e:	60b9      	str	r1, [r7, #8]
 8004640:	4613      	mov	r3, r2
 8004642:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d10b      	bne.n	8004662 <xQueueGenericCreate+0x2c>
	__asm volatile
 800464a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800464e:	f383 8811 	msr	BASEPRI, r3
 8004652:	f3bf 8f6f 	isb	sy
 8004656:	f3bf 8f4f 	dsb	sy
 800465a:	613b      	str	r3, [r7, #16]
}
 800465c:	bf00      	nop
 800465e:	bf00      	nop
 8004660:	e7fd      	b.n	800465e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	68ba      	ldr	r2, [r7, #8]
 8004666:	fb02 f303 	mul.w	r3, r2, r3
 800466a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	3348      	adds	r3, #72	@ 0x48
 8004670:	4618      	mov	r0, r3
 8004672:	f001 fdb3 	bl	80061dc <pvPortMalloc>
 8004676:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d011      	beq.n	80046a2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800467e:	69bb      	ldr	r3, [r7, #24]
 8004680:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	3348      	adds	r3, #72	@ 0x48
 8004686:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004688:	69bb      	ldr	r3, [r7, #24]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004690:	79fa      	ldrb	r2, [r7, #7]
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	9300      	str	r3, [sp, #0]
 8004696:	4613      	mov	r3, r2
 8004698:	697a      	ldr	r2, [r7, #20]
 800469a:	68b9      	ldr	r1, [r7, #8]
 800469c:	68f8      	ldr	r0, [r7, #12]
 800469e:	f000 f805 	bl	80046ac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80046a2:	69bb      	ldr	r3, [r7, #24]
	}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3720      	adds	r7, #32
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
 80046b8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d103      	bne.n	80046c8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	69ba      	ldr	r2, [r7, #24]
 80046c4:	601a      	str	r2, [r3, #0]
 80046c6:	e002      	b.n	80046ce <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	68fa      	ldr	r2, [r7, #12]
 80046d2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	68ba      	ldr	r2, [r7, #8]
 80046d8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80046da:	2101      	movs	r1, #1
 80046dc:	69b8      	ldr	r0, [r7, #24]
 80046de:	f7ff fec3 	bl	8004468 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80046e2:	bf00      	nop
 80046e4:	3710      	adds	r7, #16
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
	...

080046ec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b08e      	sub	sp, #56	@ 0x38
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	60f8      	str	r0, [r7, #12]
 80046f4:	60b9      	str	r1, [r7, #8]
 80046f6:	607a      	str	r2, [r7, #4]
 80046f8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80046fa:	2300      	movs	r3, #0
 80046fc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004704:	2b00      	cmp	r3, #0
 8004706:	d10b      	bne.n	8004720 <xQueueGenericSend+0x34>
	__asm volatile
 8004708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800470c:	f383 8811 	msr	BASEPRI, r3
 8004710:	f3bf 8f6f 	isb	sy
 8004714:	f3bf 8f4f 	dsb	sy
 8004718:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800471a:	bf00      	nop
 800471c:	bf00      	nop
 800471e:	e7fd      	b.n	800471c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d103      	bne.n	800472e <xQueueGenericSend+0x42>
 8004726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472a:	2b00      	cmp	r3, #0
 800472c:	d101      	bne.n	8004732 <xQueueGenericSend+0x46>
 800472e:	2301      	movs	r3, #1
 8004730:	e000      	b.n	8004734 <xQueueGenericSend+0x48>
 8004732:	2300      	movs	r3, #0
 8004734:	2b00      	cmp	r3, #0
 8004736:	d10b      	bne.n	8004750 <xQueueGenericSend+0x64>
	__asm volatile
 8004738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800473c:	f383 8811 	msr	BASEPRI, r3
 8004740:	f3bf 8f6f 	isb	sy
 8004744:	f3bf 8f4f 	dsb	sy
 8004748:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800474a:	bf00      	nop
 800474c:	bf00      	nop
 800474e:	e7fd      	b.n	800474c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	2b02      	cmp	r3, #2
 8004754:	d103      	bne.n	800475e <xQueueGenericSend+0x72>
 8004756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004758:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800475a:	2b01      	cmp	r3, #1
 800475c:	d101      	bne.n	8004762 <xQueueGenericSend+0x76>
 800475e:	2301      	movs	r3, #1
 8004760:	e000      	b.n	8004764 <xQueueGenericSend+0x78>
 8004762:	2300      	movs	r3, #0
 8004764:	2b00      	cmp	r3, #0
 8004766:	d10b      	bne.n	8004780 <xQueueGenericSend+0x94>
	__asm volatile
 8004768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800476c:	f383 8811 	msr	BASEPRI, r3
 8004770:	f3bf 8f6f 	isb	sy
 8004774:	f3bf 8f4f 	dsb	sy
 8004778:	623b      	str	r3, [r7, #32]
}
 800477a:	bf00      	nop
 800477c:	bf00      	nop
 800477e:	e7fd      	b.n	800477c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004780:	f001 f9ce 	bl	8005b20 <xTaskGetSchedulerState>
 8004784:	4603      	mov	r3, r0
 8004786:	2b00      	cmp	r3, #0
 8004788:	d102      	bne.n	8004790 <xQueueGenericSend+0xa4>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d101      	bne.n	8004794 <xQueueGenericSend+0xa8>
 8004790:	2301      	movs	r3, #1
 8004792:	e000      	b.n	8004796 <xQueueGenericSend+0xaa>
 8004794:	2300      	movs	r3, #0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10b      	bne.n	80047b2 <xQueueGenericSend+0xc6>
	__asm volatile
 800479a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800479e:	f383 8811 	msr	BASEPRI, r3
 80047a2:	f3bf 8f6f 	isb	sy
 80047a6:	f3bf 8f4f 	dsb	sy
 80047aa:	61fb      	str	r3, [r7, #28]
}
 80047ac:	bf00      	nop
 80047ae:	bf00      	nop
 80047b0:	e7fd      	b.n	80047ae <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80047b2:	f001 fbf1 	bl	8005f98 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80047b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047be:	429a      	cmp	r2, r3
 80047c0:	d302      	bcc.n	80047c8 <xQueueGenericSend+0xdc>
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	2b02      	cmp	r3, #2
 80047c6:	d129      	bne.n	800481c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80047c8:	683a      	ldr	r2, [r7, #0]
 80047ca:	68b9      	ldr	r1, [r7, #8]
 80047cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80047ce:	f000 fa91 	bl	8004cf4 <prvCopyDataToQueue>
 80047d2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d010      	beq.n	80047fe <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80047dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047de:	3324      	adds	r3, #36	@ 0x24
 80047e0:	4618      	mov	r0, r3
 80047e2:	f000 ffd7 	bl	8005794 <xTaskRemoveFromEventList>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d013      	beq.n	8004814 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80047ec:	4b3f      	ldr	r3, [pc, #252]	@ (80048ec <xQueueGenericSend+0x200>)
 80047ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047f2:	601a      	str	r2, [r3, #0]
 80047f4:	f3bf 8f4f 	dsb	sy
 80047f8:	f3bf 8f6f 	isb	sy
 80047fc:	e00a      	b.n	8004814 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80047fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004800:	2b00      	cmp	r3, #0
 8004802:	d007      	beq.n	8004814 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004804:	4b39      	ldr	r3, [pc, #228]	@ (80048ec <xQueueGenericSend+0x200>)
 8004806:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800480a:	601a      	str	r2, [r3, #0]
 800480c:	f3bf 8f4f 	dsb	sy
 8004810:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004814:	f001 fbf2 	bl	8005ffc <vPortExitCritical>
				return pdPASS;
 8004818:	2301      	movs	r3, #1
 800481a:	e063      	b.n	80048e4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d103      	bne.n	800482a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004822:	f001 fbeb 	bl	8005ffc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004826:	2300      	movs	r3, #0
 8004828:	e05c      	b.n	80048e4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800482a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800482c:	2b00      	cmp	r3, #0
 800482e:	d106      	bne.n	800483e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004830:	f107 0314 	add.w	r3, r7, #20
 8004834:	4618      	mov	r0, r3
 8004836:	f001 f811 	bl	800585c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800483a:	2301      	movs	r3, #1
 800483c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800483e:	f001 fbdd 	bl	8005ffc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004842:	f000 fdb7 	bl	80053b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004846:	f001 fba7 	bl	8005f98 <vPortEnterCritical>
 800484a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800484c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004850:	b25b      	sxtb	r3, r3
 8004852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004856:	d103      	bne.n	8004860 <xQueueGenericSend+0x174>
 8004858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800485a:	2200      	movs	r2, #0
 800485c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004862:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004866:	b25b      	sxtb	r3, r3
 8004868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800486c:	d103      	bne.n	8004876 <xQueueGenericSend+0x18a>
 800486e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004870:	2200      	movs	r2, #0
 8004872:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004876:	f001 fbc1 	bl	8005ffc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800487a:	1d3a      	adds	r2, r7, #4
 800487c:	f107 0314 	add.w	r3, r7, #20
 8004880:	4611      	mov	r1, r2
 8004882:	4618      	mov	r0, r3
 8004884:	f001 f800 	bl	8005888 <xTaskCheckForTimeOut>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d124      	bne.n	80048d8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800488e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004890:	f000 fb28 	bl	8004ee4 <prvIsQueueFull>
 8004894:	4603      	mov	r3, r0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d018      	beq.n	80048cc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800489a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800489c:	3310      	adds	r3, #16
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	4611      	mov	r1, r2
 80048a2:	4618      	mov	r0, r3
 80048a4:	f000 ff50 	bl	8005748 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80048a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80048aa:	f000 fab3 	bl	8004e14 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80048ae:	f000 fd8f 	bl	80053d0 <xTaskResumeAll>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	f47f af7c 	bne.w	80047b2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80048ba:	4b0c      	ldr	r3, [pc, #48]	@ (80048ec <xQueueGenericSend+0x200>)
 80048bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048c0:	601a      	str	r2, [r3, #0]
 80048c2:	f3bf 8f4f 	dsb	sy
 80048c6:	f3bf 8f6f 	isb	sy
 80048ca:	e772      	b.n	80047b2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80048cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80048ce:	f000 faa1 	bl	8004e14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80048d2:	f000 fd7d 	bl	80053d0 <xTaskResumeAll>
 80048d6:	e76c      	b.n	80047b2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80048d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80048da:	f000 fa9b 	bl	8004e14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80048de:	f000 fd77 	bl	80053d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80048e2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3738      	adds	r7, #56	@ 0x38
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	e000ed04 	.word	0xe000ed04

080048f0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b090      	sub	sp, #64	@ 0x40
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	607a      	str	r2, [r7, #4]
 80048fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004904:	2b00      	cmp	r3, #0
 8004906:	d10b      	bne.n	8004920 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800490c:	f383 8811 	msr	BASEPRI, r3
 8004910:	f3bf 8f6f 	isb	sy
 8004914:	f3bf 8f4f 	dsb	sy
 8004918:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800491a:	bf00      	nop
 800491c:	bf00      	nop
 800491e:	e7fd      	b.n	800491c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d103      	bne.n	800492e <xQueueGenericSendFromISR+0x3e>
 8004926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <xQueueGenericSendFromISR+0x42>
 800492e:	2301      	movs	r3, #1
 8004930:	e000      	b.n	8004934 <xQueueGenericSendFromISR+0x44>
 8004932:	2300      	movs	r3, #0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d10b      	bne.n	8004950 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800493c:	f383 8811 	msr	BASEPRI, r3
 8004940:	f3bf 8f6f 	isb	sy
 8004944:	f3bf 8f4f 	dsb	sy
 8004948:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800494a:	bf00      	nop
 800494c:	bf00      	nop
 800494e:	e7fd      	b.n	800494c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	2b02      	cmp	r3, #2
 8004954:	d103      	bne.n	800495e <xQueueGenericSendFromISR+0x6e>
 8004956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004958:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800495a:	2b01      	cmp	r3, #1
 800495c:	d101      	bne.n	8004962 <xQueueGenericSendFromISR+0x72>
 800495e:	2301      	movs	r3, #1
 8004960:	e000      	b.n	8004964 <xQueueGenericSendFromISR+0x74>
 8004962:	2300      	movs	r3, #0
 8004964:	2b00      	cmp	r3, #0
 8004966:	d10b      	bne.n	8004980 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800496c:	f383 8811 	msr	BASEPRI, r3
 8004970:	f3bf 8f6f 	isb	sy
 8004974:	f3bf 8f4f 	dsb	sy
 8004978:	623b      	str	r3, [r7, #32]
}
 800497a:	bf00      	nop
 800497c:	bf00      	nop
 800497e:	e7fd      	b.n	800497c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004980:	f001 fbea 	bl	8006158 <vPortValidateInterruptPriority>
	__asm volatile
 8004984:	f3ef 8211 	mrs	r2, BASEPRI
 8004988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800498c:	f383 8811 	msr	BASEPRI, r3
 8004990:	f3bf 8f6f 	isb	sy
 8004994:	f3bf 8f4f 	dsb	sy
 8004998:	61fa      	str	r2, [r7, #28]
 800499a:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800499c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800499e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80049a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d302      	bcc.n	80049b2 <xQueueGenericSendFromISR+0xc2>
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d12f      	bne.n	8004a12 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80049b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80049b8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80049c2:	683a      	ldr	r2, [r7, #0]
 80049c4:	68b9      	ldr	r1, [r7, #8]
 80049c6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80049c8:	f000 f994 	bl	8004cf4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80049cc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80049d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d4:	d112      	bne.n	80049fc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d016      	beq.n	8004a0c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e0:	3324      	adds	r3, #36	@ 0x24
 80049e2:	4618      	mov	r0, r3
 80049e4:	f000 fed6 	bl	8005794 <xTaskRemoveFromEventList>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00e      	beq.n	8004a0c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d00b      	beq.n	8004a0c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	601a      	str	r2, [r3, #0]
 80049fa:	e007      	b.n	8004a0c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80049fc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004a00:	3301      	adds	r3, #1
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	b25a      	sxtb	r2, r3
 8004a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004a10:	e001      	b.n	8004a16 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004a12:	2300      	movs	r3, #0
 8004a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a18:	617b      	str	r3, [r7, #20]
	__asm volatile
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	f383 8811 	msr	BASEPRI, r3
}
 8004a20:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004a22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3740      	adds	r7, #64	@ 0x40
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b08c      	sub	sp, #48	@ 0x30
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d10b      	bne.n	8004a5e <xQueueReceive+0x32>
	__asm volatile
 8004a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a4a:	f383 8811 	msr	BASEPRI, r3
 8004a4e:	f3bf 8f6f 	isb	sy
 8004a52:	f3bf 8f4f 	dsb	sy
 8004a56:	623b      	str	r3, [r7, #32]
}
 8004a58:	bf00      	nop
 8004a5a:	bf00      	nop
 8004a5c:	e7fd      	b.n	8004a5a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d103      	bne.n	8004a6c <xQueueReceive+0x40>
 8004a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d101      	bne.n	8004a70 <xQueueReceive+0x44>
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e000      	b.n	8004a72 <xQueueReceive+0x46>
 8004a70:	2300      	movs	r3, #0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d10b      	bne.n	8004a8e <xQueueReceive+0x62>
	__asm volatile
 8004a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a7a:	f383 8811 	msr	BASEPRI, r3
 8004a7e:	f3bf 8f6f 	isb	sy
 8004a82:	f3bf 8f4f 	dsb	sy
 8004a86:	61fb      	str	r3, [r7, #28]
}
 8004a88:	bf00      	nop
 8004a8a:	bf00      	nop
 8004a8c:	e7fd      	b.n	8004a8a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a8e:	f001 f847 	bl	8005b20 <xTaskGetSchedulerState>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d102      	bne.n	8004a9e <xQueueReceive+0x72>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d101      	bne.n	8004aa2 <xQueueReceive+0x76>
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e000      	b.n	8004aa4 <xQueueReceive+0x78>
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d10b      	bne.n	8004ac0 <xQueueReceive+0x94>
	__asm volatile
 8004aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aac:	f383 8811 	msr	BASEPRI, r3
 8004ab0:	f3bf 8f6f 	isb	sy
 8004ab4:	f3bf 8f4f 	dsb	sy
 8004ab8:	61bb      	str	r3, [r7, #24]
}
 8004aba:	bf00      	nop
 8004abc:	bf00      	nop
 8004abe:	e7fd      	b.n	8004abc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ac0:	f001 fa6a 	bl	8005f98 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ac8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d01f      	beq.n	8004b10 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004ad0:	68b9      	ldr	r1, [r7, #8]
 8004ad2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ad4:	f000 f978 	bl	8004dc8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ada:	1e5a      	subs	r2, r3, #1
 8004adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ade:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae2:	691b      	ldr	r3, [r3, #16]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d00f      	beq.n	8004b08 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aea:	3310      	adds	r3, #16
 8004aec:	4618      	mov	r0, r3
 8004aee:	f000 fe51 	bl	8005794 <xTaskRemoveFromEventList>
 8004af2:	4603      	mov	r3, r0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d007      	beq.n	8004b08 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004af8:	4b3c      	ldr	r3, [pc, #240]	@ (8004bec <xQueueReceive+0x1c0>)
 8004afa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004afe:	601a      	str	r2, [r3, #0]
 8004b00:	f3bf 8f4f 	dsb	sy
 8004b04:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004b08:	f001 fa78 	bl	8005ffc <vPortExitCritical>
				return pdPASS;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e069      	b.n	8004be4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d103      	bne.n	8004b1e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b16:	f001 fa71 	bl	8005ffc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	e062      	b.n	8004be4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d106      	bne.n	8004b32 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b24:	f107 0310 	add.w	r3, r7, #16
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f000 fe97 	bl	800585c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b32:	f001 fa63 	bl	8005ffc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b36:	f000 fc3d 	bl	80053b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b3a:	f001 fa2d 	bl	8005f98 <vPortEnterCritical>
 8004b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b44:	b25b      	sxtb	r3, r3
 8004b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b4a:	d103      	bne.n	8004b54 <xQueueReceive+0x128>
 8004b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b5a:	b25b      	sxtb	r3, r3
 8004b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b60:	d103      	bne.n	8004b6a <xQueueReceive+0x13e>
 8004b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b6a:	f001 fa47 	bl	8005ffc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b6e:	1d3a      	adds	r2, r7, #4
 8004b70:	f107 0310 	add.w	r3, r7, #16
 8004b74:	4611      	mov	r1, r2
 8004b76:	4618      	mov	r0, r3
 8004b78:	f000 fe86 	bl	8005888 <xTaskCheckForTimeOut>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d123      	bne.n	8004bca <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b84:	f000 f998 	bl	8004eb8 <prvIsQueueEmpty>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d017      	beq.n	8004bbe <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b90:	3324      	adds	r3, #36	@ 0x24
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	4611      	mov	r1, r2
 8004b96:	4618      	mov	r0, r3
 8004b98:	f000 fdd6 	bl	8005748 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004b9c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b9e:	f000 f939 	bl	8004e14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ba2:	f000 fc15 	bl	80053d0 <xTaskResumeAll>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d189      	bne.n	8004ac0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004bac:	4b0f      	ldr	r3, [pc, #60]	@ (8004bec <xQueueReceive+0x1c0>)
 8004bae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bb2:	601a      	str	r2, [r3, #0]
 8004bb4:	f3bf 8f4f 	dsb	sy
 8004bb8:	f3bf 8f6f 	isb	sy
 8004bbc:	e780      	b.n	8004ac0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004bbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bc0:	f000 f928 	bl	8004e14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004bc4:	f000 fc04 	bl	80053d0 <xTaskResumeAll>
 8004bc8:	e77a      	b.n	8004ac0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004bca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bcc:	f000 f922 	bl	8004e14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004bd0:	f000 fbfe 	bl	80053d0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004bd4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bd6:	f000 f96f 	bl	8004eb8 <prvIsQueueEmpty>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	f43f af6f 	beq.w	8004ac0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004be2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3730      	adds	r7, #48	@ 0x30
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	e000ed04 	.word	0xe000ed04

08004bf0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b08e      	sub	sp, #56	@ 0x38
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d10b      	bne.n	8004c1e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8004c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c0a:	f383 8811 	msr	BASEPRI, r3
 8004c0e:	f3bf 8f6f 	isb	sy
 8004c12:	f3bf 8f4f 	dsb	sy
 8004c16:	623b      	str	r3, [r7, #32]
}
 8004c18:	bf00      	nop
 8004c1a:	bf00      	nop
 8004c1c:	e7fd      	b.n	8004c1a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d103      	bne.n	8004c2c <xQueueReceiveFromISR+0x3c>
 8004c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d101      	bne.n	8004c30 <xQueueReceiveFromISR+0x40>
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e000      	b.n	8004c32 <xQueueReceiveFromISR+0x42>
 8004c30:	2300      	movs	r3, #0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d10b      	bne.n	8004c4e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8004c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c3a:	f383 8811 	msr	BASEPRI, r3
 8004c3e:	f3bf 8f6f 	isb	sy
 8004c42:	f3bf 8f4f 	dsb	sy
 8004c46:	61fb      	str	r3, [r7, #28]
}
 8004c48:	bf00      	nop
 8004c4a:	bf00      	nop
 8004c4c:	e7fd      	b.n	8004c4a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004c4e:	f001 fa83 	bl	8006158 <vPortValidateInterruptPriority>
	__asm volatile
 8004c52:	f3ef 8211 	mrs	r2, BASEPRI
 8004c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c5a:	f383 8811 	msr	BASEPRI, r3
 8004c5e:	f3bf 8f6f 	isb	sy
 8004c62:	f3bf 8f4f 	dsb	sy
 8004c66:	61ba      	str	r2, [r7, #24]
 8004c68:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004c6a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c72:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d02f      	beq.n	8004cda <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004c84:	68b9      	ldr	r1, [r7, #8]
 8004c86:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c88:	f000 f89e 	bl	8004dc8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c8e:	1e5a      	subs	r2, r3, #1
 8004c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c92:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004c94:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c9c:	d112      	bne.n	8004cc4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ca0:	691b      	ldr	r3, [r3, #16]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d016      	beq.n	8004cd4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ca8:	3310      	adds	r3, #16
 8004caa:	4618      	mov	r0, r3
 8004cac:	f000 fd72 	bl	8005794 <xTaskRemoveFromEventList>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00e      	beq.n	8004cd4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d00b      	beq.n	8004cd4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	601a      	str	r2, [r3, #0]
 8004cc2:	e007      	b.n	8004cd4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004cc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004cc8:	3301      	adds	r3, #1
 8004cca:	b2db      	uxtb	r3, r3
 8004ccc:	b25a      	sxtb	r2, r3
 8004cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cd8:	e001      	b.n	8004cde <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ce0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	f383 8811 	msr	BASEPRI, r3
}
 8004ce8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004cea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3738      	adds	r7, #56	@ 0x38
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b086      	sub	sp, #24
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	60f8      	str	r0, [r7, #12]
 8004cfc:	60b9      	str	r1, [r7, #8]
 8004cfe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004d00:	2300      	movs	r3, #0
 8004d02:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d08:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d10d      	bne.n	8004d2e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d14d      	bne.n	8004db6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f000 ff1c 	bl	8005b5c <xTaskPriorityDisinherit>
 8004d24:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	609a      	str	r2, [r3, #8]
 8004d2c:	e043      	b.n	8004db6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d119      	bne.n	8004d68 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6858      	ldr	r0, [r3, #4]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	68b9      	ldr	r1, [r7, #8]
 8004d40:	f001 fcfe 	bl	8006740 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	685a      	ldr	r2, [r3, #4]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d4c:	441a      	add	r2, r3
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d32b      	bcc.n	8004db6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	605a      	str	r2, [r3, #4]
 8004d66:	e026      	b.n	8004db6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	68d8      	ldr	r0, [r3, #12]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d70:	461a      	mov	r2, r3
 8004d72:	68b9      	ldr	r1, [r7, #8]
 8004d74:	f001 fce4 	bl	8006740 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	68da      	ldr	r2, [r3, #12]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d80:	425b      	negs	r3, r3
 8004d82:	441a      	add	r2, r3
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	68da      	ldr	r2, [r3, #12]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d207      	bcs.n	8004da4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	689a      	ldr	r2, [r3, #8]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d9c:	425b      	negs	r3, r3
 8004d9e:	441a      	add	r2, r3
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d105      	bne.n	8004db6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d002      	beq.n	8004db6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	3b01      	subs	r3, #1
 8004db4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	1c5a      	adds	r2, r3, #1
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004dbe:	697b      	ldr	r3, [r7, #20]
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3718      	adds	r7, #24
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d018      	beq.n	8004e0c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	68da      	ldr	r2, [r3, #12]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de2:	441a      	add	r2, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	68da      	ldr	r2, [r3, #12]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d303      	bcc.n	8004dfc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	68d9      	ldr	r1, [r3, #12]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e04:	461a      	mov	r2, r3
 8004e06:	6838      	ldr	r0, [r7, #0]
 8004e08:	f001 fc9a 	bl	8006740 <memcpy>
	}
}
 8004e0c:	bf00      	nop
 8004e0e:	3708      	adds	r7, #8
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}

08004e14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b084      	sub	sp, #16
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004e1c:	f001 f8bc 	bl	8005f98 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e26:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e28:	e011      	b.n	8004e4e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d012      	beq.n	8004e58 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	3324      	adds	r3, #36	@ 0x24
 8004e36:	4618      	mov	r0, r3
 8004e38:	f000 fcac 	bl	8005794 <xTaskRemoveFromEventList>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d001      	beq.n	8004e46 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004e42:	f000 fd85 	bl	8005950 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004e46:	7bfb      	ldrb	r3, [r7, #15]
 8004e48:	3b01      	subs	r3, #1
 8004e4a:	b2db      	uxtb	r3, r3
 8004e4c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	dce9      	bgt.n	8004e2a <prvUnlockQueue+0x16>
 8004e56:	e000      	b.n	8004e5a <prvUnlockQueue+0x46>
					break;
 8004e58:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	22ff      	movs	r2, #255	@ 0xff
 8004e5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004e62:	f001 f8cb 	bl	8005ffc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004e66:	f001 f897 	bl	8005f98 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e70:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e72:	e011      	b.n	8004e98 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	691b      	ldr	r3, [r3, #16]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d012      	beq.n	8004ea2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	3310      	adds	r3, #16
 8004e80:	4618      	mov	r0, r3
 8004e82:	f000 fc87 	bl	8005794 <xTaskRemoveFromEventList>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d001      	beq.n	8004e90 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004e8c:	f000 fd60 	bl	8005950 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004e90:	7bbb      	ldrb	r3, [r7, #14]
 8004e92:	3b01      	subs	r3, #1
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	dce9      	bgt.n	8004e74 <prvUnlockQueue+0x60>
 8004ea0:	e000      	b.n	8004ea4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004ea2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	22ff      	movs	r2, #255	@ 0xff
 8004ea8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004eac:	f001 f8a6 	bl	8005ffc <vPortExitCritical>
}
 8004eb0:	bf00      	nop
 8004eb2:	3710      	adds	r7, #16
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ec0:	f001 f86a 	bl	8005f98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d102      	bne.n	8004ed2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	60fb      	str	r3, [r7, #12]
 8004ed0:	e001      	b.n	8004ed6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004ed6:	f001 f891 	bl	8005ffc <vPortExitCritical>

	return xReturn;
 8004eda:	68fb      	ldr	r3, [r7, #12]
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3710      	adds	r7, #16
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004eec:	f001 f854 	bl	8005f98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d102      	bne.n	8004f02 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004efc:	2301      	movs	r3, #1
 8004efe:	60fb      	str	r3, [r7, #12]
 8004f00:	e001      	b.n	8004f06 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004f02:	2300      	movs	r3, #0
 8004f04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f06:	f001 f879 	bl	8005ffc <vPortExitCritical>

	return xReturn;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3710      	adds	r7, #16
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b08e      	sub	sp, #56	@ 0x38
 8004f18:	af04      	add	r7, sp, #16
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	607a      	str	r2, [r7, #4]
 8004f20:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004f22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d10b      	bne.n	8004f40 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f2c:	f383 8811 	msr	BASEPRI, r3
 8004f30:	f3bf 8f6f 	isb	sy
 8004f34:	f3bf 8f4f 	dsb	sy
 8004f38:	623b      	str	r3, [r7, #32]
}
 8004f3a:	bf00      	nop
 8004f3c:	bf00      	nop
 8004f3e:	e7fd      	b.n	8004f3c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d10b      	bne.n	8004f5e <xTaskCreateStatic+0x4a>
	__asm volatile
 8004f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f4a:	f383 8811 	msr	BASEPRI, r3
 8004f4e:	f3bf 8f6f 	isb	sy
 8004f52:	f3bf 8f4f 	dsb	sy
 8004f56:	61fb      	str	r3, [r7, #28]
}
 8004f58:	bf00      	nop
 8004f5a:	bf00      	nop
 8004f5c:	e7fd      	b.n	8004f5a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004f5e:	23a0      	movs	r3, #160	@ 0xa0
 8004f60:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	2ba0      	cmp	r3, #160	@ 0xa0
 8004f66:	d00b      	beq.n	8004f80 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f6c:	f383 8811 	msr	BASEPRI, r3
 8004f70:	f3bf 8f6f 	isb	sy
 8004f74:	f3bf 8f4f 	dsb	sy
 8004f78:	61bb      	str	r3, [r7, #24]
}
 8004f7a:	bf00      	nop
 8004f7c:	bf00      	nop
 8004f7e:	e7fd      	b.n	8004f7c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004f80:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d01e      	beq.n	8004fc6 <xTaskCreateStatic+0xb2>
 8004f88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d01b      	beq.n	8004fc6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f90:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004f96:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9a:	2202      	movs	r2, #2
 8004f9c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	9303      	str	r3, [sp, #12]
 8004fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa6:	9302      	str	r3, [sp, #8]
 8004fa8:	f107 0314 	add.w	r3, r7, #20
 8004fac:	9301      	str	r3, [sp, #4]
 8004fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb0:	9300      	str	r3, [sp, #0]
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	68b9      	ldr	r1, [r7, #8]
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f000 f851 	bl	8005060 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004fbe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004fc0:	f000 f8ee 	bl	80051a0 <prvAddNewTaskToReadyList>
 8004fc4:	e001      	b.n	8004fca <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004fca:	697b      	ldr	r3, [r7, #20]
	}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3728      	adds	r7, #40	@ 0x28
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b08c      	sub	sp, #48	@ 0x30
 8004fd8:	af04      	add	r7, sp, #16
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	603b      	str	r3, [r7, #0]
 8004fe0:	4613      	mov	r3, r2
 8004fe2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004fe4:	88fb      	ldrh	r3, [r7, #6]
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f001 f8f7 	bl	80061dc <pvPortMalloc>
 8004fee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00e      	beq.n	8005014 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004ff6:	20a0      	movs	r0, #160	@ 0xa0
 8004ff8:	f001 f8f0 	bl	80061dc <pvPortMalloc>
 8004ffc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d003      	beq.n	800500c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	697a      	ldr	r2, [r7, #20]
 8005008:	631a      	str	r2, [r3, #48]	@ 0x30
 800500a:	e005      	b.n	8005018 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800500c:	6978      	ldr	r0, [r7, #20]
 800500e:	f001 f9b3 	bl	8006378 <vPortFree>
 8005012:	e001      	b.n	8005018 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005014:	2300      	movs	r3, #0
 8005016:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005018:	69fb      	ldr	r3, [r7, #28]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d017      	beq.n	800504e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800501e:	69fb      	ldr	r3, [r7, #28]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005026:	88fa      	ldrh	r2, [r7, #6]
 8005028:	2300      	movs	r3, #0
 800502a:	9303      	str	r3, [sp, #12]
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	9302      	str	r3, [sp, #8]
 8005030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005032:	9301      	str	r3, [sp, #4]
 8005034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005036:	9300      	str	r3, [sp, #0]
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	68b9      	ldr	r1, [r7, #8]
 800503c:	68f8      	ldr	r0, [r7, #12]
 800503e:	f000 f80f 	bl	8005060 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005042:	69f8      	ldr	r0, [r7, #28]
 8005044:	f000 f8ac 	bl	80051a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005048:	2301      	movs	r3, #1
 800504a:	61bb      	str	r3, [r7, #24]
 800504c:	e002      	b.n	8005054 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800504e:	f04f 33ff 	mov.w	r3, #4294967295
 8005052:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005054:	69bb      	ldr	r3, [r7, #24]
	}
 8005056:	4618      	mov	r0, r3
 8005058:	3720      	adds	r7, #32
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
	...

08005060 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b088      	sub	sp, #32
 8005064:	af00      	add	r7, sp, #0
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	607a      	str	r2, [r7, #4]
 800506c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800506e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005070:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005078:	3b01      	subs	r3, #1
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	4413      	add	r3, r2
 800507e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005080:	69bb      	ldr	r3, [r7, #24]
 8005082:	f023 0307 	bic.w	r3, r3, #7
 8005086:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005088:	69bb      	ldr	r3, [r7, #24]
 800508a:	f003 0307 	and.w	r3, r3, #7
 800508e:	2b00      	cmp	r3, #0
 8005090:	d00b      	beq.n	80050aa <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005096:	f383 8811 	msr	BASEPRI, r3
 800509a:	f3bf 8f6f 	isb	sy
 800509e:	f3bf 8f4f 	dsb	sy
 80050a2:	617b      	str	r3, [r7, #20]
}
 80050a4:	bf00      	nop
 80050a6:	bf00      	nop
 80050a8:	e7fd      	b.n	80050a6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d01f      	beq.n	80050f0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80050b0:	2300      	movs	r3, #0
 80050b2:	61fb      	str	r3, [r7, #28]
 80050b4:	e012      	b.n	80050dc <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80050b6:	68ba      	ldr	r2, [r7, #8]
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	4413      	add	r3, r2
 80050bc:	7819      	ldrb	r1, [r3, #0]
 80050be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	4413      	add	r3, r2
 80050c4:	3334      	adds	r3, #52	@ 0x34
 80050c6:	460a      	mov	r2, r1
 80050c8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80050ca:	68ba      	ldr	r2, [r7, #8]
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	4413      	add	r3, r2
 80050d0:	781b      	ldrb	r3, [r3, #0]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d006      	beq.n	80050e4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	3301      	adds	r3, #1
 80050da:	61fb      	str	r3, [r7, #28]
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	2b0f      	cmp	r3, #15
 80050e0:	d9e9      	bls.n	80050b6 <prvInitialiseNewTask+0x56>
 80050e2:	e000      	b.n	80050e6 <prvInitialiseNewTask+0x86>
			{
				break;
 80050e4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80050e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050ee:	e003      	b.n	80050f8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80050f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f2:	2200      	movs	r2, #0
 80050f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80050f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050fa:	2b06      	cmp	r3, #6
 80050fc:	d901      	bls.n	8005102 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80050fe:	2306      	movs	r3, #6
 8005100:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005104:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005106:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800510a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800510c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800510e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005110:	2200      	movs	r2, #0
 8005112:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005116:	3304      	adds	r3, #4
 8005118:	4618      	mov	r0, r3
 800511a:	f7ff f910 	bl	800433e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800511e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005120:	3318      	adds	r3, #24
 8005122:	4618      	mov	r0, r3
 8005124:	f7ff f90b 	bl	800433e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800512a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800512c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800512e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005130:	f1c3 0207 	rsb	r2, r3, #7
 8005134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005136:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800513a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800513c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800513e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005140:	2200      	movs	r2, #0
 8005142:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005148:	2200      	movs	r2, #0
 800514a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800514e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005150:	334c      	adds	r3, #76	@ 0x4c
 8005152:	224c      	movs	r2, #76	@ 0x4c
 8005154:	2100      	movs	r1, #0
 8005156:	4618      	mov	r0, r3
 8005158:	f001 fa60 	bl	800661c <memset>
 800515c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800515e:	4a0d      	ldr	r2, [pc, #52]	@ (8005194 <prvInitialiseNewTask+0x134>)
 8005160:	651a      	str	r2, [r3, #80]	@ 0x50
 8005162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005164:	4a0c      	ldr	r2, [pc, #48]	@ (8005198 <prvInitialiseNewTask+0x138>)
 8005166:	655a      	str	r2, [r3, #84]	@ 0x54
 8005168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800516a:	4a0c      	ldr	r2, [pc, #48]	@ (800519c <prvInitialiseNewTask+0x13c>)
 800516c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800516e:	683a      	ldr	r2, [r7, #0]
 8005170:	68f9      	ldr	r1, [r7, #12]
 8005172:	69b8      	ldr	r0, [r7, #24]
 8005174:	f000 fde0 	bl	8005d38 <pxPortInitialiseStack>
 8005178:	4602      	mov	r2, r0
 800517a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800517c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800517e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005180:	2b00      	cmp	r3, #0
 8005182:	d002      	beq.n	800518a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005186:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005188:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800518a:	bf00      	nop
 800518c:	3720      	adds	r7, #32
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	20004224 	.word	0x20004224
 8005198:	2000428c 	.word	0x2000428c
 800519c:	200042f4 	.word	0x200042f4

080051a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80051a8:	f000 fef6 	bl	8005f98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80051ac:	4b2a      	ldr	r3, [pc, #168]	@ (8005258 <prvAddNewTaskToReadyList+0xb8>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	3301      	adds	r3, #1
 80051b2:	4a29      	ldr	r2, [pc, #164]	@ (8005258 <prvAddNewTaskToReadyList+0xb8>)
 80051b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80051b6:	4b29      	ldr	r3, [pc, #164]	@ (800525c <prvAddNewTaskToReadyList+0xbc>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d109      	bne.n	80051d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80051be:	4a27      	ldr	r2, [pc, #156]	@ (800525c <prvAddNewTaskToReadyList+0xbc>)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80051c4:	4b24      	ldr	r3, [pc, #144]	@ (8005258 <prvAddNewTaskToReadyList+0xb8>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d110      	bne.n	80051ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80051cc:	f000 fbe4 	bl	8005998 <prvInitialiseTaskLists>
 80051d0:	e00d      	b.n	80051ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80051d2:	4b23      	ldr	r3, [pc, #140]	@ (8005260 <prvAddNewTaskToReadyList+0xc0>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d109      	bne.n	80051ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80051da:	4b20      	ldr	r3, [pc, #128]	@ (800525c <prvAddNewTaskToReadyList+0xbc>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d802      	bhi.n	80051ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80051e8:	4a1c      	ldr	r2, [pc, #112]	@ (800525c <prvAddNewTaskToReadyList+0xbc>)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80051ee:	4b1d      	ldr	r3, [pc, #116]	@ (8005264 <prvAddNewTaskToReadyList+0xc4>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	3301      	adds	r3, #1
 80051f4:	4a1b      	ldr	r2, [pc, #108]	@ (8005264 <prvAddNewTaskToReadyList+0xc4>)
 80051f6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051fc:	2201      	movs	r2, #1
 80051fe:	409a      	lsls	r2, r3
 8005200:	4b19      	ldr	r3, [pc, #100]	@ (8005268 <prvAddNewTaskToReadyList+0xc8>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4313      	orrs	r3, r2
 8005206:	4a18      	ldr	r2, [pc, #96]	@ (8005268 <prvAddNewTaskToReadyList+0xc8>)
 8005208:	6013      	str	r3, [r2, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800520e:	4613      	mov	r3, r2
 8005210:	009b      	lsls	r3, r3, #2
 8005212:	4413      	add	r3, r2
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	4a15      	ldr	r2, [pc, #84]	@ (800526c <prvAddNewTaskToReadyList+0xcc>)
 8005218:	441a      	add	r2, r3
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	3304      	adds	r3, #4
 800521e:	4619      	mov	r1, r3
 8005220:	4610      	mov	r0, r2
 8005222:	f7ff f899 	bl	8004358 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005226:	f000 fee9 	bl	8005ffc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800522a:	4b0d      	ldr	r3, [pc, #52]	@ (8005260 <prvAddNewTaskToReadyList+0xc0>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d00e      	beq.n	8005250 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005232:	4b0a      	ldr	r3, [pc, #40]	@ (800525c <prvAddNewTaskToReadyList+0xbc>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800523c:	429a      	cmp	r2, r3
 800523e:	d207      	bcs.n	8005250 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005240:	4b0b      	ldr	r3, [pc, #44]	@ (8005270 <prvAddNewTaskToReadyList+0xd0>)
 8005242:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005246:	601a      	str	r2, [r3, #0]
 8005248:	f3bf 8f4f 	dsb	sy
 800524c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005250:	bf00      	nop
 8005252:	3708      	adds	r7, #8
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}
 8005258:	200005d0 	.word	0x200005d0
 800525c:	200004d0 	.word	0x200004d0
 8005260:	200005dc 	.word	0x200005dc
 8005264:	200005ec 	.word	0x200005ec
 8005268:	200005d8 	.word	0x200005d8
 800526c:	200004d4 	.word	0x200004d4
 8005270:	e000ed04 	.word	0xe000ed04

08005274 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800527c:	2300      	movs	r3, #0
 800527e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d018      	beq.n	80052b8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005286:	4b14      	ldr	r3, [pc, #80]	@ (80052d8 <vTaskDelay+0x64>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d00b      	beq.n	80052a6 <vTaskDelay+0x32>
	__asm volatile
 800528e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005292:	f383 8811 	msr	BASEPRI, r3
 8005296:	f3bf 8f6f 	isb	sy
 800529a:	f3bf 8f4f 	dsb	sy
 800529e:	60bb      	str	r3, [r7, #8]
}
 80052a0:	bf00      	nop
 80052a2:	bf00      	nop
 80052a4:	e7fd      	b.n	80052a2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80052a6:	f000 f885 	bl	80053b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80052aa:	2100      	movs	r1, #0
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f000 fcdd 	bl	8005c6c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80052b2:	f000 f88d 	bl	80053d0 <xTaskResumeAll>
 80052b6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d107      	bne.n	80052ce <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80052be:	4b07      	ldr	r3, [pc, #28]	@ (80052dc <vTaskDelay+0x68>)
 80052c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052c4:	601a      	str	r2, [r3, #0]
 80052c6:	f3bf 8f4f 	dsb	sy
 80052ca:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80052ce:	bf00      	nop
 80052d0:	3710      	adds	r7, #16
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	bf00      	nop
 80052d8:	200005f8 	.word	0x200005f8
 80052dc:	e000ed04 	.word	0xe000ed04

080052e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b08a      	sub	sp, #40	@ 0x28
 80052e4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80052e6:	2300      	movs	r3, #0
 80052e8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80052ea:	2300      	movs	r3, #0
 80052ec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80052ee:	463a      	mov	r2, r7
 80052f0:	1d39      	adds	r1, r7, #4
 80052f2:	f107 0308 	add.w	r3, r7, #8
 80052f6:	4618      	mov	r0, r3
 80052f8:	f7fb f958 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80052fc:	6839      	ldr	r1, [r7, #0]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68ba      	ldr	r2, [r7, #8]
 8005302:	9202      	str	r2, [sp, #8]
 8005304:	9301      	str	r3, [sp, #4]
 8005306:	2300      	movs	r3, #0
 8005308:	9300      	str	r3, [sp, #0]
 800530a:	2300      	movs	r3, #0
 800530c:	460a      	mov	r2, r1
 800530e:	4921      	ldr	r1, [pc, #132]	@ (8005394 <vTaskStartScheduler+0xb4>)
 8005310:	4821      	ldr	r0, [pc, #132]	@ (8005398 <vTaskStartScheduler+0xb8>)
 8005312:	f7ff fdff 	bl	8004f14 <xTaskCreateStatic>
 8005316:	4603      	mov	r3, r0
 8005318:	4a20      	ldr	r2, [pc, #128]	@ (800539c <vTaskStartScheduler+0xbc>)
 800531a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800531c:	4b1f      	ldr	r3, [pc, #124]	@ (800539c <vTaskStartScheduler+0xbc>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d002      	beq.n	800532a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005324:	2301      	movs	r3, #1
 8005326:	617b      	str	r3, [r7, #20]
 8005328:	e001      	b.n	800532e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800532a:	2300      	movs	r3, #0
 800532c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	2b01      	cmp	r3, #1
 8005332:	d11b      	bne.n	800536c <vTaskStartScheduler+0x8c>
	__asm volatile
 8005334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005338:	f383 8811 	msr	BASEPRI, r3
 800533c:	f3bf 8f6f 	isb	sy
 8005340:	f3bf 8f4f 	dsb	sy
 8005344:	613b      	str	r3, [r7, #16]
}
 8005346:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005348:	4b15      	ldr	r3, [pc, #84]	@ (80053a0 <vTaskStartScheduler+0xc0>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	334c      	adds	r3, #76	@ 0x4c
 800534e:	4a15      	ldr	r2, [pc, #84]	@ (80053a4 <vTaskStartScheduler+0xc4>)
 8005350:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005352:	4b15      	ldr	r3, [pc, #84]	@ (80053a8 <vTaskStartScheduler+0xc8>)
 8005354:	f04f 32ff 	mov.w	r2, #4294967295
 8005358:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800535a:	4b14      	ldr	r3, [pc, #80]	@ (80053ac <vTaskStartScheduler+0xcc>)
 800535c:	2201      	movs	r2, #1
 800535e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005360:	4b13      	ldr	r3, [pc, #76]	@ (80053b0 <vTaskStartScheduler+0xd0>)
 8005362:	2200      	movs	r2, #0
 8005364:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005366:	f000 fd73 	bl	8005e50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800536a:	e00f      	b.n	800538c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005372:	d10b      	bne.n	800538c <vTaskStartScheduler+0xac>
	__asm volatile
 8005374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005378:	f383 8811 	msr	BASEPRI, r3
 800537c:	f3bf 8f6f 	isb	sy
 8005380:	f3bf 8f4f 	dsb	sy
 8005384:	60fb      	str	r3, [r7, #12]
}
 8005386:	bf00      	nop
 8005388:	bf00      	nop
 800538a:	e7fd      	b.n	8005388 <vTaskStartScheduler+0xa8>
}
 800538c:	bf00      	nop
 800538e:	3718      	adds	r7, #24
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}
 8005394:	080070d4 	.word	0x080070d4
 8005398:	08005969 	.word	0x08005969
 800539c:	200005f4 	.word	0x200005f4
 80053a0:	200004d0 	.word	0x200004d0
 80053a4:	20000070 	.word	0x20000070
 80053a8:	200005f0 	.word	0x200005f0
 80053ac:	200005dc 	.word	0x200005dc
 80053b0:	200005d4 	.word	0x200005d4

080053b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80053b4:	b480      	push	{r7}
 80053b6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80053b8:	4b04      	ldr	r3, [pc, #16]	@ (80053cc <vTaskSuspendAll+0x18>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	3301      	adds	r3, #1
 80053be:	4a03      	ldr	r2, [pc, #12]	@ (80053cc <vTaskSuspendAll+0x18>)
 80053c0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80053c2:	bf00      	nop
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr
 80053cc:	200005f8 	.word	0x200005f8

080053d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80053d6:	2300      	movs	r3, #0
 80053d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80053da:	2300      	movs	r3, #0
 80053dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80053de:	4b42      	ldr	r3, [pc, #264]	@ (80054e8 <xTaskResumeAll+0x118>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d10b      	bne.n	80053fe <xTaskResumeAll+0x2e>
	__asm volatile
 80053e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ea:	f383 8811 	msr	BASEPRI, r3
 80053ee:	f3bf 8f6f 	isb	sy
 80053f2:	f3bf 8f4f 	dsb	sy
 80053f6:	603b      	str	r3, [r7, #0]
}
 80053f8:	bf00      	nop
 80053fa:	bf00      	nop
 80053fc:	e7fd      	b.n	80053fa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80053fe:	f000 fdcb 	bl	8005f98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005402:	4b39      	ldr	r3, [pc, #228]	@ (80054e8 <xTaskResumeAll+0x118>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	3b01      	subs	r3, #1
 8005408:	4a37      	ldr	r2, [pc, #220]	@ (80054e8 <xTaskResumeAll+0x118>)
 800540a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800540c:	4b36      	ldr	r3, [pc, #216]	@ (80054e8 <xTaskResumeAll+0x118>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d161      	bne.n	80054d8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005414:	4b35      	ldr	r3, [pc, #212]	@ (80054ec <xTaskResumeAll+0x11c>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d05d      	beq.n	80054d8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800541c:	e02e      	b.n	800547c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800541e:	4b34      	ldr	r3, [pc, #208]	@ (80054f0 <xTaskResumeAll+0x120>)
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	3318      	adds	r3, #24
 800542a:	4618      	mov	r0, r3
 800542c:	f7fe fff1 	bl	8004412 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	3304      	adds	r3, #4
 8005434:	4618      	mov	r0, r3
 8005436:	f7fe ffec 	bl	8004412 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800543e:	2201      	movs	r2, #1
 8005440:	409a      	lsls	r2, r3
 8005442:	4b2c      	ldr	r3, [pc, #176]	@ (80054f4 <xTaskResumeAll+0x124>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4313      	orrs	r3, r2
 8005448:	4a2a      	ldr	r2, [pc, #168]	@ (80054f4 <xTaskResumeAll+0x124>)
 800544a:	6013      	str	r3, [r2, #0]
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005450:	4613      	mov	r3, r2
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	4413      	add	r3, r2
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	4a27      	ldr	r2, [pc, #156]	@ (80054f8 <xTaskResumeAll+0x128>)
 800545a:	441a      	add	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	3304      	adds	r3, #4
 8005460:	4619      	mov	r1, r3
 8005462:	4610      	mov	r0, r2
 8005464:	f7fe ff78 	bl	8004358 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800546c:	4b23      	ldr	r3, [pc, #140]	@ (80054fc <xTaskResumeAll+0x12c>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005472:	429a      	cmp	r2, r3
 8005474:	d302      	bcc.n	800547c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005476:	4b22      	ldr	r3, [pc, #136]	@ (8005500 <xTaskResumeAll+0x130>)
 8005478:	2201      	movs	r2, #1
 800547a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800547c:	4b1c      	ldr	r3, [pc, #112]	@ (80054f0 <xTaskResumeAll+0x120>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d1cc      	bne.n	800541e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800548a:	f000 fb29 	bl	8005ae0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800548e:	4b1d      	ldr	r3, [pc, #116]	@ (8005504 <xTaskResumeAll+0x134>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d010      	beq.n	80054bc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800549a:	f000 f837 	bl	800550c <xTaskIncrementTick>
 800549e:	4603      	mov	r3, r0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d002      	beq.n	80054aa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80054a4:	4b16      	ldr	r3, [pc, #88]	@ (8005500 <xTaskResumeAll+0x130>)
 80054a6:	2201      	movs	r2, #1
 80054a8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	3b01      	subs	r3, #1
 80054ae:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d1f1      	bne.n	800549a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80054b6:	4b13      	ldr	r3, [pc, #76]	@ (8005504 <xTaskResumeAll+0x134>)
 80054b8:	2200      	movs	r2, #0
 80054ba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80054bc:	4b10      	ldr	r3, [pc, #64]	@ (8005500 <xTaskResumeAll+0x130>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d009      	beq.n	80054d8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80054c4:	2301      	movs	r3, #1
 80054c6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80054c8:	4b0f      	ldr	r3, [pc, #60]	@ (8005508 <xTaskResumeAll+0x138>)
 80054ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054ce:	601a      	str	r2, [r3, #0]
 80054d0:	f3bf 8f4f 	dsb	sy
 80054d4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80054d8:	f000 fd90 	bl	8005ffc <vPortExitCritical>

	return xAlreadyYielded;
 80054dc:	68bb      	ldr	r3, [r7, #8]
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3710      	adds	r7, #16
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}
 80054e6:	bf00      	nop
 80054e8:	200005f8 	.word	0x200005f8
 80054ec:	200005d0 	.word	0x200005d0
 80054f0:	20000590 	.word	0x20000590
 80054f4:	200005d8 	.word	0x200005d8
 80054f8:	200004d4 	.word	0x200004d4
 80054fc:	200004d0 	.word	0x200004d0
 8005500:	200005e4 	.word	0x200005e4
 8005504:	200005e0 	.word	0x200005e0
 8005508:	e000ed04 	.word	0xe000ed04

0800550c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b086      	sub	sp, #24
 8005510:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005512:	2300      	movs	r3, #0
 8005514:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005516:	4b4f      	ldr	r3, [pc, #316]	@ (8005654 <xTaskIncrementTick+0x148>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2b00      	cmp	r3, #0
 800551c:	f040 808f 	bne.w	800563e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005520:	4b4d      	ldr	r3, [pc, #308]	@ (8005658 <xTaskIncrementTick+0x14c>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	3301      	adds	r3, #1
 8005526:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005528:	4a4b      	ldr	r2, [pc, #300]	@ (8005658 <xTaskIncrementTick+0x14c>)
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d121      	bne.n	8005578 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005534:	4b49      	ldr	r3, [pc, #292]	@ (800565c <xTaskIncrementTick+0x150>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d00b      	beq.n	8005556 <xTaskIncrementTick+0x4a>
	__asm volatile
 800553e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005542:	f383 8811 	msr	BASEPRI, r3
 8005546:	f3bf 8f6f 	isb	sy
 800554a:	f3bf 8f4f 	dsb	sy
 800554e:	603b      	str	r3, [r7, #0]
}
 8005550:	bf00      	nop
 8005552:	bf00      	nop
 8005554:	e7fd      	b.n	8005552 <xTaskIncrementTick+0x46>
 8005556:	4b41      	ldr	r3, [pc, #260]	@ (800565c <xTaskIncrementTick+0x150>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	60fb      	str	r3, [r7, #12]
 800555c:	4b40      	ldr	r3, [pc, #256]	@ (8005660 <xTaskIncrementTick+0x154>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a3e      	ldr	r2, [pc, #248]	@ (800565c <xTaskIncrementTick+0x150>)
 8005562:	6013      	str	r3, [r2, #0]
 8005564:	4a3e      	ldr	r2, [pc, #248]	@ (8005660 <xTaskIncrementTick+0x154>)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6013      	str	r3, [r2, #0]
 800556a:	4b3e      	ldr	r3, [pc, #248]	@ (8005664 <xTaskIncrementTick+0x158>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	3301      	adds	r3, #1
 8005570:	4a3c      	ldr	r2, [pc, #240]	@ (8005664 <xTaskIncrementTick+0x158>)
 8005572:	6013      	str	r3, [r2, #0]
 8005574:	f000 fab4 	bl	8005ae0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005578:	4b3b      	ldr	r3, [pc, #236]	@ (8005668 <xTaskIncrementTick+0x15c>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	693a      	ldr	r2, [r7, #16]
 800557e:	429a      	cmp	r2, r3
 8005580:	d348      	bcc.n	8005614 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005582:	4b36      	ldr	r3, [pc, #216]	@ (800565c <xTaskIncrementTick+0x150>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d104      	bne.n	8005596 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800558c:	4b36      	ldr	r3, [pc, #216]	@ (8005668 <xTaskIncrementTick+0x15c>)
 800558e:	f04f 32ff 	mov.w	r2, #4294967295
 8005592:	601a      	str	r2, [r3, #0]
					break;
 8005594:	e03e      	b.n	8005614 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005596:	4b31      	ldr	r3, [pc, #196]	@ (800565c <xTaskIncrementTick+0x150>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80055a6:	693a      	ldr	r2, [r7, #16]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d203      	bcs.n	80055b6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80055ae:	4a2e      	ldr	r2, [pc, #184]	@ (8005668 <xTaskIncrementTick+0x15c>)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80055b4:	e02e      	b.n	8005614 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	3304      	adds	r3, #4
 80055ba:	4618      	mov	r0, r3
 80055bc:	f7fe ff29 	bl	8004412 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d004      	beq.n	80055d2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	3318      	adds	r3, #24
 80055cc:	4618      	mov	r0, r3
 80055ce:	f7fe ff20 	bl	8004412 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055d6:	2201      	movs	r2, #1
 80055d8:	409a      	lsls	r2, r3
 80055da:	4b24      	ldr	r3, [pc, #144]	@ (800566c <xTaskIncrementTick+0x160>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4313      	orrs	r3, r2
 80055e0:	4a22      	ldr	r2, [pc, #136]	@ (800566c <xTaskIncrementTick+0x160>)
 80055e2:	6013      	str	r3, [r2, #0]
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055e8:	4613      	mov	r3, r2
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	4413      	add	r3, r2
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	4a1f      	ldr	r2, [pc, #124]	@ (8005670 <xTaskIncrementTick+0x164>)
 80055f2:	441a      	add	r2, r3
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	3304      	adds	r3, #4
 80055f8:	4619      	mov	r1, r3
 80055fa:	4610      	mov	r0, r2
 80055fc:	f7fe feac 	bl	8004358 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005604:	4b1b      	ldr	r3, [pc, #108]	@ (8005674 <xTaskIncrementTick+0x168>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800560a:	429a      	cmp	r2, r3
 800560c:	d3b9      	bcc.n	8005582 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800560e:	2301      	movs	r3, #1
 8005610:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005612:	e7b6      	b.n	8005582 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005614:	4b17      	ldr	r3, [pc, #92]	@ (8005674 <xTaskIncrementTick+0x168>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800561a:	4915      	ldr	r1, [pc, #84]	@ (8005670 <xTaskIncrementTick+0x164>)
 800561c:	4613      	mov	r3, r2
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	4413      	add	r3, r2
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	440b      	add	r3, r1
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	2b01      	cmp	r3, #1
 800562a:	d901      	bls.n	8005630 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800562c:	2301      	movs	r3, #1
 800562e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005630:	4b11      	ldr	r3, [pc, #68]	@ (8005678 <xTaskIncrementTick+0x16c>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d007      	beq.n	8005648 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005638:	2301      	movs	r3, #1
 800563a:	617b      	str	r3, [r7, #20]
 800563c:	e004      	b.n	8005648 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800563e:	4b0f      	ldr	r3, [pc, #60]	@ (800567c <xTaskIncrementTick+0x170>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	3301      	adds	r3, #1
 8005644:	4a0d      	ldr	r2, [pc, #52]	@ (800567c <xTaskIncrementTick+0x170>)
 8005646:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005648:	697b      	ldr	r3, [r7, #20]
}
 800564a:	4618      	mov	r0, r3
 800564c:	3718      	adds	r7, #24
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	200005f8 	.word	0x200005f8
 8005658:	200005d4 	.word	0x200005d4
 800565c:	20000588 	.word	0x20000588
 8005660:	2000058c 	.word	0x2000058c
 8005664:	200005e8 	.word	0x200005e8
 8005668:	200005f0 	.word	0x200005f0
 800566c:	200005d8 	.word	0x200005d8
 8005670:	200004d4 	.word	0x200004d4
 8005674:	200004d0 	.word	0x200004d0
 8005678:	200005e4 	.word	0x200005e4
 800567c:	200005e0 	.word	0x200005e0

08005680 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005680:	b480      	push	{r7}
 8005682:	b087      	sub	sp, #28
 8005684:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005686:	4b2a      	ldr	r3, [pc, #168]	@ (8005730 <vTaskSwitchContext+0xb0>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d003      	beq.n	8005696 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800568e:	4b29      	ldr	r3, [pc, #164]	@ (8005734 <vTaskSwitchContext+0xb4>)
 8005690:	2201      	movs	r2, #1
 8005692:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005694:	e045      	b.n	8005722 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8005696:	4b27      	ldr	r3, [pc, #156]	@ (8005734 <vTaskSwitchContext+0xb4>)
 8005698:	2200      	movs	r2, #0
 800569a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800569c:	4b26      	ldr	r3, [pc, #152]	@ (8005738 <vTaskSwitchContext+0xb8>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	fab3 f383 	clz	r3, r3
 80056a8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80056aa:	7afb      	ldrb	r3, [r7, #11]
 80056ac:	f1c3 031f 	rsb	r3, r3, #31
 80056b0:	617b      	str	r3, [r7, #20]
 80056b2:	4922      	ldr	r1, [pc, #136]	@ (800573c <vTaskSwitchContext+0xbc>)
 80056b4:	697a      	ldr	r2, [r7, #20]
 80056b6:	4613      	mov	r3, r2
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	4413      	add	r3, r2
 80056bc:	009b      	lsls	r3, r3, #2
 80056be:	440b      	add	r3, r1
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d10b      	bne.n	80056de <vTaskSwitchContext+0x5e>
	__asm volatile
 80056c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ca:	f383 8811 	msr	BASEPRI, r3
 80056ce:	f3bf 8f6f 	isb	sy
 80056d2:	f3bf 8f4f 	dsb	sy
 80056d6:	607b      	str	r3, [r7, #4]
}
 80056d8:	bf00      	nop
 80056da:	bf00      	nop
 80056dc:	e7fd      	b.n	80056da <vTaskSwitchContext+0x5a>
 80056de:	697a      	ldr	r2, [r7, #20]
 80056e0:	4613      	mov	r3, r2
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	4413      	add	r3, r2
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	4a14      	ldr	r2, [pc, #80]	@ (800573c <vTaskSwitchContext+0xbc>)
 80056ea:	4413      	add	r3, r2
 80056ec:	613b      	str	r3, [r7, #16]
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	685a      	ldr	r2, [r3, #4]
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	605a      	str	r2, [r3, #4]
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	685a      	ldr	r2, [r3, #4]
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	3308      	adds	r3, #8
 8005700:	429a      	cmp	r2, r3
 8005702:	d104      	bne.n	800570e <vTaskSwitchContext+0x8e>
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	685a      	ldr	r2, [r3, #4]
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	605a      	str	r2, [r3, #4]
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	4a0a      	ldr	r2, [pc, #40]	@ (8005740 <vTaskSwitchContext+0xc0>)
 8005716:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005718:	4b09      	ldr	r3, [pc, #36]	@ (8005740 <vTaskSwitchContext+0xc0>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	334c      	adds	r3, #76	@ 0x4c
 800571e:	4a09      	ldr	r2, [pc, #36]	@ (8005744 <vTaskSwitchContext+0xc4>)
 8005720:	6013      	str	r3, [r2, #0]
}
 8005722:	bf00      	nop
 8005724:	371c      	adds	r7, #28
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	200005f8 	.word	0x200005f8
 8005734:	200005e4 	.word	0x200005e4
 8005738:	200005d8 	.word	0x200005d8
 800573c:	200004d4 	.word	0x200004d4
 8005740:	200004d0 	.word	0x200004d0
 8005744:	20000070 	.word	0x20000070

08005748 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d10b      	bne.n	8005770 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800575c:	f383 8811 	msr	BASEPRI, r3
 8005760:	f3bf 8f6f 	isb	sy
 8005764:	f3bf 8f4f 	dsb	sy
 8005768:	60fb      	str	r3, [r7, #12]
}
 800576a:	bf00      	nop
 800576c:	bf00      	nop
 800576e:	e7fd      	b.n	800576c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005770:	4b07      	ldr	r3, [pc, #28]	@ (8005790 <vTaskPlaceOnEventList+0x48>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	3318      	adds	r3, #24
 8005776:	4619      	mov	r1, r3
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f7fe fe11 	bl	80043a0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800577e:	2101      	movs	r1, #1
 8005780:	6838      	ldr	r0, [r7, #0]
 8005782:	f000 fa73 	bl	8005c6c <prvAddCurrentTaskToDelayedList>
}
 8005786:	bf00      	nop
 8005788:	3710      	adds	r7, #16
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	200004d0 	.word	0x200004d0

08005794 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b086      	sub	sp, #24
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	68db      	ldr	r3, [r3, #12]
 80057a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d10b      	bne.n	80057c2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80057aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ae:	f383 8811 	msr	BASEPRI, r3
 80057b2:	f3bf 8f6f 	isb	sy
 80057b6:	f3bf 8f4f 	dsb	sy
 80057ba:	60fb      	str	r3, [r7, #12]
}
 80057bc:	bf00      	nop
 80057be:	bf00      	nop
 80057c0:	e7fd      	b.n	80057be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	3318      	adds	r3, #24
 80057c6:	4618      	mov	r0, r3
 80057c8:	f7fe fe23 	bl	8004412 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057cc:	4b1d      	ldr	r3, [pc, #116]	@ (8005844 <xTaskRemoveFromEventList+0xb0>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d11c      	bne.n	800580e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	3304      	adds	r3, #4
 80057d8:	4618      	mov	r0, r3
 80057da:	f7fe fe1a 	bl	8004412 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e2:	2201      	movs	r2, #1
 80057e4:	409a      	lsls	r2, r3
 80057e6:	4b18      	ldr	r3, [pc, #96]	@ (8005848 <xTaskRemoveFromEventList+0xb4>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	4a16      	ldr	r2, [pc, #88]	@ (8005848 <xTaskRemoveFromEventList+0xb4>)
 80057ee:	6013      	str	r3, [r2, #0]
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057f4:	4613      	mov	r3, r2
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	4413      	add	r3, r2
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	4a13      	ldr	r2, [pc, #76]	@ (800584c <xTaskRemoveFromEventList+0xb8>)
 80057fe:	441a      	add	r2, r3
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	3304      	adds	r3, #4
 8005804:	4619      	mov	r1, r3
 8005806:	4610      	mov	r0, r2
 8005808:	f7fe fda6 	bl	8004358 <vListInsertEnd>
 800580c:	e005      	b.n	800581a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	3318      	adds	r3, #24
 8005812:	4619      	mov	r1, r3
 8005814:	480e      	ldr	r0, [pc, #56]	@ (8005850 <xTaskRemoveFromEventList+0xbc>)
 8005816:	f7fe fd9f 	bl	8004358 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800581e:	4b0d      	ldr	r3, [pc, #52]	@ (8005854 <xTaskRemoveFromEventList+0xc0>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005824:	429a      	cmp	r2, r3
 8005826:	d905      	bls.n	8005834 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005828:	2301      	movs	r3, #1
 800582a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800582c:	4b0a      	ldr	r3, [pc, #40]	@ (8005858 <xTaskRemoveFromEventList+0xc4>)
 800582e:	2201      	movs	r2, #1
 8005830:	601a      	str	r2, [r3, #0]
 8005832:	e001      	b.n	8005838 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005834:	2300      	movs	r3, #0
 8005836:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005838:	697b      	ldr	r3, [r7, #20]
}
 800583a:	4618      	mov	r0, r3
 800583c:	3718      	adds	r7, #24
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop
 8005844:	200005f8 	.word	0x200005f8
 8005848:	200005d8 	.word	0x200005d8
 800584c:	200004d4 	.word	0x200004d4
 8005850:	20000590 	.word	0x20000590
 8005854:	200004d0 	.word	0x200004d0
 8005858:	200005e4 	.word	0x200005e4

0800585c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005864:	4b06      	ldr	r3, [pc, #24]	@ (8005880 <vTaskInternalSetTimeOutState+0x24>)
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800586c:	4b05      	ldr	r3, [pc, #20]	@ (8005884 <vTaskInternalSetTimeOutState+0x28>)
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	605a      	str	r2, [r3, #4]
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr
 8005880:	200005e8 	.word	0x200005e8
 8005884:	200005d4 	.word	0x200005d4

08005888 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b088      	sub	sp, #32
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d10b      	bne.n	80058b0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800589c:	f383 8811 	msr	BASEPRI, r3
 80058a0:	f3bf 8f6f 	isb	sy
 80058a4:	f3bf 8f4f 	dsb	sy
 80058a8:	613b      	str	r3, [r7, #16]
}
 80058aa:	bf00      	nop
 80058ac:	bf00      	nop
 80058ae:	e7fd      	b.n	80058ac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d10b      	bne.n	80058ce <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80058b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ba:	f383 8811 	msr	BASEPRI, r3
 80058be:	f3bf 8f6f 	isb	sy
 80058c2:	f3bf 8f4f 	dsb	sy
 80058c6:	60fb      	str	r3, [r7, #12]
}
 80058c8:	bf00      	nop
 80058ca:	bf00      	nop
 80058cc:	e7fd      	b.n	80058ca <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80058ce:	f000 fb63 	bl	8005f98 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80058d2:	4b1d      	ldr	r3, [pc, #116]	@ (8005948 <xTaskCheckForTimeOut+0xc0>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	69ba      	ldr	r2, [r7, #24]
 80058de:	1ad3      	subs	r3, r2, r3
 80058e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ea:	d102      	bne.n	80058f2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80058ec:	2300      	movs	r3, #0
 80058ee:	61fb      	str	r3, [r7, #28]
 80058f0:	e023      	b.n	800593a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	4b15      	ldr	r3, [pc, #84]	@ (800594c <xTaskCheckForTimeOut+0xc4>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d007      	beq.n	800590e <xTaskCheckForTimeOut+0x86>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	69ba      	ldr	r2, [r7, #24]
 8005904:	429a      	cmp	r2, r3
 8005906:	d302      	bcc.n	800590e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005908:	2301      	movs	r3, #1
 800590a:	61fb      	str	r3, [r7, #28]
 800590c:	e015      	b.n	800593a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	697a      	ldr	r2, [r7, #20]
 8005914:	429a      	cmp	r2, r3
 8005916:	d20b      	bcs.n	8005930 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	1ad2      	subs	r2, r2, r3
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f7ff ff99 	bl	800585c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800592a:	2300      	movs	r3, #0
 800592c:	61fb      	str	r3, [r7, #28]
 800592e:	e004      	b.n	800593a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	2200      	movs	r2, #0
 8005934:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005936:	2301      	movs	r3, #1
 8005938:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800593a:	f000 fb5f 	bl	8005ffc <vPortExitCritical>

	return xReturn;
 800593e:	69fb      	ldr	r3, [r7, #28]
}
 8005940:	4618      	mov	r0, r3
 8005942:	3720      	adds	r7, #32
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}
 8005948:	200005d4 	.word	0x200005d4
 800594c:	200005e8 	.word	0x200005e8

08005950 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005950:	b480      	push	{r7}
 8005952:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005954:	4b03      	ldr	r3, [pc, #12]	@ (8005964 <vTaskMissedYield+0x14>)
 8005956:	2201      	movs	r2, #1
 8005958:	601a      	str	r2, [r3, #0]
}
 800595a:	bf00      	nop
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr
 8005964:	200005e4 	.word	0x200005e4

08005968 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b082      	sub	sp, #8
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005970:	f000 f852 	bl	8005a18 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005974:	4b06      	ldr	r3, [pc, #24]	@ (8005990 <prvIdleTask+0x28>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d9f9      	bls.n	8005970 <prvIdleTask+0x8>
			{
				taskYIELD();
 800597c:	4b05      	ldr	r3, [pc, #20]	@ (8005994 <prvIdleTask+0x2c>)
 800597e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005982:	601a      	str	r2, [r3, #0]
 8005984:	f3bf 8f4f 	dsb	sy
 8005988:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800598c:	e7f0      	b.n	8005970 <prvIdleTask+0x8>
 800598e:	bf00      	nop
 8005990:	200004d4 	.word	0x200004d4
 8005994:	e000ed04 	.word	0xe000ed04

08005998 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800599e:	2300      	movs	r3, #0
 80059a0:	607b      	str	r3, [r7, #4]
 80059a2:	e00c      	b.n	80059be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	4613      	mov	r3, r2
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	4413      	add	r3, r2
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	4a12      	ldr	r2, [pc, #72]	@ (80059f8 <prvInitialiseTaskLists+0x60>)
 80059b0:	4413      	add	r3, r2
 80059b2:	4618      	mov	r0, r3
 80059b4:	f7fe fca3 	bl	80042fe <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	3301      	adds	r3, #1
 80059bc:	607b      	str	r3, [r7, #4]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2b06      	cmp	r3, #6
 80059c2:	d9ef      	bls.n	80059a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80059c4:	480d      	ldr	r0, [pc, #52]	@ (80059fc <prvInitialiseTaskLists+0x64>)
 80059c6:	f7fe fc9a 	bl	80042fe <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80059ca:	480d      	ldr	r0, [pc, #52]	@ (8005a00 <prvInitialiseTaskLists+0x68>)
 80059cc:	f7fe fc97 	bl	80042fe <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80059d0:	480c      	ldr	r0, [pc, #48]	@ (8005a04 <prvInitialiseTaskLists+0x6c>)
 80059d2:	f7fe fc94 	bl	80042fe <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80059d6:	480c      	ldr	r0, [pc, #48]	@ (8005a08 <prvInitialiseTaskLists+0x70>)
 80059d8:	f7fe fc91 	bl	80042fe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80059dc:	480b      	ldr	r0, [pc, #44]	@ (8005a0c <prvInitialiseTaskLists+0x74>)
 80059de:	f7fe fc8e 	bl	80042fe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80059e2:	4b0b      	ldr	r3, [pc, #44]	@ (8005a10 <prvInitialiseTaskLists+0x78>)
 80059e4:	4a05      	ldr	r2, [pc, #20]	@ (80059fc <prvInitialiseTaskLists+0x64>)
 80059e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80059e8:	4b0a      	ldr	r3, [pc, #40]	@ (8005a14 <prvInitialiseTaskLists+0x7c>)
 80059ea:	4a05      	ldr	r2, [pc, #20]	@ (8005a00 <prvInitialiseTaskLists+0x68>)
 80059ec:	601a      	str	r2, [r3, #0]
}
 80059ee:	bf00      	nop
 80059f0:	3708      	adds	r7, #8
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	bf00      	nop
 80059f8:	200004d4 	.word	0x200004d4
 80059fc:	20000560 	.word	0x20000560
 8005a00:	20000574 	.word	0x20000574
 8005a04:	20000590 	.word	0x20000590
 8005a08:	200005a4 	.word	0x200005a4
 8005a0c:	200005bc 	.word	0x200005bc
 8005a10:	20000588 	.word	0x20000588
 8005a14:	2000058c 	.word	0x2000058c

08005a18 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a1e:	e019      	b.n	8005a54 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005a20:	f000 faba 	bl	8005f98 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a24:	4b10      	ldr	r3, [pc, #64]	@ (8005a68 <prvCheckTasksWaitingTermination+0x50>)
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	3304      	adds	r3, #4
 8005a30:	4618      	mov	r0, r3
 8005a32:	f7fe fcee 	bl	8004412 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005a36:	4b0d      	ldr	r3, [pc, #52]	@ (8005a6c <prvCheckTasksWaitingTermination+0x54>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	4a0b      	ldr	r2, [pc, #44]	@ (8005a6c <prvCheckTasksWaitingTermination+0x54>)
 8005a3e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005a40:	4b0b      	ldr	r3, [pc, #44]	@ (8005a70 <prvCheckTasksWaitingTermination+0x58>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	3b01      	subs	r3, #1
 8005a46:	4a0a      	ldr	r2, [pc, #40]	@ (8005a70 <prvCheckTasksWaitingTermination+0x58>)
 8005a48:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005a4a:	f000 fad7 	bl	8005ffc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 f810 	bl	8005a74 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a54:	4b06      	ldr	r3, [pc, #24]	@ (8005a70 <prvCheckTasksWaitingTermination+0x58>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d1e1      	bne.n	8005a20 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005a5c:	bf00      	nop
 8005a5e:	bf00      	nop
 8005a60:	3708      	adds	r7, #8
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	200005a4 	.word	0x200005a4
 8005a6c:	200005d0 	.word	0x200005d0
 8005a70:	200005b8 	.word	0x200005b8

08005a74 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	334c      	adds	r3, #76	@ 0x4c
 8005a80:	4618      	mov	r0, r3
 8005a82:	f000 fdd3 	bl	800662c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d108      	bne.n	8005aa2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a94:	4618      	mov	r0, r3
 8005a96:	f000 fc6f 	bl	8006378 <vPortFree>
				vPortFree( pxTCB );
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 fc6c 	bl	8006378 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005aa0:	e019      	b.n	8005ad6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d103      	bne.n	8005ab4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 fc63 	bl	8006378 <vPortFree>
	}
 8005ab2:	e010      	b.n	8005ad6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d00b      	beq.n	8005ad6 <prvDeleteTCB+0x62>
	__asm volatile
 8005abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac2:	f383 8811 	msr	BASEPRI, r3
 8005ac6:	f3bf 8f6f 	isb	sy
 8005aca:	f3bf 8f4f 	dsb	sy
 8005ace:	60fb      	str	r3, [r7, #12]
}
 8005ad0:	bf00      	nop
 8005ad2:	bf00      	nop
 8005ad4:	e7fd      	b.n	8005ad2 <prvDeleteTCB+0x5e>
	}
 8005ad6:	bf00      	nop
 8005ad8:	3710      	adds	r7, #16
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
	...

08005ae0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b083      	sub	sp, #12
 8005ae4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8005b18 <prvResetNextTaskUnblockTime+0x38>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d104      	bne.n	8005afa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005af0:	4b0a      	ldr	r3, [pc, #40]	@ (8005b1c <prvResetNextTaskUnblockTime+0x3c>)
 8005af2:	f04f 32ff 	mov.w	r2, #4294967295
 8005af6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005af8:	e008      	b.n	8005b0c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005afa:	4b07      	ldr	r3, [pc, #28]	@ (8005b18 <prvResetNextTaskUnblockTime+0x38>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	4a04      	ldr	r2, [pc, #16]	@ (8005b1c <prvResetNextTaskUnblockTime+0x3c>)
 8005b0a:	6013      	str	r3, [r2, #0]
}
 8005b0c:	bf00      	nop
 8005b0e:	370c      	adds	r7, #12
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr
 8005b18:	20000588 	.word	0x20000588
 8005b1c:	200005f0 	.word	0x200005f0

08005b20 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005b26:	4b0b      	ldr	r3, [pc, #44]	@ (8005b54 <xTaskGetSchedulerState+0x34>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d102      	bne.n	8005b34 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	607b      	str	r3, [r7, #4]
 8005b32:	e008      	b.n	8005b46 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b34:	4b08      	ldr	r3, [pc, #32]	@ (8005b58 <xTaskGetSchedulerState+0x38>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d102      	bne.n	8005b42 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005b3c:	2302      	movs	r3, #2
 8005b3e:	607b      	str	r3, [r7, #4]
 8005b40:	e001      	b.n	8005b46 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005b42:	2300      	movs	r3, #0
 8005b44:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005b46:	687b      	ldr	r3, [r7, #4]
	}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	370c      	adds	r7, #12
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr
 8005b54:	200005dc 	.word	0x200005dc
 8005b58:	200005f8 	.word	0x200005f8

08005b5c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b086      	sub	sp, #24
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d070      	beq.n	8005c54 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005b72:	4b3b      	ldr	r3, [pc, #236]	@ (8005c60 <xTaskPriorityDisinherit+0x104>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	693a      	ldr	r2, [r7, #16]
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d00b      	beq.n	8005b94 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005b7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b80:	f383 8811 	msr	BASEPRI, r3
 8005b84:	f3bf 8f6f 	isb	sy
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	60fb      	str	r3, [r7, #12]
}
 8005b8e:	bf00      	nop
 8005b90:	bf00      	nop
 8005b92:	e7fd      	b.n	8005b90 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d10b      	bne.n	8005bb4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba0:	f383 8811 	msr	BASEPRI, r3
 8005ba4:	f3bf 8f6f 	isb	sy
 8005ba8:	f3bf 8f4f 	dsb	sy
 8005bac:	60bb      	str	r3, [r7, #8]
}
 8005bae:	bf00      	nop
 8005bb0:	bf00      	nop
 8005bb2:	e7fd      	b.n	8005bb0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bb8:	1e5a      	subs	r2, r3, #1
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d044      	beq.n	8005c54 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d140      	bne.n	8005c54 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	3304      	adds	r3, #4
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f7fe fc1b 	bl	8004412 <uxListRemove>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d115      	bne.n	8005c0e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005be6:	491f      	ldr	r1, [pc, #124]	@ (8005c64 <xTaskPriorityDisinherit+0x108>)
 8005be8:	4613      	mov	r3, r2
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	4413      	add	r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	440b      	add	r3, r1
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d10a      	bne.n	8005c0e <xTaskPriorityDisinherit+0xb2>
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005c02:	43da      	mvns	r2, r3
 8005c04:	4b18      	ldr	r3, [pc, #96]	@ (8005c68 <xTaskPriorityDisinherit+0x10c>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4013      	ands	r3, r2
 8005c0a:	4a17      	ldr	r2, [pc, #92]	@ (8005c68 <xTaskPriorityDisinherit+0x10c>)
 8005c0c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c1a:	f1c3 0207 	rsb	r2, r3, #7
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c26:	2201      	movs	r2, #1
 8005c28:	409a      	lsls	r2, r3
 8005c2a:	4b0f      	ldr	r3, [pc, #60]	@ (8005c68 <xTaskPriorityDisinherit+0x10c>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	4a0d      	ldr	r2, [pc, #52]	@ (8005c68 <xTaskPriorityDisinherit+0x10c>)
 8005c32:	6013      	str	r3, [r2, #0]
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c38:	4613      	mov	r3, r2
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	4413      	add	r3, r2
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	4a08      	ldr	r2, [pc, #32]	@ (8005c64 <xTaskPriorityDisinherit+0x108>)
 8005c42:	441a      	add	r2, r3
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	3304      	adds	r3, #4
 8005c48:	4619      	mov	r1, r3
 8005c4a:	4610      	mov	r0, r2
 8005c4c:	f7fe fb84 	bl	8004358 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005c50:	2301      	movs	r3, #1
 8005c52:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005c54:	697b      	ldr	r3, [r7, #20]
	}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3718      	adds	r7, #24
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	bf00      	nop
 8005c60:	200004d0 	.word	0x200004d0
 8005c64:	200004d4 	.word	0x200004d4
 8005c68:	200005d8 	.word	0x200005d8

08005c6c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005c76:	4b29      	ldr	r3, [pc, #164]	@ (8005d1c <prvAddCurrentTaskToDelayedList+0xb0>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c7c:	4b28      	ldr	r3, [pc, #160]	@ (8005d20 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	3304      	adds	r3, #4
 8005c82:	4618      	mov	r0, r3
 8005c84:	f7fe fbc5 	bl	8004412 <uxListRemove>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d10b      	bne.n	8005ca6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005c8e:	4b24      	ldr	r3, [pc, #144]	@ (8005d20 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c94:	2201      	movs	r2, #1
 8005c96:	fa02 f303 	lsl.w	r3, r2, r3
 8005c9a:	43da      	mvns	r2, r3
 8005c9c:	4b21      	ldr	r3, [pc, #132]	@ (8005d24 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	4a20      	ldr	r2, [pc, #128]	@ (8005d24 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005ca4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cac:	d10a      	bne.n	8005cc4 <prvAddCurrentTaskToDelayedList+0x58>
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d007      	beq.n	8005cc4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8005d20 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	3304      	adds	r3, #4
 8005cba:	4619      	mov	r1, r3
 8005cbc:	481a      	ldr	r0, [pc, #104]	@ (8005d28 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005cbe:	f7fe fb4b 	bl	8004358 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005cc2:	e026      	b.n	8005d12 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005cc4:	68fa      	ldr	r2, [r7, #12]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	4413      	add	r3, r2
 8005cca:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005ccc:	4b14      	ldr	r3, [pc, #80]	@ (8005d20 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	68ba      	ldr	r2, [r7, #8]
 8005cd2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005cd4:	68ba      	ldr	r2, [r7, #8]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d209      	bcs.n	8005cf0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cdc:	4b13      	ldr	r3, [pc, #76]	@ (8005d2c <prvAddCurrentTaskToDelayedList+0xc0>)
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	4b0f      	ldr	r3, [pc, #60]	@ (8005d20 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	3304      	adds	r3, #4
 8005ce6:	4619      	mov	r1, r3
 8005ce8:	4610      	mov	r0, r2
 8005cea:	f7fe fb59 	bl	80043a0 <vListInsert>
}
 8005cee:	e010      	b.n	8005d12 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8005d30 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8005d20 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	3304      	adds	r3, #4
 8005cfa:	4619      	mov	r1, r3
 8005cfc:	4610      	mov	r0, r2
 8005cfe:	f7fe fb4f 	bl	80043a0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005d02:	4b0c      	ldr	r3, [pc, #48]	@ (8005d34 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68ba      	ldr	r2, [r7, #8]
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d202      	bcs.n	8005d12 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005d0c:	4a09      	ldr	r2, [pc, #36]	@ (8005d34 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	6013      	str	r3, [r2, #0]
}
 8005d12:	bf00      	nop
 8005d14:	3710      	adds	r7, #16
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}
 8005d1a:	bf00      	nop
 8005d1c:	200005d4 	.word	0x200005d4
 8005d20:	200004d0 	.word	0x200004d0
 8005d24:	200005d8 	.word	0x200005d8
 8005d28:	200005bc 	.word	0x200005bc
 8005d2c:	2000058c 	.word	0x2000058c
 8005d30:	20000588 	.word	0x20000588
 8005d34:	200005f0 	.word	0x200005f0

08005d38 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	60f8      	str	r0, [r7, #12]
 8005d40:	60b9      	str	r1, [r7, #8]
 8005d42:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	3b04      	subs	r3, #4
 8005d48:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005d50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	3b04      	subs	r3, #4
 8005d56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	f023 0201 	bic.w	r2, r3, #1
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	3b04      	subs	r3, #4
 8005d66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005d68:	4a0c      	ldr	r2, [pc, #48]	@ (8005d9c <pxPortInitialiseStack+0x64>)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	3b14      	subs	r3, #20
 8005d72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	3b04      	subs	r3, #4
 8005d7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f06f 0202 	mvn.w	r2, #2
 8005d86:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	3b20      	subs	r3, #32
 8005d8c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3714      	adds	r7, #20
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr
 8005d9c:	08005da1 	.word	0x08005da1

08005da0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005da0:	b480      	push	{r7}
 8005da2:	b085      	sub	sp, #20
 8005da4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005da6:	2300      	movs	r3, #0
 8005da8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005daa:	4b13      	ldr	r3, [pc, #76]	@ (8005df8 <prvTaskExitError+0x58>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005db2:	d00b      	beq.n	8005dcc <prvTaskExitError+0x2c>
	__asm volatile
 8005db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db8:	f383 8811 	msr	BASEPRI, r3
 8005dbc:	f3bf 8f6f 	isb	sy
 8005dc0:	f3bf 8f4f 	dsb	sy
 8005dc4:	60fb      	str	r3, [r7, #12]
}
 8005dc6:	bf00      	nop
 8005dc8:	bf00      	nop
 8005dca:	e7fd      	b.n	8005dc8 <prvTaskExitError+0x28>
	__asm volatile
 8005dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dd0:	f383 8811 	msr	BASEPRI, r3
 8005dd4:	f3bf 8f6f 	isb	sy
 8005dd8:	f3bf 8f4f 	dsb	sy
 8005ddc:	60bb      	str	r3, [r7, #8]
}
 8005dde:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005de0:	bf00      	nop
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d0fc      	beq.n	8005de2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005de8:	bf00      	nop
 8005dea:	bf00      	nop
 8005dec:	3714      	adds	r7, #20
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr
 8005df6:	bf00      	nop
 8005df8:	2000006c 	.word	0x2000006c
 8005dfc:	00000000 	.word	0x00000000

08005e00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005e00:	4b07      	ldr	r3, [pc, #28]	@ (8005e20 <pxCurrentTCBConst2>)
 8005e02:	6819      	ldr	r1, [r3, #0]
 8005e04:	6808      	ldr	r0, [r1, #0]
 8005e06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e0a:	f380 8809 	msr	PSP, r0
 8005e0e:	f3bf 8f6f 	isb	sy
 8005e12:	f04f 0000 	mov.w	r0, #0
 8005e16:	f380 8811 	msr	BASEPRI, r0
 8005e1a:	4770      	bx	lr
 8005e1c:	f3af 8000 	nop.w

08005e20 <pxCurrentTCBConst2>:
 8005e20:	200004d0 	.word	0x200004d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005e24:	bf00      	nop
 8005e26:	bf00      	nop

08005e28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005e28:	4808      	ldr	r0, [pc, #32]	@ (8005e4c <prvPortStartFirstTask+0x24>)
 8005e2a:	6800      	ldr	r0, [r0, #0]
 8005e2c:	6800      	ldr	r0, [r0, #0]
 8005e2e:	f380 8808 	msr	MSP, r0
 8005e32:	f04f 0000 	mov.w	r0, #0
 8005e36:	f380 8814 	msr	CONTROL, r0
 8005e3a:	b662      	cpsie	i
 8005e3c:	b661      	cpsie	f
 8005e3e:	f3bf 8f4f 	dsb	sy
 8005e42:	f3bf 8f6f 	isb	sy
 8005e46:	df00      	svc	0
 8005e48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005e4a:	bf00      	nop
 8005e4c:	e000ed08 	.word	0xe000ed08

08005e50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b086      	sub	sp, #24
 8005e54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005e56:	4b47      	ldr	r3, [pc, #284]	@ (8005f74 <xPortStartScheduler+0x124>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a47      	ldr	r2, [pc, #284]	@ (8005f78 <xPortStartScheduler+0x128>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d10b      	bne.n	8005e78 <xPortStartScheduler+0x28>
	__asm volatile
 8005e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e64:	f383 8811 	msr	BASEPRI, r3
 8005e68:	f3bf 8f6f 	isb	sy
 8005e6c:	f3bf 8f4f 	dsb	sy
 8005e70:	60fb      	str	r3, [r7, #12]
}
 8005e72:	bf00      	nop
 8005e74:	bf00      	nop
 8005e76:	e7fd      	b.n	8005e74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005e78:	4b3e      	ldr	r3, [pc, #248]	@ (8005f74 <xPortStartScheduler+0x124>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a3f      	ldr	r2, [pc, #252]	@ (8005f7c <xPortStartScheduler+0x12c>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d10b      	bne.n	8005e9a <xPortStartScheduler+0x4a>
	__asm volatile
 8005e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e86:	f383 8811 	msr	BASEPRI, r3
 8005e8a:	f3bf 8f6f 	isb	sy
 8005e8e:	f3bf 8f4f 	dsb	sy
 8005e92:	613b      	str	r3, [r7, #16]
}
 8005e94:	bf00      	nop
 8005e96:	bf00      	nop
 8005e98:	e7fd      	b.n	8005e96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005e9a:	4b39      	ldr	r3, [pc, #228]	@ (8005f80 <xPortStartScheduler+0x130>)
 8005e9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	781b      	ldrb	r3, [r3, #0]
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	22ff      	movs	r2, #255	@ 0xff
 8005eaa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	781b      	ldrb	r3, [r3, #0]
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005eb4:	78fb      	ldrb	r3, [r7, #3]
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005ebc:	b2da      	uxtb	r2, r3
 8005ebe:	4b31      	ldr	r3, [pc, #196]	@ (8005f84 <xPortStartScheduler+0x134>)
 8005ec0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005ec2:	4b31      	ldr	r3, [pc, #196]	@ (8005f88 <xPortStartScheduler+0x138>)
 8005ec4:	2207      	movs	r2, #7
 8005ec6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ec8:	e009      	b.n	8005ede <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005eca:	4b2f      	ldr	r3, [pc, #188]	@ (8005f88 <xPortStartScheduler+0x138>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	3b01      	subs	r3, #1
 8005ed0:	4a2d      	ldr	r2, [pc, #180]	@ (8005f88 <xPortStartScheduler+0x138>)
 8005ed2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005ed4:	78fb      	ldrb	r3, [r7, #3]
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	005b      	lsls	r3, r3, #1
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ede:	78fb      	ldrb	r3, [r7, #3]
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ee6:	2b80      	cmp	r3, #128	@ 0x80
 8005ee8:	d0ef      	beq.n	8005eca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005eea:	4b27      	ldr	r3, [pc, #156]	@ (8005f88 <xPortStartScheduler+0x138>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f1c3 0307 	rsb	r3, r3, #7
 8005ef2:	2b04      	cmp	r3, #4
 8005ef4:	d00b      	beq.n	8005f0e <xPortStartScheduler+0xbe>
	__asm volatile
 8005ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005efa:	f383 8811 	msr	BASEPRI, r3
 8005efe:	f3bf 8f6f 	isb	sy
 8005f02:	f3bf 8f4f 	dsb	sy
 8005f06:	60bb      	str	r3, [r7, #8]
}
 8005f08:	bf00      	nop
 8005f0a:	bf00      	nop
 8005f0c:	e7fd      	b.n	8005f0a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8005f88 <xPortStartScheduler+0x138>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	021b      	lsls	r3, r3, #8
 8005f14:	4a1c      	ldr	r2, [pc, #112]	@ (8005f88 <xPortStartScheduler+0x138>)
 8005f16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005f18:	4b1b      	ldr	r3, [pc, #108]	@ (8005f88 <xPortStartScheduler+0x138>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005f20:	4a19      	ldr	r2, [pc, #100]	@ (8005f88 <xPortStartScheduler+0x138>)
 8005f22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	b2da      	uxtb	r2, r3
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005f2c:	4b17      	ldr	r3, [pc, #92]	@ (8005f8c <xPortStartScheduler+0x13c>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a16      	ldr	r2, [pc, #88]	@ (8005f8c <xPortStartScheduler+0x13c>)
 8005f32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005f36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005f38:	4b14      	ldr	r3, [pc, #80]	@ (8005f8c <xPortStartScheduler+0x13c>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a13      	ldr	r2, [pc, #76]	@ (8005f8c <xPortStartScheduler+0x13c>)
 8005f3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005f42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005f44:	f000 f8da 	bl	80060fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005f48:	4b11      	ldr	r3, [pc, #68]	@ (8005f90 <xPortStartScheduler+0x140>)
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005f4e:	f000 f8f9 	bl	8006144 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005f52:	4b10      	ldr	r3, [pc, #64]	@ (8005f94 <xPortStartScheduler+0x144>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a0f      	ldr	r2, [pc, #60]	@ (8005f94 <xPortStartScheduler+0x144>)
 8005f58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005f5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005f5e:	f7ff ff63 	bl	8005e28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005f62:	f7ff fb8d 	bl	8005680 <vTaskSwitchContext>
	prvTaskExitError();
 8005f66:	f7ff ff1b 	bl	8005da0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005f6a:	2300      	movs	r3, #0
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3718      	adds	r7, #24
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	e000ed00 	.word	0xe000ed00
 8005f78:	410fc271 	.word	0x410fc271
 8005f7c:	410fc270 	.word	0x410fc270
 8005f80:	e000e400 	.word	0xe000e400
 8005f84:	200005fc 	.word	0x200005fc
 8005f88:	20000600 	.word	0x20000600
 8005f8c:	e000ed20 	.word	0xe000ed20
 8005f90:	2000006c 	.word	0x2000006c
 8005f94:	e000ef34 	.word	0xe000ef34

08005f98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b083      	sub	sp, #12
 8005f9c:	af00      	add	r7, sp, #0
	__asm volatile
 8005f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fa2:	f383 8811 	msr	BASEPRI, r3
 8005fa6:	f3bf 8f6f 	isb	sy
 8005faa:	f3bf 8f4f 	dsb	sy
 8005fae:	607b      	str	r3, [r7, #4]
}
 8005fb0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005fb2:	4b10      	ldr	r3, [pc, #64]	@ (8005ff4 <vPortEnterCritical+0x5c>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	3301      	adds	r3, #1
 8005fb8:	4a0e      	ldr	r2, [pc, #56]	@ (8005ff4 <vPortEnterCritical+0x5c>)
 8005fba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8005ff4 <vPortEnterCritical+0x5c>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d110      	bne.n	8005fe6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8005ff8 <vPortEnterCritical+0x60>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d00b      	beq.n	8005fe6 <vPortEnterCritical+0x4e>
	__asm volatile
 8005fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd2:	f383 8811 	msr	BASEPRI, r3
 8005fd6:	f3bf 8f6f 	isb	sy
 8005fda:	f3bf 8f4f 	dsb	sy
 8005fde:	603b      	str	r3, [r7, #0]
}
 8005fe0:	bf00      	nop
 8005fe2:	bf00      	nop
 8005fe4:	e7fd      	b.n	8005fe2 <vPortEnterCritical+0x4a>
	}
}
 8005fe6:	bf00      	nop
 8005fe8:	370c      	adds	r7, #12
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	2000006c 	.word	0x2000006c
 8005ff8:	e000ed04 	.word	0xe000ed04

08005ffc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006002:	4b12      	ldr	r3, [pc, #72]	@ (800604c <vPortExitCritical+0x50>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d10b      	bne.n	8006022 <vPortExitCritical+0x26>
	__asm volatile
 800600a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800600e:	f383 8811 	msr	BASEPRI, r3
 8006012:	f3bf 8f6f 	isb	sy
 8006016:	f3bf 8f4f 	dsb	sy
 800601a:	607b      	str	r3, [r7, #4]
}
 800601c:	bf00      	nop
 800601e:	bf00      	nop
 8006020:	e7fd      	b.n	800601e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006022:	4b0a      	ldr	r3, [pc, #40]	@ (800604c <vPortExitCritical+0x50>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	3b01      	subs	r3, #1
 8006028:	4a08      	ldr	r2, [pc, #32]	@ (800604c <vPortExitCritical+0x50>)
 800602a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800602c:	4b07      	ldr	r3, [pc, #28]	@ (800604c <vPortExitCritical+0x50>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d105      	bne.n	8006040 <vPortExitCritical+0x44>
 8006034:	2300      	movs	r3, #0
 8006036:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	f383 8811 	msr	BASEPRI, r3
}
 800603e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr
 800604c:	2000006c 	.word	0x2000006c

08006050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006050:	f3ef 8009 	mrs	r0, PSP
 8006054:	f3bf 8f6f 	isb	sy
 8006058:	4b15      	ldr	r3, [pc, #84]	@ (80060b0 <pxCurrentTCBConst>)
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	f01e 0f10 	tst.w	lr, #16
 8006060:	bf08      	it	eq
 8006062:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006066:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800606a:	6010      	str	r0, [r2, #0]
 800606c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006070:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006074:	f380 8811 	msr	BASEPRI, r0
 8006078:	f3bf 8f4f 	dsb	sy
 800607c:	f3bf 8f6f 	isb	sy
 8006080:	f7ff fafe 	bl	8005680 <vTaskSwitchContext>
 8006084:	f04f 0000 	mov.w	r0, #0
 8006088:	f380 8811 	msr	BASEPRI, r0
 800608c:	bc09      	pop	{r0, r3}
 800608e:	6819      	ldr	r1, [r3, #0]
 8006090:	6808      	ldr	r0, [r1, #0]
 8006092:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006096:	f01e 0f10 	tst.w	lr, #16
 800609a:	bf08      	it	eq
 800609c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80060a0:	f380 8809 	msr	PSP, r0
 80060a4:	f3bf 8f6f 	isb	sy
 80060a8:	4770      	bx	lr
 80060aa:	bf00      	nop
 80060ac:	f3af 8000 	nop.w

080060b0 <pxCurrentTCBConst>:
 80060b0:	200004d0 	.word	0x200004d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80060b4:	bf00      	nop
 80060b6:	bf00      	nop

080060b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b082      	sub	sp, #8
 80060bc:	af00      	add	r7, sp, #0
	__asm volatile
 80060be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c2:	f383 8811 	msr	BASEPRI, r3
 80060c6:	f3bf 8f6f 	isb	sy
 80060ca:	f3bf 8f4f 	dsb	sy
 80060ce:	607b      	str	r3, [r7, #4]
}
 80060d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80060d2:	f7ff fa1b 	bl	800550c <xTaskIncrementTick>
 80060d6:	4603      	mov	r3, r0
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d003      	beq.n	80060e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80060dc:	4b06      	ldr	r3, [pc, #24]	@ (80060f8 <SysTick_Handler+0x40>)
 80060de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060e2:	601a      	str	r2, [r3, #0]
 80060e4:	2300      	movs	r3, #0
 80060e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	f383 8811 	msr	BASEPRI, r3
}
 80060ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80060f0:	bf00      	nop
 80060f2:	3708      	adds	r7, #8
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	e000ed04 	.word	0xe000ed04

080060fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80060fc:	b480      	push	{r7}
 80060fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006100:	4b0b      	ldr	r3, [pc, #44]	@ (8006130 <vPortSetupTimerInterrupt+0x34>)
 8006102:	2200      	movs	r2, #0
 8006104:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006106:	4b0b      	ldr	r3, [pc, #44]	@ (8006134 <vPortSetupTimerInterrupt+0x38>)
 8006108:	2200      	movs	r2, #0
 800610a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800610c:	4b0a      	ldr	r3, [pc, #40]	@ (8006138 <vPortSetupTimerInterrupt+0x3c>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a0a      	ldr	r2, [pc, #40]	@ (800613c <vPortSetupTimerInterrupt+0x40>)
 8006112:	fba2 2303 	umull	r2, r3, r2, r3
 8006116:	099b      	lsrs	r3, r3, #6
 8006118:	4a09      	ldr	r2, [pc, #36]	@ (8006140 <vPortSetupTimerInterrupt+0x44>)
 800611a:	3b01      	subs	r3, #1
 800611c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800611e:	4b04      	ldr	r3, [pc, #16]	@ (8006130 <vPortSetupTimerInterrupt+0x34>)
 8006120:	2207      	movs	r2, #7
 8006122:	601a      	str	r2, [r3, #0]
}
 8006124:	bf00      	nop
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr
 800612e:	bf00      	nop
 8006130:	e000e010 	.word	0xe000e010
 8006134:	e000e018 	.word	0xe000e018
 8006138:	20000000 	.word	0x20000000
 800613c:	10624dd3 	.word	0x10624dd3
 8006140:	e000e014 	.word	0xe000e014

08006144 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006144:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006154 <vPortEnableVFP+0x10>
 8006148:	6801      	ldr	r1, [r0, #0]
 800614a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800614e:	6001      	str	r1, [r0, #0]
 8006150:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006152:	bf00      	nop
 8006154:	e000ed88 	.word	0xe000ed88

08006158 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006158:	b480      	push	{r7}
 800615a:	b085      	sub	sp, #20
 800615c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800615e:	f3ef 8305 	mrs	r3, IPSR
 8006162:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2b0f      	cmp	r3, #15
 8006168:	d915      	bls.n	8006196 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800616a:	4a18      	ldr	r2, [pc, #96]	@ (80061cc <vPortValidateInterruptPriority+0x74>)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	4413      	add	r3, r2
 8006170:	781b      	ldrb	r3, [r3, #0]
 8006172:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006174:	4b16      	ldr	r3, [pc, #88]	@ (80061d0 <vPortValidateInterruptPriority+0x78>)
 8006176:	781b      	ldrb	r3, [r3, #0]
 8006178:	7afa      	ldrb	r2, [r7, #11]
 800617a:	429a      	cmp	r2, r3
 800617c:	d20b      	bcs.n	8006196 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800617e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006182:	f383 8811 	msr	BASEPRI, r3
 8006186:	f3bf 8f6f 	isb	sy
 800618a:	f3bf 8f4f 	dsb	sy
 800618e:	607b      	str	r3, [r7, #4]
}
 8006190:	bf00      	nop
 8006192:	bf00      	nop
 8006194:	e7fd      	b.n	8006192 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006196:	4b0f      	ldr	r3, [pc, #60]	@ (80061d4 <vPortValidateInterruptPriority+0x7c>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800619e:	4b0e      	ldr	r3, [pc, #56]	@ (80061d8 <vPortValidateInterruptPriority+0x80>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d90b      	bls.n	80061be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80061a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061aa:	f383 8811 	msr	BASEPRI, r3
 80061ae:	f3bf 8f6f 	isb	sy
 80061b2:	f3bf 8f4f 	dsb	sy
 80061b6:	603b      	str	r3, [r7, #0]
}
 80061b8:	bf00      	nop
 80061ba:	bf00      	nop
 80061bc:	e7fd      	b.n	80061ba <vPortValidateInterruptPriority+0x62>
	}
 80061be:	bf00      	nop
 80061c0:	3714      	adds	r7, #20
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr
 80061ca:	bf00      	nop
 80061cc:	e000e3f0 	.word	0xe000e3f0
 80061d0:	200005fc 	.word	0x200005fc
 80061d4:	e000ed0c 	.word	0xe000ed0c
 80061d8:	20000600 	.word	0x20000600

080061dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b08a      	sub	sp, #40	@ 0x28
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80061e4:	2300      	movs	r3, #0
 80061e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80061e8:	f7ff f8e4 	bl	80053b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80061ec:	4b5c      	ldr	r3, [pc, #368]	@ (8006360 <pvPortMalloc+0x184>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d101      	bne.n	80061f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80061f4:	f000 f924 	bl	8006440 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80061f8:	4b5a      	ldr	r3, [pc, #360]	@ (8006364 <pvPortMalloc+0x188>)
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4013      	ands	r3, r2
 8006200:	2b00      	cmp	r3, #0
 8006202:	f040 8095 	bne.w	8006330 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d01e      	beq.n	800624a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800620c:	2208      	movs	r2, #8
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4413      	add	r3, r2
 8006212:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	f003 0307 	and.w	r3, r3, #7
 800621a:	2b00      	cmp	r3, #0
 800621c:	d015      	beq.n	800624a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f023 0307 	bic.w	r3, r3, #7
 8006224:	3308      	adds	r3, #8
 8006226:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f003 0307 	and.w	r3, r3, #7
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00b      	beq.n	800624a <pvPortMalloc+0x6e>
	__asm volatile
 8006232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006236:	f383 8811 	msr	BASEPRI, r3
 800623a:	f3bf 8f6f 	isb	sy
 800623e:	f3bf 8f4f 	dsb	sy
 8006242:	617b      	str	r3, [r7, #20]
}
 8006244:	bf00      	nop
 8006246:	bf00      	nop
 8006248:	e7fd      	b.n	8006246 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d06f      	beq.n	8006330 <pvPortMalloc+0x154>
 8006250:	4b45      	ldr	r3, [pc, #276]	@ (8006368 <pvPortMalloc+0x18c>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	687a      	ldr	r2, [r7, #4]
 8006256:	429a      	cmp	r2, r3
 8006258:	d86a      	bhi.n	8006330 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800625a:	4b44      	ldr	r3, [pc, #272]	@ (800636c <pvPortMalloc+0x190>)
 800625c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800625e:	4b43      	ldr	r3, [pc, #268]	@ (800636c <pvPortMalloc+0x190>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006264:	e004      	b.n	8006270 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006268:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800626a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	429a      	cmp	r2, r3
 8006278:	d903      	bls.n	8006282 <pvPortMalloc+0xa6>
 800627a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d1f1      	bne.n	8006266 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006282:	4b37      	ldr	r3, [pc, #220]	@ (8006360 <pvPortMalloc+0x184>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006288:	429a      	cmp	r2, r3
 800628a:	d051      	beq.n	8006330 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800628c:	6a3b      	ldr	r3, [r7, #32]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2208      	movs	r2, #8
 8006292:	4413      	add	r3, r2
 8006294:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	6a3b      	ldr	r3, [r7, #32]
 800629c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800629e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a0:	685a      	ldr	r2, [r3, #4]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	1ad2      	subs	r2, r2, r3
 80062a6:	2308      	movs	r3, #8
 80062a8:	005b      	lsls	r3, r3, #1
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d920      	bls.n	80062f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80062ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4413      	add	r3, r2
 80062b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80062b6:	69bb      	ldr	r3, [r7, #24]
 80062b8:	f003 0307 	and.w	r3, r3, #7
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d00b      	beq.n	80062d8 <pvPortMalloc+0xfc>
	__asm volatile
 80062c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062c4:	f383 8811 	msr	BASEPRI, r3
 80062c8:	f3bf 8f6f 	isb	sy
 80062cc:	f3bf 8f4f 	dsb	sy
 80062d0:	613b      	str	r3, [r7, #16]
}
 80062d2:	bf00      	nop
 80062d4:	bf00      	nop
 80062d6:	e7fd      	b.n	80062d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80062d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062da:	685a      	ldr	r2, [r3, #4]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	1ad2      	subs	r2, r2, r3
 80062e0:	69bb      	ldr	r3, [r7, #24]
 80062e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80062e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80062ea:	69b8      	ldr	r0, [r7, #24]
 80062ec:	f000 f90a 	bl	8006504 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80062f0:	4b1d      	ldr	r3, [pc, #116]	@ (8006368 <pvPortMalloc+0x18c>)
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	4a1b      	ldr	r2, [pc, #108]	@ (8006368 <pvPortMalloc+0x18c>)
 80062fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80062fe:	4b1a      	ldr	r3, [pc, #104]	@ (8006368 <pvPortMalloc+0x18c>)
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	4b1b      	ldr	r3, [pc, #108]	@ (8006370 <pvPortMalloc+0x194>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	429a      	cmp	r2, r3
 8006308:	d203      	bcs.n	8006312 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800630a:	4b17      	ldr	r3, [pc, #92]	@ (8006368 <pvPortMalloc+0x18c>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a18      	ldr	r2, [pc, #96]	@ (8006370 <pvPortMalloc+0x194>)
 8006310:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006314:	685a      	ldr	r2, [r3, #4]
 8006316:	4b13      	ldr	r3, [pc, #76]	@ (8006364 <pvPortMalloc+0x188>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	431a      	orrs	r2, r3
 800631c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800631e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006322:	2200      	movs	r2, #0
 8006324:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006326:	4b13      	ldr	r3, [pc, #76]	@ (8006374 <pvPortMalloc+0x198>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	3301      	adds	r3, #1
 800632c:	4a11      	ldr	r2, [pc, #68]	@ (8006374 <pvPortMalloc+0x198>)
 800632e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006330:	f7ff f84e 	bl	80053d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006334:	69fb      	ldr	r3, [r7, #28]
 8006336:	f003 0307 	and.w	r3, r3, #7
 800633a:	2b00      	cmp	r3, #0
 800633c:	d00b      	beq.n	8006356 <pvPortMalloc+0x17a>
	__asm volatile
 800633e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006342:	f383 8811 	msr	BASEPRI, r3
 8006346:	f3bf 8f6f 	isb	sy
 800634a:	f3bf 8f4f 	dsb	sy
 800634e:	60fb      	str	r3, [r7, #12]
}
 8006350:	bf00      	nop
 8006352:	bf00      	nop
 8006354:	e7fd      	b.n	8006352 <pvPortMalloc+0x176>
	return pvReturn;
 8006356:	69fb      	ldr	r3, [r7, #28]
}
 8006358:	4618      	mov	r0, r3
 800635a:	3728      	adds	r7, #40	@ 0x28
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}
 8006360:	2000420c 	.word	0x2000420c
 8006364:	20004220 	.word	0x20004220
 8006368:	20004210 	.word	0x20004210
 800636c:	20004204 	.word	0x20004204
 8006370:	20004214 	.word	0x20004214
 8006374:	20004218 	.word	0x20004218

08006378 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b086      	sub	sp, #24
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d04f      	beq.n	800642a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800638a:	2308      	movs	r3, #8
 800638c:	425b      	negs	r3, r3
 800638e:	697a      	ldr	r2, [r7, #20]
 8006390:	4413      	add	r3, r2
 8006392:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	685a      	ldr	r2, [r3, #4]
 800639c:	4b25      	ldr	r3, [pc, #148]	@ (8006434 <vPortFree+0xbc>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4013      	ands	r3, r2
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d10b      	bne.n	80063be <vPortFree+0x46>
	__asm volatile
 80063a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063aa:	f383 8811 	msr	BASEPRI, r3
 80063ae:	f3bf 8f6f 	isb	sy
 80063b2:	f3bf 8f4f 	dsb	sy
 80063b6:	60fb      	str	r3, [r7, #12]
}
 80063b8:	bf00      	nop
 80063ba:	bf00      	nop
 80063bc:	e7fd      	b.n	80063ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00b      	beq.n	80063de <vPortFree+0x66>
	__asm volatile
 80063c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ca:	f383 8811 	msr	BASEPRI, r3
 80063ce:	f3bf 8f6f 	isb	sy
 80063d2:	f3bf 8f4f 	dsb	sy
 80063d6:	60bb      	str	r3, [r7, #8]
}
 80063d8:	bf00      	nop
 80063da:	bf00      	nop
 80063dc:	e7fd      	b.n	80063da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	685a      	ldr	r2, [r3, #4]
 80063e2:	4b14      	ldr	r3, [pc, #80]	@ (8006434 <vPortFree+0xbc>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4013      	ands	r3, r2
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d01e      	beq.n	800642a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d11a      	bne.n	800642a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	685a      	ldr	r2, [r3, #4]
 80063f8:	4b0e      	ldr	r3, [pc, #56]	@ (8006434 <vPortFree+0xbc>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	43db      	mvns	r3, r3
 80063fe:	401a      	ands	r2, r3
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006404:	f7fe ffd6 	bl	80053b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	685a      	ldr	r2, [r3, #4]
 800640c:	4b0a      	ldr	r3, [pc, #40]	@ (8006438 <vPortFree+0xc0>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4413      	add	r3, r2
 8006412:	4a09      	ldr	r2, [pc, #36]	@ (8006438 <vPortFree+0xc0>)
 8006414:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006416:	6938      	ldr	r0, [r7, #16]
 8006418:	f000 f874 	bl	8006504 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800641c:	4b07      	ldr	r3, [pc, #28]	@ (800643c <vPortFree+0xc4>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	3301      	adds	r3, #1
 8006422:	4a06      	ldr	r2, [pc, #24]	@ (800643c <vPortFree+0xc4>)
 8006424:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006426:	f7fe ffd3 	bl	80053d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800642a:	bf00      	nop
 800642c:	3718      	adds	r7, #24
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	20004220 	.word	0x20004220
 8006438:	20004210 	.word	0x20004210
 800643c:	2000421c 	.word	0x2000421c

08006440 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006440:	b480      	push	{r7}
 8006442:	b085      	sub	sp, #20
 8006444:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006446:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800644a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800644c:	4b27      	ldr	r3, [pc, #156]	@ (80064ec <prvHeapInit+0xac>)
 800644e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f003 0307 	and.w	r3, r3, #7
 8006456:	2b00      	cmp	r3, #0
 8006458:	d00c      	beq.n	8006474 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	3307      	adds	r3, #7
 800645e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f023 0307 	bic.w	r3, r3, #7
 8006466:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006468:	68ba      	ldr	r2, [r7, #8]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	4a1f      	ldr	r2, [pc, #124]	@ (80064ec <prvHeapInit+0xac>)
 8006470:	4413      	add	r3, r2
 8006472:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006478:	4a1d      	ldr	r2, [pc, #116]	@ (80064f0 <prvHeapInit+0xb0>)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800647e:	4b1c      	ldr	r3, [pc, #112]	@ (80064f0 <prvHeapInit+0xb0>)
 8006480:	2200      	movs	r2, #0
 8006482:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	68ba      	ldr	r2, [r7, #8]
 8006488:	4413      	add	r3, r2
 800648a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800648c:	2208      	movs	r2, #8
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	1a9b      	subs	r3, r3, r2
 8006492:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f023 0307 	bic.w	r3, r3, #7
 800649a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	4a15      	ldr	r2, [pc, #84]	@ (80064f4 <prvHeapInit+0xb4>)
 80064a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80064a2:	4b14      	ldr	r3, [pc, #80]	@ (80064f4 <prvHeapInit+0xb4>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2200      	movs	r2, #0
 80064a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80064aa:	4b12      	ldr	r3, [pc, #72]	@ (80064f4 <prvHeapInit+0xb4>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	2200      	movs	r2, #0
 80064b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	68fa      	ldr	r2, [r7, #12]
 80064ba:	1ad2      	subs	r2, r2, r3
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80064c0:	4b0c      	ldr	r3, [pc, #48]	@ (80064f4 <prvHeapInit+0xb4>)
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	4a0a      	ldr	r2, [pc, #40]	@ (80064f8 <prvHeapInit+0xb8>)
 80064ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	4a09      	ldr	r2, [pc, #36]	@ (80064fc <prvHeapInit+0xbc>)
 80064d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80064d8:	4b09      	ldr	r3, [pc, #36]	@ (8006500 <prvHeapInit+0xc0>)
 80064da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80064de:	601a      	str	r2, [r3, #0]
}
 80064e0:	bf00      	nop
 80064e2:	3714      	adds	r7, #20
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr
 80064ec:	20000604 	.word	0x20000604
 80064f0:	20004204 	.word	0x20004204
 80064f4:	2000420c 	.word	0x2000420c
 80064f8:	20004214 	.word	0x20004214
 80064fc:	20004210 	.word	0x20004210
 8006500:	20004220 	.word	0x20004220

08006504 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006504:	b480      	push	{r7}
 8006506:	b085      	sub	sp, #20
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800650c:	4b28      	ldr	r3, [pc, #160]	@ (80065b0 <prvInsertBlockIntoFreeList+0xac>)
 800650e:	60fb      	str	r3, [r7, #12]
 8006510:	e002      	b.n	8006518 <prvInsertBlockIntoFreeList+0x14>
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	60fb      	str	r3, [r7, #12]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	429a      	cmp	r2, r3
 8006520:	d8f7      	bhi.n	8006512 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	68ba      	ldr	r2, [r7, #8]
 800652c:	4413      	add	r3, r2
 800652e:	687a      	ldr	r2, [r7, #4]
 8006530:	429a      	cmp	r2, r3
 8006532:	d108      	bne.n	8006546 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	685a      	ldr	r2, [r3, #4]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	441a      	add	r2, r3
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	68ba      	ldr	r2, [r7, #8]
 8006550:	441a      	add	r2, r3
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	429a      	cmp	r2, r3
 8006558:	d118      	bne.n	800658c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	4b15      	ldr	r3, [pc, #84]	@ (80065b4 <prvInsertBlockIntoFreeList+0xb0>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	429a      	cmp	r2, r3
 8006564:	d00d      	beq.n	8006582 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685a      	ldr	r2, [r3, #4]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	441a      	add	r2, r3
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	601a      	str	r2, [r3, #0]
 8006580:	e008      	b.n	8006594 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006582:	4b0c      	ldr	r3, [pc, #48]	@ (80065b4 <prvInsertBlockIntoFreeList+0xb0>)
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	601a      	str	r2, [r3, #0]
 800658a:	e003      	b.n	8006594 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006594:	68fa      	ldr	r2, [r7, #12]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	429a      	cmp	r2, r3
 800659a:	d002      	beq.n	80065a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80065a2:	bf00      	nop
 80065a4:	3714      	adds	r7, #20
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr
 80065ae:	bf00      	nop
 80065b0:	20004204 	.word	0x20004204
 80065b4:	2000420c 	.word	0x2000420c

080065b8 <siprintf>:
 80065b8:	b40e      	push	{r1, r2, r3}
 80065ba:	b510      	push	{r4, lr}
 80065bc:	b09d      	sub	sp, #116	@ 0x74
 80065be:	ab1f      	add	r3, sp, #124	@ 0x7c
 80065c0:	9002      	str	r0, [sp, #8]
 80065c2:	9006      	str	r0, [sp, #24]
 80065c4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80065c8:	480a      	ldr	r0, [pc, #40]	@ (80065f4 <siprintf+0x3c>)
 80065ca:	9107      	str	r1, [sp, #28]
 80065cc:	9104      	str	r1, [sp, #16]
 80065ce:	490a      	ldr	r1, [pc, #40]	@ (80065f8 <siprintf+0x40>)
 80065d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80065d4:	9105      	str	r1, [sp, #20]
 80065d6:	2400      	movs	r4, #0
 80065d8:	a902      	add	r1, sp, #8
 80065da:	6800      	ldr	r0, [r0, #0]
 80065dc:	9301      	str	r3, [sp, #4]
 80065de:	941b      	str	r4, [sp, #108]	@ 0x6c
 80065e0:	f000 fa10 	bl	8006a04 <_svfiprintf_r>
 80065e4:	9b02      	ldr	r3, [sp, #8]
 80065e6:	701c      	strb	r4, [r3, #0]
 80065e8:	b01d      	add	sp, #116	@ 0x74
 80065ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065ee:	b003      	add	sp, #12
 80065f0:	4770      	bx	lr
 80065f2:	bf00      	nop
 80065f4:	20000070 	.word	0x20000070
 80065f8:	ffff0208 	.word	0xffff0208

080065fc <memcmp>:
 80065fc:	b510      	push	{r4, lr}
 80065fe:	3901      	subs	r1, #1
 8006600:	4402      	add	r2, r0
 8006602:	4290      	cmp	r0, r2
 8006604:	d101      	bne.n	800660a <memcmp+0xe>
 8006606:	2000      	movs	r0, #0
 8006608:	e005      	b.n	8006616 <memcmp+0x1a>
 800660a:	7803      	ldrb	r3, [r0, #0]
 800660c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006610:	42a3      	cmp	r3, r4
 8006612:	d001      	beq.n	8006618 <memcmp+0x1c>
 8006614:	1b18      	subs	r0, r3, r4
 8006616:	bd10      	pop	{r4, pc}
 8006618:	3001      	adds	r0, #1
 800661a:	e7f2      	b.n	8006602 <memcmp+0x6>

0800661c <memset>:
 800661c:	4402      	add	r2, r0
 800661e:	4603      	mov	r3, r0
 8006620:	4293      	cmp	r3, r2
 8006622:	d100      	bne.n	8006626 <memset+0xa>
 8006624:	4770      	bx	lr
 8006626:	f803 1b01 	strb.w	r1, [r3], #1
 800662a:	e7f9      	b.n	8006620 <memset+0x4>

0800662c <_reclaim_reent>:
 800662c:	4b2d      	ldr	r3, [pc, #180]	@ (80066e4 <_reclaim_reent+0xb8>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4283      	cmp	r3, r0
 8006632:	b570      	push	{r4, r5, r6, lr}
 8006634:	4604      	mov	r4, r0
 8006636:	d053      	beq.n	80066e0 <_reclaim_reent+0xb4>
 8006638:	69c3      	ldr	r3, [r0, #28]
 800663a:	b31b      	cbz	r3, 8006684 <_reclaim_reent+0x58>
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	b163      	cbz	r3, 800665a <_reclaim_reent+0x2e>
 8006640:	2500      	movs	r5, #0
 8006642:	69e3      	ldr	r3, [r4, #28]
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	5959      	ldr	r1, [r3, r5]
 8006648:	b9b1      	cbnz	r1, 8006678 <_reclaim_reent+0x4c>
 800664a:	3504      	adds	r5, #4
 800664c:	2d80      	cmp	r5, #128	@ 0x80
 800664e:	d1f8      	bne.n	8006642 <_reclaim_reent+0x16>
 8006650:	69e3      	ldr	r3, [r4, #28]
 8006652:	4620      	mov	r0, r4
 8006654:	68d9      	ldr	r1, [r3, #12]
 8006656:	f000 f881 	bl	800675c <_free_r>
 800665a:	69e3      	ldr	r3, [r4, #28]
 800665c:	6819      	ldr	r1, [r3, #0]
 800665e:	b111      	cbz	r1, 8006666 <_reclaim_reent+0x3a>
 8006660:	4620      	mov	r0, r4
 8006662:	f000 f87b 	bl	800675c <_free_r>
 8006666:	69e3      	ldr	r3, [r4, #28]
 8006668:	689d      	ldr	r5, [r3, #8]
 800666a:	b15d      	cbz	r5, 8006684 <_reclaim_reent+0x58>
 800666c:	4629      	mov	r1, r5
 800666e:	4620      	mov	r0, r4
 8006670:	682d      	ldr	r5, [r5, #0]
 8006672:	f000 f873 	bl	800675c <_free_r>
 8006676:	e7f8      	b.n	800666a <_reclaim_reent+0x3e>
 8006678:	680e      	ldr	r6, [r1, #0]
 800667a:	4620      	mov	r0, r4
 800667c:	f000 f86e 	bl	800675c <_free_r>
 8006680:	4631      	mov	r1, r6
 8006682:	e7e1      	b.n	8006648 <_reclaim_reent+0x1c>
 8006684:	6961      	ldr	r1, [r4, #20]
 8006686:	b111      	cbz	r1, 800668e <_reclaim_reent+0x62>
 8006688:	4620      	mov	r0, r4
 800668a:	f000 f867 	bl	800675c <_free_r>
 800668e:	69e1      	ldr	r1, [r4, #28]
 8006690:	b111      	cbz	r1, 8006698 <_reclaim_reent+0x6c>
 8006692:	4620      	mov	r0, r4
 8006694:	f000 f862 	bl	800675c <_free_r>
 8006698:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800669a:	b111      	cbz	r1, 80066a2 <_reclaim_reent+0x76>
 800669c:	4620      	mov	r0, r4
 800669e:	f000 f85d 	bl	800675c <_free_r>
 80066a2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80066a4:	b111      	cbz	r1, 80066ac <_reclaim_reent+0x80>
 80066a6:	4620      	mov	r0, r4
 80066a8:	f000 f858 	bl	800675c <_free_r>
 80066ac:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80066ae:	b111      	cbz	r1, 80066b6 <_reclaim_reent+0x8a>
 80066b0:	4620      	mov	r0, r4
 80066b2:	f000 f853 	bl	800675c <_free_r>
 80066b6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80066b8:	b111      	cbz	r1, 80066c0 <_reclaim_reent+0x94>
 80066ba:	4620      	mov	r0, r4
 80066bc:	f000 f84e 	bl	800675c <_free_r>
 80066c0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80066c2:	b111      	cbz	r1, 80066ca <_reclaim_reent+0x9e>
 80066c4:	4620      	mov	r0, r4
 80066c6:	f000 f849 	bl	800675c <_free_r>
 80066ca:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80066cc:	b111      	cbz	r1, 80066d4 <_reclaim_reent+0xa8>
 80066ce:	4620      	mov	r0, r4
 80066d0:	f000 f844 	bl	800675c <_free_r>
 80066d4:	6a23      	ldr	r3, [r4, #32]
 80066d6:	b11b      	cbz	r3, 80066e0 <_reclaim_reent+0xb4>
 80066d8:	4620      	mov	r0, r4
 80066da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80066de:	4718      	bx	r3
 80066e0:	bd70      	pop	{r4, r5, r6, pc}
 80066e2:	bf00      	nop
 80066e4:	20000070 	.word	0x20000070

080066e8 <__errno>:
 80066e8:	4b01      	ldr	r3, [pc, #4]	@ (80066f0 <__errno+0x8>)
 80066ea:	6818      	ldr	r0, [r3, #0]
 80066ec:	4770      	bx	lr
 80066ee:	bf00      	nop
 80066f0:	20000070 	.word	0x20000070

080066f4 <__libc_init_array>:
 80066f4:	b570      	push	{r4, r5, r6, lr}
 80066f6:	4d0d      	ldr	r5, [pc, #52]	@ (800672c <__libc_init_array+0x38>)
 80066f8:	4c0d      	ldr	r4, [pc, #52]	@ (8006730 <__libc_init_array+0x3c>)
 80066fa:	1b64      	subs	r4, r4, r5
 80066fc:	10a4      	asrs	r4, r4, #2
 80066fe:	2600      	movs	r6, #0
 8006700:	42a6      	cmp	r6, r4
 8006702:	d109      	bne.n	8006718 <__libc_init_array+0x24>
 8006704:	4d0b      	ldr	r5, [pc, #44]	@ (8006734 <__libc_init_array+0x40>)
 8006706:	4c0c      	ldr	r4, [pc, #48]	@ (8006738 <__libc_init_array+0x44>)
 8006708:	f000 fc64 	bl	8006fd4 <_init>
 800670c:	1b64      	subs	r4, r4, r5
 800670e:	10a4      	asrs	r4, r4, #2
 8006710:	2600      	movs	r6, #0
 8006712:	42a6      	cmp	r6, r4
 8006714:	d105      	bne.n	8006722 <__libc_init_array+0x2e>
 8006716:	bd70      	pop	{r4, r5, r6, pc}
 8006718:	f855 3b04 	ldr.w	r3, [r5], #4
 800671c:	4798      	blx	r3
 800671e:	3601      	adds	r6, #1
 8006720:	e7ee      	b.n	8006700 <__libc_init_array+0xc>
 8006722:	f855 3b04 	ldr.w	r3, [r5], #4
 8006726:	4798      	blx	r3
 8006728:	3601      	adds	r6, #1
 800672a:	e7f2      	b.n	8006712 <__libc_init_array+0x1e>
 800672c:	08007164 	.word	0x08007164
 8006730:	08007164 	.word	0x08007164
 8006734:	08007164 	.word	0x08007164
 8006738:	08007168 	.word	0x08007168

0800673c <__retarget_lock_acquire_recursive>:
 800673c:	4770      	bx	lr

0800673e <__retarget_lock_release_recursive>:
 800673e:	4770      	bx	lr

08006740 <memcpy>:
 8006740:	440a      	add	r2, r1
 8006742:	4291      	cmp	r1, r2
 8006744:	f100 33ff 	add.w	r3, r0, #4294967295
 8006748:	d100      	bne.n	800674c <memcpy+0xc>
 800674a:	4770      	bx	lr
 800674c:	b510      	push	{r4, lr}
 800674e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006752:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006756:	4291      	cmp	r1, r2
 8006758:	d1f9      	bne.n	800674e <memcpy+0xe>
 800675a:	bd10      	pop	{r4, pc}

0800675c <_free_r>:
 800675c:	b538      	push	{r3, r4, r5, lr}
 800675e:	4605      	mov	r5, r0
 8006760:	2900      	cmp	r1, #0
 8006762:	d041      	beq.n	80067e8 <_free_r+0x8c>
 8006764:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006768:	1f0c      	subs	r4, r1, #4
 800676a:	2b00      	cmp	r3, #0
 800676c:	bfb8      	it	lt
 800676e:	18e4      	addlt	r4, r4, r3
 8006770:	f000 f8e0 	bl	8006934 <__malloc_lock>
 8006774:	4a1d      	ldr	r2, [pc, #116]	@ (80067ec <_free_r+0x90>)
 8006776:	6813      	ldr	r3, [r2, #0]
 8006778:	b933      	cbnz	r3, 8006788 <_free_r+0x2c>
 800677a:	6063      	str	r3, [r4, #4]
 800677c:	6014      	str	r4, [r2, #0]
 800677e:	4628      	mov	r0, r5
 8006780:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006784:	f000 b8dc 	b.w	8006940 <__malloc_unlock>
 8006788:	42a3      	cmp	r3, r4
 800678a:	d908      	bls.n	800679e <_free_r+0x42>
 800678c:	6820      	ldr	r0, [r4, #0]
 800678e:	1821      	adds	r1, r4, r0
 8006790:	428b      	cmp	r3, r1
 8006792:	bf01      	itttt	eq
 8006794:	6819      	ldreq	r1, [r3, #0]
 8006796:	685b      	ldreq	r3, [r3, #4]
 8006798:	1809      	addeq	r1, r1, r0
 800679a:	6021      	streq	r1, [r4, #0]
 800679c:	e7ed      	b.n	800677a <_free_r+0x1e>
 800679e:	461a      	mov	r2, r3
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	b10b      	cbz	r3, 80067a8 <_free_r+0x4c>
 80067a4:	42a3      	cmp	r3, r4
 80067a6:	d9fa      	bls.n	800679e <_free_r+0x42>
 80067a8:	6811      	ldr	r1, [r2, #0]
 80067aa:	1850      	adds	r0, r2, r1
 80067ac:	42a0      	cmp	r0, r4
 80067ae:	d10b      	bne.n	80067c8 <_free_r+0x6c>
 80067b0:	6820      	ldr	r0, [r4, #0]
 80067b2:	4401      	add	r1, r0
 80067b4:	1850      	adds	r0, r2, r1
 80067b6:	4283      	cmp	r3, r0
 80067b8:	6011      	str	r1, [r2, #0]
 80067ba:	d1e0      	bne.n	800677e <_free_r+0x22>
 80067bc:	6818      	ldr	r0, [r3, #0]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	6053      	str	r3, [r2, #4]
 80067c2:	4408      	add	r0, r1
 80067c4:	6010      	str	r0, [r2, #0]
 80067c6:	e7da      	b.n	800677e <_free_r+0x22>
 80067c8:	d902      	bls.n	80067d0 <_free_r+0x74>
 80067ca:	230c      	movs	r3, #12
 80067cc:	602b      	str	r3, [r5, #0]
 80067ce:	e7d6      	b.n	800677e <_free_r+0x22>
 80067d0:	6820      	ldr	r0, [r4, #0]
 80067d2:	1821      	adds	r1, r4, r0
 80067d4:	428b      	cmp	r3, r1
 80067d6:	bf04      	itt	eq
 80067d8:	6819      	ldreq	r1, [r3, #0]
 80067da:	685b      	ldreq	r3, [r3, #4]
 80067dc:	6063      	str	r3, [r4, #4]
 80067de:	bf04      	itt	eq
 80067e0:	1809      	addeq	r1, r1, r0
 80067e2:	6021      	streq	r1, [r4, #0]
 80067e4:	6054      	str	r4, [r2, #4]
 80067e6:	e7ca      	b.n	800677e <_free_r+0x22>
 80067e8:	bd38      	pop	{r3, r4, r5, pc}
 80067ea:	bf00      	nop
 80067ec:	20004368 	.word	0x20004368

080067f0 <sbrk_aligned>:
 80067f0:	b570      	push	{r4, r5, r6, lr}
 80067f2:	4e0f      	ldr	r6, [pc, #60]	@ (8006830 <sbrk_aligned+0x40>)
 80067f4:	460c      	mov	r4, r1
 80067f6:	6831      	ldr	r1, [r6, #0]
 80067f8:	4605      	mov	r5, r0
 80067fa:	b911      	cbnz	r1, 8006802 <sbrk_aligned+0x12>
 80067fc:	f000 fba4 	bl	8006f48 <_sbrk_r>
 8006800:	6030      	str	r0, [r6, #0]
 8006802:	4621      	mov	r1, r4
 8006804:	4628      	mov	r0, r5
 8006806:	f000 fb9f 	bl	8006f48 <_sbrk_r>
 800680a:	1c43      	adds	r3, r0, #1
 800680c:	d103      	bne.n	8006816 <sbrk_aligned+0x26>
 800680e:	f04f 34ff 	mov.w	r4, #4294967295
 8006812:	4620      	mov	r0, r4
 8006814:	bd70      	pop	{r4, r5, r6, pc}
 8006816:	1cc4      	adds	r4, r0, #3
 8006818:	f024 0403 	bic.w	r4, r4, #3
 800681c:	42a0      	cmp	r0, r4
 800681e:	d0f8      	beq.n	8006812 <sbrk_aligned+0x22>
 8006820:	1a21      	subs	r1, r4, r0
 8006822:	4628      	mov	r0, r5
 8006824:	f000 fb90 	bl	8006f48 <_sbrk_r>
 8006828:	3001      	adds	r0, #1
 800682a:	d1f2      	bne.n	8006812 <sbrk_aligned+0x22>
 800682c:	e7ef      	b.n	800680e <sbrk_aligned+0x1e>
 800682e:	bf00      	nop
 8006830:	20004364 	.word	0x20004364

08006834 <_malloc_r>:
 8006834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006838:	1ccd      	adds	r5, r1, #3
 800683a:	f025 0503 	bic.w	r5, r5, #3
 800683e:	3508      	adds	r5, #8
 8006840:	2d0c      	cmp	r5, #12
 8006842:	bf38      	it	cc
 8006844:	250c      	movcc	r5, #12
 8006846:	2d00      	cmp	r5, #0
 8006848:	4606      	mov	r6, r0
 800684a:	db01      	blt.n	8006850 <_malloc_r+0x1c>
 800684c:	42a9      	cmp	r1, r5
 800684e:	d904      	bls.n	800685a <_malloc_r+0x26>
 8006850:	230c      	movs	r3, #12
 8006852:	6033      	str	r3, [r6, #0]
 8006854:	2000      	movs	r0, #0
 8006856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800685a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006930 <_malloc_r+0xfc>
 800685e:	f000 f869 	bl	8006934 <__malloc_lock>
 8006862:	f8d8 3000 	ldr.w	r3, [r8]
 8006866:	461c      	mov	r4, r3
 8006868:	bb44      	cbnz	r4, 80068bc <_malloc_r+0x88>
 800686a:	4629      	mov	r1, r5
 800686c:	4630      	mov	r0, r6
 800686e:	f7ff ffbf 	bl	80067f0 <sbrk_aligned>
 8006872:	1c43      	adds	r3, r0, #1
 8006874:	4604      	mov	r4, r0
 8006876:	d158      	bne.n	800692a <_malloc_r+0xf6>
 8006878:	f8d8 4000 	ldr.w	r4, [r8]
 800687c:	4627      	mov	r7, r4
 800687e:	2f00      	cmp	r7, #0
 8006880:	d143      	bne.n	800690a <_malloc_r+0xd6>
 8006882:	2c00      	cmp	r4, #0
 8006884:	d04b      	beq.n	800691e <_malloc_r+0xea>
 8006886:	6823      	ldr	r3, [r4, #0]
 8006888:	4639      	mov	r1, r7
 800688a:	4630      	mov	r0, r6
 800688c:	eb04 0903 	add.w	r9, r4, r3
 8006890:	f000 fb5a 	bl	8006f48 <_sbrk_r>
 8006894:	4581      	cmp	r9, r0
 8006896:	d142      	bne.n	800691e <_malloc_r+0xea>
 8006898:	6821      	ldr	r1, [r4, #0]
 800689a:	1a6d      	subs	r5, r5, r1
 800689c:	4629      	mov	r1, r5
 800689e:	4630      	mov	r0, r6
 80068a0:	f7ff ffa6 	bl	80067f0 <sbrk_aligned>
 80068a4:	3001      	adds	r0, #1
 80068a6:	d03a      	beq.n	800691e <_malloc_r+0xea>
 80068a8:	6823      	ldr	r3, [r4, #0]
 80068aa:	442b      	add	r3, r5
 80068ac:	6023      	str	r3, [r4, #0]
 80068ae:	f8d8 3000 	ldr.w	r3, [r8]
 80068b2:	685a      	ldr	r2, [r3, #4]
 80068b4:	bb62      	cbnz	r2, 8006910 <_malloc_r+0xdc>
 80068b6:	f8c8 7000 	str.w	r7, [r8]
 80068ba:	e00f      	b.n	80068dc <_malloc_r+0xa8>
 80068bc:	6822      	ldr	r2, [r4, #0]
 80068be:	1b52      	subs	r2, r2, r5
 80068c0:	d420      	bmi.n	8006904 <_malloc_r+0xd0>
 80068c2:	2a0b      	cmp	r2, #11
 80068c4:	d917      	bls.n	80068f6 <_malloc_r+0xc2>
 80068c6:	1961      	adds	r1, r4, r5
 80068c8:	42a3      	cmp	r3, r4
 80068ca:	6025      	str	r5, [r4, #0]
 80068cc:	bf18      	it	ne
 80068ce:	6059      	strne	r1, [r3, #4]
 80068d0:	6863      	ldr	r3, [r4, #4]
 80068d2:	bf08      	it	eq
 80068d4:	f8c8 1000 	streq.w	r1, [r8]
 80068d8:	5162      	str	r2, [r4, r5]
 80068da:	604b      	str	r3, [r1, #4]
 80068dc:	4630      	mov	r0, r6
 80068de:	f000 f82f 	bl	8006940 <__malloc_unlock>
 80068e2:	f104 000b 	add.w	r0, r4, #11
 80068e6:	1d23      	adds	r3, r4, #4
 80068e8:	f020 0007 	bic.w	r0, r0, #7
 80068ec:	1ac2      	subs	r2, r0, r3
 80068ee:	bf1c      	itt	ne
 80068f0:	1a1b      	subne	r3, r3, r0
 80068f2:	50a3      	strne	r3, [r4, r2]
 80068f4:	e7af      	b.n	8006856 <_malloc_r+0x22>
 80068f6:	6862      	ldr	r2, [r4, #4]
 80068f8:	42a3      	cmp	r3, r4
 80068fa:	bf0c      	ite	eq
 80068fc:	f8c8 2000 	streq.w	r2, [r8]
 8006900:	605a      	strne	r2, [r3, #4]
 8006902:	e7eb      	b.n	80068dc <_malloc_r+0xa8>
 8006904:	4623      	mov	r3, r4
 8006906:	6864      	ldr	r4, [r4, #4]
 8006908:	e7ae      	b.n	8006868 <_malloc_r+0x34>
 800690a:	463c      	mov	r4, r7
 800690c:	687f      	ldr	r7, [r7, #4]
 800690e:	e7b6      	b.n	800687e <_malloc_r+0x4a>
 8006910:	461a      	mov	r2, r3
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	42a3      	cmp	r3, r4
 8006916:	d1fb      	bne.n	8006910 <_malloc_r+0xdc>
 8006918:	2300      	movs	r3, #0
 800691a:	6053      	str	r3, [r2, #4]
 800691c:	e7de      	b.n	80068dc <_malloc_r+0xa8>
 800691e:	230c      	movs	r3, #12
 8006920:	6033      	str	r3, [r6, #0]
 8006922:	4630      	mov	r0, r6
 8006924:	f000 f80c 	bl	8006940 <__malloc_unlock>
 8006928:	e794      	b.n	8006854 <_malloc_r+0x20>
 800692a:	6005      	str	r5, [r0, #0]
 800692c:	e7d6      	b.n	80068dc <_malloc_r+0xa8>
 800692e:	bf00      	nop
 8006930:	20004368 	.word	0x20004368

08006934 <__malloc_lock>:
 8006934:	4801      	ldr	r0, [pc, #4]	@ (800693c <__malloc_lock+0x8>)
 8006936:	f7ff bf01 	b.w	800673c <__retarget_lock_acquire_recursive>
 800693a:	bf00      	nop
 800693c:	20004360 	.word	0x20004360

08006940 <__malloc_unlock>:
 8006940:	4801      	ldr	r0, [pc, #4]	@ (8006948 <__malloc_unlock+0x8>)
 8006942:	f7ff befc 	b.w	800673e <__retarget_lock_release_recursive>
 8006946:	bf00      	nop
 8006948:	20004360 	.word	0x20004360

0800694c <__ssputs_r>:
 800694c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006950:	688e      	ldr	r6, [r1, #8]
 8006952:	461f      	mov	r7, r3
 8006954:	42be      	cmp	r6, r7
 8006956:	680b      	ldr	r3, [r1, #0]
 8006958:	4682      	mov	sl, r0
 800695a:	460c      	mov	r4, r1
 800695c:	4690      	mov	r8, r2
 800695e:	d82d      	bhi.n	80069bc <__ssputs_r+0x70>
 8006960:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006964:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006968:	d026      	beq.n	80069b8 <__ssputs_r+0x6c>
 800696a:	6965      	ldr	r5, [r4, #20]
 800696c:	6909      	ldr	r1, [r1, #16]
 800696e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006972:	eba3 0901 	sub.w	r9, r3, r1
 8006976:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800697a:	1c7b      	adds	r3, r7, #1
 800697c:	444b      	add	r3, r9
 800697e:	106d      	asrs	r5, r5, #1
 8006980:	429d      	cmp	r5, r3
 8006982:	bf38      	it	cc
 8006984:	461d      	movcc	r5, r3
 8006986:	0553      	lsls	r3, r2, #21
 8006988:	d527      	bpl.n	80069da <__ssputs_r+0x8e>
 800698a:	4629      	mov	r1, r5
 800698c:	f7ff ff52 	bl	8006834 <_malloc_r>
 8006990:	4606      	mov	r6, r0
 8006992:	b360      	cbz	r0, 80069ee <__ssputs_r+0xa2>
 8006994:	6921      	ldr	r1, [r4, #16]
 8006996:	464a      	mov	r2, r9
 8006998:	f7ff fed2 	bl	8006740 <memcpy>
 800699c:	89a3      	ldrh	r3, [r4, #12]
 800699e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80069a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069a6:	81a3      	strh	r3, [r4, #12]
 80069a8:	6126      	str	r6, [r4, #16]
 80069aa:	6165      	str	r5, [r4, #20]
 80069ac:	444e      	add	r6, r9
 80069ae:	eba5 0509 	sub.w	r5, r5, r9
 80069b2:	6026      	str	r6, [r4, #0]
 80069b4:	60a5      	str	r5, [r4, #8]
 80069b6:	463e      	mov	r6, r7
 80069b8:	42be      	cmp	r6, r7
 80069ba:	d900      	bls.n	80069be <__ssputs_r+0x72>
 80069bc:	463e      	mov	r6, r7
 80069be:	6820      	ldr	r0, [r4, #0]
 80069c0:	4632      	mov	r2, r6
 80069c2:	4641      	mov	r1, r8
 80069c4:	f000 faa6 	bl	8006f14 <memmove>
 80069c8:	68a3      	ldr	r3, [r4, #8]
 80069ca:	1b9b      	subs	r3, r3, r6
 80069cc:	60a3      	str	r3, [r4, #8]
 80069ce:	6823      	ldr	r3, [r4, #0]
 80069d0:	4433      	add	r3, r6
 80069d2:	6023      	str	r3, [r4, #0]
 80069d4:	2000      	movs	r0, #0
 80069d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069da:	462a      	mov	r2, r5
 80069dc:	f000 fac4 	bl	8006f68 <_realloc_r>
 80069e0:	4606      	mov	r6, r0
 80069e2:	2800      	cmp	r0, #0
 80069e4:	d1e0      	bne.n	80069a8 <__ssputs_r+0x5c>
 80069e6:	6921      	ldr	r1, [r4, #16]
 80069e8:	4650      	mov	r0, sl
 80069ea:	f7ff feb7 	bl	800675c <_free_r>
 80069ee:	230c      	movs	r3, #12
 80069f0:	f8ca 3000 	str.w	r3, [sl]
 80069f4:	89a3      	ldrh	r3, [r4, #12]
 80069f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069fa:	81a3      	strh	r3, [r4, #12]
 80069fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006a00:	e7e9      	b.n	80069d6 <__ssputs_r+0x8a>
	...

08006a04 <_svfiprintf_r>:
 8006a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a08:	4698      	mov	r8, r3
 8006a0a:	898b      	ldrh	r3, [r1, #12]
 8006a0c:	061b      	lsls	r3, r3, #24
 8006a0e:	b09d      	sub	sp, #116	@ 0x74
 8006a10:	4607      	mov	r7, r0
 8006a12:	460d      	mov	r5, r1
 8006a14:	4614      	mov	r4, r2
 8006a16:	d510      	bpl.n	8006a3a <_svfiprintf_r+0x36>
 8006a18:	690b      	ldr	r3, [r1, #16]
 8006a1a:	b973      	cbnz	r3, 8006a3a <_svfiprintf_r+0x36>
 8006a1c:	2140      	movs	r1, #64	@ 0x40
 8006a1e:	f7ff ff09 	bl	8006834 <_malloc_r>
 8006a22:	6028      	str	r0, [r5, #0]
 8006a24:	6128      	str	r0, [r5, #16]
 8006a26:	b930      	cbnz	r0, 8006a36 <_svfiprintf_r+0x32>
 8006a28:	230c      	movs	r3, #12
 8006a2a:	603b      	str	r3, [r7, #0]
 8006a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a30:	b01d      	add	sp, #116	@ 0x74
 8006a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a36:	2340      	movs	r3, #64	@ 0x40
 8006a38:	616b      	str	r3, [r5, #20]
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a3e:	2320      	movs	r3, #32
 8006a40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a44:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a48:	2330      	movs	r3, #48	@ 0x30
 8006a4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006be8 <_svfiprintf_r+0x1e4>
 8006a4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a52:	f04f 0901 	mov.w	r9, #1
 8006a56:	4623      	mov	r3, r4
 8006a58:	469a      	mov	sl, r3
 8006a5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a5e:	b10a      	cbz	r2, 8006a64 <_svfiprintf_r+0x60>
 8006a60:	2a25      	cmp	r2, #37	@ 0x25
 8006a62:	d1f9      	bne.n	8006a58 <_svfiprintf_r+0x54>
 8006a64:	ebba 0b04 	subs.w	fp, sl, r4
 8006a68:	d00b      	beq.n	8006a82 <_svfiprintf_r+0x7e>
 8006a6a:	465b      	mov	r3, fp
 8006a6c:	4622      	mov	r2, r4
 8006a6e:	4629      	mov	r1, r5
 8006a70:	4638      	mov	r0, r7
 8006a72:	f7ff ff6b 	bl	800694c <__ssputs_r>
 8006a76:	3001      	adds	r0, #1
 8006a78:	f000 80a7 	beq.w	8006bca <_svfiprintf_r+0x1c6>
 8006a7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a7e:	445a      	add	r2, fp
 8006a80:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a82:	f89a 3000 	ldrb.w	r3, [sl]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	f000 809f 	beq.w	8006bca <_svfiprintf_r+0x1c6>
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a96:	f10a 0a01 	add.w	sl, sl, #1
 8006a9a:	9304      	str	r3, [sp, #16]
 8006a9c:	9307      	str	r3, [sp, #28]
 8006a9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006aa2:	931a      	str	r3, [sp, #104]	@ 0x68
 8006aa4:	4654      	mov	r4, sl
 8006aa6:	2205      	movs	r2, #5
 8006aa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aac:	484e      	ldr	r0, [pc, #312]	@ (8006be8 <_svfiprintf_r+0x1e4>)
 8006aae:	f7f9 fb97 	bl	80001e0 <memchr>
 8006ab2:	9a04      	ldr	r2, [sp, #16]
 8006ab4:	b9d8      	cbnz	r0, 8006aee <_svfiprintf_r+0xea>
 8006ab6:	06d0      	lsls	r0, r2, #27
 8006ab8:	bf44      	itt	mi
 8006aba:	2320      	movmi	r3, #32
 8006abc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ac0:	0711      	lsls	r1, r2, #28
 8006ac2:	bf44      	itt	mi
 8006ac4:	232b      	movmi	r3, #43	@ 0x2b
 8006ac6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006aca:	f89a 3000 	ldrb.w	r3, [sl]
 8006ace:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ad0:	d015      	beq.n	8006afe <_svfiprintf_r+0xfa>
 8006ad2:	9a07      	ldr	r2, [sp, #28]
 8006ad4:	4654      	mov	r4, sl
 8006ad6:	2000      	movs	r0, #0
 8006ad8:	f04f 0c0a 	mov.w	ip, #10
 8006adc:	4621      	mov	r1, r4
 8006ade:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ae2:	3b30      	subs	r3, #48	@ 0x30
 8006ae4:	2b09      	cmp	r3, #9
 8006ae6:	d94b      	bls.n	8006b80 <_svfiprintf_r+0x17c>
 8006ae8:	b1b0      	cbz	r0, 8006b18 <_svfiprintf_r+0x114>
 8006aea:	9207      	str	r2, [sp, #28]
 8006aec:	e014      	b.n	8006b18 <_svfiprintf_r+0x114>
 8006aee:	eba0 0308 	sub.w	r3, r0, r8
 8006af2:	fa09 f303 	lsl.w	r3, r9, r3
 8006af6:	4313      	orrs	r3, r2
 8006af8:	9304      	str	r3, [sp, #16]
 8006afa:	46a2      	mov	sl, r4
 8006afc:	e7d2      	b.n	8006aa4 <_svfiprintf_r+0xa0>
 8006afe:	9b03      	ldr	r3, [sp, #12]
 8006b00:	1d19      	adds	r1, r3, #4
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	9103      	str	r1, [sp, #12]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	bfbb      	ittet	lt
 8006b0a:	425b      	neglt	r3, r3
 8006b0c:	f042 0202 	orrlt.w	r2, r2, #2
 8006b10:	9307      	strge	r3, [sp, #28]
 8006b12:	9307      	strlt	r3, [sp, #28]
 8006b14:	bfb8      	it	lt
 8006b16:	9204      	strlt	r2, [sp, #16]
 8006b18:	7823      	ldrb	r3, [r4, #0]
 8006b1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b1c:	d10a      	bne.n	8006b34 <_svfiprintf_r+0x130>
 8006b1e:	7863      	ldrb	r3, [r4, #1]
 8006b20:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b22:	d132      	bne.n	8006b8a <_svfiprintf_r+0x186>
 8006b24:	9b03      	ldr	r3, [sp, #12]
 8006b26:	1d1a      	adds	r2, r3, #4
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	9203      	str	r2, [sp, #12]
 8006b2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b30:	3402      	adds	r4, #2
 8006b32:	9305      	str	r3, [sp, #20]
 8006b34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006bf8 <_svfiprintf_r+0x1f4>
 8006b38:	7821      	ldrb	r1, [r4, #0]
 8006b3a:	2203      	movs	r2, #3
 8006b3c:	4650      	mov	r0, sl
 8006b3e:	f7f9 fb4f 	bl	80001e0 <memchr>
 8006b42:	b138      	cbz	r0, 8006b54 <_svfiprintf_r+0x150>
 8006b44:	9b04      	ldr	r3, [sp, #16]
 8006b46:	eba0 000a 	sub.w	r0, r0, sl
 8006b4a:	2240      	movs	r2, #64	@ 0x40
 8006b4c:	4082      	lsls	r2, r0
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	3401      	adds	r4, #1
 8006b52:	9304      	str	r3, [sp, #16]
 8006b54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b58:	4824      	ldr	r0, [pc, #144]	@ (8006bec <_svfiprintf_r+0x1e8>)
 8006b5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b5e:	2206      	movs	r2, #6
 8006b60:	f7f9 fb3e 	bl	80001e0 <memchr>
 8006b64:	2800      	cmp	r0, #0
 8006b66:	d036      	beq.n	8006bd6 <_svfiprintf_r+0x1d2>
 8006b68:	4b21      	ldr	r3, [pc, #132]	@ (8006bf0 <_svfiprintf_r+0x1ec>)
 8006b6a:	bb1b      	cbnz	r3, 8006bb4 <_svfiprintf_r+0x1b0>
 8006b6c:	9b03      	ldr	r3, [sp, #12]
 8006b6e:	3307      	adds	r3, #7
 8006b70:	f023 0307 	bic.w	r3, r3, #7
 8006b74:	3308      	adds	r3, #8
 8006b76:	9303      	str	r3, [sp, #12]
 8006b78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b7a:	4433      	add	r3, r6
 8006b7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b7e:	e76a      	b.n	8006a56 <_svfiprintf_r+0x52>
 8006b80:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b84:	460c      	mov	r4, r1
 8006b86:	2001      	movs	r0, #1
 8006b88:	e7a8      	b.n	8006adc <_svfiprintf_r+0xd8>
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	3401      	adds	r4, #1
 8006b8e:	9305      	str	r3, [sp, #20]
 8006b90:	4619      	mov	r1, r3
 8006b92:	f04f 0c0a 	mov.w	ip, #10
 8006b96:	4620      	mov	r0, r4
 8006b98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b9c:	3a30      	subs	r2, #48	@ 0x30
 8006b9e:	2a09      	cmp	r2, #9
 8006ba0:	d903      	bls.n	8006baa <_svfiprintf_r+0x1a6>
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d0c6      	beq.n	8006b34 <_svfiprintf_r+0x130>
 8006ba6:	9105      	str	r1, [sp, #20]
 8006ba8:	e7c4      	b.n	8006b34 <_svfiprintf_r+0x130>
 8006baa:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bae:	4604      	mov	r4, r0
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	e7f0      	b.n	8006b96 <_svfiprintf_r+0x192>
 8006bb4:	ab03      	add	r3, sp, #12
 8006bb6:	9300      	str	r3, [sp, #0]
 8006bb8:	462a      	mov	r2, r5
 8006bba:	4b0e      	ldr	r3, [pc, #56]	@ (8006bf4 <_svfiprintf_r+0x1f0>)
 8006bbc:	a904      	add	r1, sp, #16
 8006bbe:	4638      	mov	r0, r7
 8006bc0:	f3af 8000 	nop.w
 8006bc4:	1c42      	adds	r2, r0, #1
 8006bc6:	4606      	mov	r6, r0
 8006bc8:	d1d6      	bne.n	8006b78 <_svfiprintf_r+0x174>
 8006bca:	89ab      	ldrh	r3, [r5, #12]
 8006bcc:	065b      	lsls	r3, r3, #25
 8006bce:	f53f af2d 	bmi.w	8006a2c <_svfiprintf_r+0x28>
 8006bd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bd4:	e72c      	b.n	8006a30 <_svfiprintf_r+0x2c>
 8006bd6:	ab03      	add	r3, sp, #12
 8006bd8:	9300      	str	r3, [sp, #0]
 8006bda:	462a      	mov	r2, r5
 8006bdc:	4b05      	ldr	r3, [pc, #20]	@ (8006bf4 <_svfiprintf_r+0x1f0>)
 8006bde:	a904      	add	r1, sp, #16
 8006be0:	4638      	mov	r0, r7
 8006be2:	f000 f879 	bl	8006cd8 <_printf_i>
 8006be6:	e7ed      	b.n	8006bc4 <_svfiprintf_r+0x1c0>
 8006be8:	08007128 	.word	0x08007128
 8006bec:	08007132 	.word	0x08007132
 8006bf0:	00000000 	.word	0x00000000
 8006bf4:	0800694d 	.word	0x0800694d
 8006bf8:	0800712e 	.word	0x0800712e

08006bfc <_printf_common>:
 8006bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c00:	4616      	mov	r6, r2
 8006c02:	4698      	mov	r8, r3
 8006c04:	688a      	ldr	r2, [r1, #8]
 8006c06:	690b      	ldr	r3, [r1, #16]
 8006c08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	bfb8      	it	lt
 8006c10:	4613      	movlt	r3, r2
 8006c12:	6033      	str	r3, [r6, #0]
 8006c14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c18:	4607      	mov	r7, r0
 8006c1a:	460c      	mov	r4, r1
 8006c1c:	b10a      	cbz	r2, 8006c22 <_printf_common+0x26>
 8006c1e:	3301      	adds	r3, #1
 8006c20:	6033      	str	r3, [r6, #0]
 8006c22:	6823      	ldr	r3, [r4, #0]
 8006c24:	0699      	lsls	r1, r3, #26
 8006c26:	bf42      	ittt	mi
 8006c28:	6833      	ldrmi	r3, [r6, #0]
 8006c2a:	3302      	addmi	r3, #2
 8006c2c:	6033      	strmi	r3, [r6, #0]
 8006c2e:	6825      	ldr	r5, [r4, #0]
 8006c30:	f015 0506 	ands.w	r5, r5, #6
 8006c34:	d106      	bne.n	8006c44 <_printf_common+0x48>
 8006c36:	f104 0a19 	add.w	sl, r4, #25
 8006c3a:	68e3      	ldr	r3, [r4, #12]
 8006c3c:	6832      	ldr	r2, [r6, #0]
 8006c3e:	1a9b      	subs	r3, r3, r2
 8006c40:	42ab      	cmp	r3, r5
 8006c42:	dc26      	bgt.n	8006c92 <_printf_common+0x96>
 8006c44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c48:	6822      	ldr	r2, [r4, #0]
 8006c4a:	3b00      	subs	r3, #0
 8006c4c:	bf18      	it	ne
 8006c4e:	2301      	movne	r3, #1
 8006c50:	0692      	lsls	r2, r2, #26
 8006c52:	d42b      	bmi.n	8006cac <_printf_common+0xb0>
 8006c54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c58:	4641      	mov	r1, r8
 8006c5a:	4638      	mov	r0, r7
 8006c5c:	47c8      	blx	r9
 8006c5e:	3001      	adds	r0, #1
 8006c60:	d01e      	beq.n	8006ca0 <_printf_common+0xa4>
 8006c62:	6823      	ldr	r3, [r4, #0]
 8006c64:	6922      	ldr	r2, [r4, #16]
 8006c66:	f003 0306 	and.w	r3, r3, #6
 8006c6a:	2b04      	cmp	r3, #4
 8006c6c:	bf02      	ittt	eq
 8006c6e:	68e5      	ldreq	r5, [r4, #12]
 8006c70:	6833      	ldreq	r3, [r6, #0]
 8006c72:	1aed      	subeq	r5, r5, r3
 8006c74:	68a3      	ldr	r3, [r4, #8]
 8006c76:	bf0c      	ite	eq
 8006c78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c7c:	2500      	movne	r5, #0
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	bfc4      	itt	gt
 8006c82:	1a9b      	subgt	r3, r3, r2
 8006c84:	18ed      	addgt	r5, r5, r3
 8006c86:	2600      	movs	r6, #0
 8006c88:	341a      	adds	r4, #26
 8006c8a:	42b5      	cmp	r5, r6
 8006c8c:	d11a      	bne.n	8006cc4 <_printf_common+0xc8>
 8006c8e:	2000      	movs	r0, #0
 8006c90:	e008      	b.n	8006ca4 <_printf_common+0xa8>
 8006c92:	2301      	movs	r3, #1
 8006c94:	4652      	mov	r2, sl
 8006c96:	4641      	mov	r1, r8
 8006c98:	4638      	mov	r0, r7
 8006c9a:	47c8      	blx	r9
 8006c9c:	3001      	adds	r0, #1
 8006c9e:	d103      	bne.n	8006ca8 <_printf_common+0xac>
 8006ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ca8:	3501      	adds	r5, #1
 8006caa:	e7c6      	b.n	8006c3a <_printf_common+0x3e>
 8006cac:	18e1      	adds	r1, r4, r3
 8006cae:	1c5a      	adds	r2, r3, #1
 8006cb0:	2030      	movs	r0, #48	@ 0x30
 8006cb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006cb6:	4422      	add	r2, r4
 8006cb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006cbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006cc0:	3302      	adds	r3, #2
 8006cc2:	e7c7      	b.n	8006c54 <_printf_common+0x58>
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	4622      	mov	r2, r4
 8006cc8:	4641      	mov	r1, r8
 8006cca:	4638      	mov	r0, r7
 8006ccc:	47c8      	blx	r9
 8006cce:	3001      	adds	r0, #1
 8006cd0:	d0e6      	beq.n	8006ca0 <_printf_common+0xa4>
 8006cd2:	3601      	adds	r6, #1
 8006cd4:	e7d9      	b.n	8006c8a <_printf_common+0x8e>
	...

08006cd8 <_printf_i>:
 8006cd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cdc:	7e0f      	ldrb	r7, [r1, #24]
 8006cde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ce0:	2f78      	cmp	r7, #120	@ 0x78
 8006ce2:	4691      	mov	r9, r2
 8006ce4:	4680      	mov	r8, r0
 8006ce6:	460c      	mov	r4, r1
 8006ce8:	469a      	mov	sl, r3
 8006cea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006cee:	d807      	bhi.n	8006d00 <_printf_i+0x28>
 8006cf0:	2f62      	cmp	r7, #98	@ 0x62
 8006cf2:	d80a      	bhi.n	8006d0a <_printf_i+0x32>
 8006cf4:	2f00      	cmp	r7, #0
 8006cf6:	f000 80d1 	beq.w	8006e9c <_printf_i+0x1c4>
 8006cfa:	2f58      	cmp	r7, #88	@ 0x58
 8006cfc:	f000 80b8 	beq.w	8006e70 <_printf_i+0x198>
 8006d00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d08:	e03a      	b.n	8006d80 <_printf_i+0xa8>
 8006d0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d0e:	2b15      	cmp	r3, #21
 8006d10:	d8f6      	bhi.n	8006d00 <_printf_i+0x28>
 8006d12:	a101      	add	r1, pc, #4	@ (adr r1, 8006d18 <_printf_i+0x40>)
 8006d14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d18:	08006d71 	.word	0x08006d71
 8006d1c:	08006d85 	.word	0x08006d85
 8006d20:	08006d01 	.word	0x08006d01
 8006d24:	08006d01 	.word	0x08006d01
 8006d28:	08006d01 	.word	0x08006d01
 8006d2c:	08006d01 	.word	0x08006d01
 8006d30:	08006d85 	.word	0x08006d85
 8006d34:	08006d01 	.word	0x08006d01
 8006d38:	08006d01 	.word	0x08006d01
 8006d3c:	08006d01 	.word	0x08006d01
 8006d40:	08006d01 	.word	0x08006d01
 8006d44:	08006e83 	.word	0x08006e83
 8006d48:	08006daf 	.word	0x08006daf
 8006d4c:	08006e3d 	.word	0x08006e3d
 8006d50:	08006d01 	.word	0x08006d01
 8006d54:	08006d01 	.word	0x08006d01
 8006d58:	08006ea5 	.word	0x08006ea5
 8006d5c:	08006d01 	.word	0x08006d01
 8006d60:	08006daf 	.word	0x08006daf
 8006d64:	08006d01 	.word	0x08006d01
 8006d68:	08006d01 	.word	0x08006d01
 8006d6c:	08006e45 	.word	0x08006e45
 8006d70:	6833      	ldr	r3, [r6, #0]
 8006d72:	1d1a      	adds	r2, r3, #4
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	6032      	str	r2, [r6, #0]
 8006d78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d80:	2301      	movs	r3, #1
 8006d82:	e09c      	b.n	8006ebe <_printf_i+0x1e6>
 8006d84:	6833      	ldr	r3, [r6, #0]
 8006d86:	6820      	ldr	r0, [r4, #0]
 8006d88:	1d19      	adds	r1, r3, #4
 8006d8a:	6031      	str	r1, [r6, #0]
 8006d8c:	0606      	lsls	r6, r0, #24
 8006d8e:	d501      	bpl.n	8006d94 <_printf_i+0xbc>
 8006d90:	681d      	ldr	r5, [r3, #0]
 8006d92:	e003      	b.n	8006d9c <_printf_i+0xc4>
 8006d94:	0645      	lsls	r5, r0, #25
 8006d96:	d5fb      	bpl.n	8006d90 <_printf_i+0xb8>
 8006d98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d9c:	2d00      	cmp	r5, #0
 8006d9e:	da03      	bge.n	8006da8 <_printf_i+0xd0>
 8006da0:	232d      	movs	r3, #45	@ 0x2d
 8006da2:	426d      	negs	r5, r5
 8006da4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006da8:	4858      	ldr	r0, [pc, #352]	@ (8006f0c <_printf_i+0x234>)
 8006daa:	230a      	movs	r3, #10
 8006dac:	e011      	b.n	8006dd2 <_printf_i+0xfa>
 8006dae:	6821      	ldr	r1, [r4, #0]
 8006db0:	6833      	ldr	r3, [r6, #0]
 8006db2:	0608      	lsls	r0, r1, #24
 8006db4:	f853 5b04 	ldr.w	r5, [r3], #4
 8006db8:	d402      	bmi.n	8006dc0 <_printf_i+0xe8>
 8006dba:	0649      	lsls	r1, r1, #25
 8006dbc:	bf48      	it	mi
 8006dbe:	b2ad      	uxthmi	r5, r5
 8006dc0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006dc2:	4852      	ldr	r0, [pc, #328]	@ (8006f0c <_printf_i+0x234>)
 8006dc4:	6033      	str	r3, [r6, #0]
 8006dc6:	bf14      	ite	ne
 8006dc8:	230a      	movne	r3, #10
 8006dca:	2308      	moveq	r3, #8
 8006dcc:	2100      	movs	r1, #0
 8006dce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006dd2:	6866      	ldr	r6, [r4, #4]
 8006dd4:	60a6      	str	r6, [r4, #8]
 8006dd6:	2e00      	cmp	r6, #0
 8006dd8:	db05      	blt.n	8006de6 <_printf_i+0x10e>
 8006dda:	6821      	ldr	r1, [r4, #0]
 8006ddc:	432e      	orrs	r6, r5
 8006dde:	f021 0104 	bic.w	r1, r1, #4
 8006de2:	6021      	str	r1, [r4, #0]
 8006de4:	d04b      	beq.n	8006e7e <_printf_i+0x1a6>
 8006de6:	4616      	mov	r6, r2
 8006de8:	fbb5 f1f3 	udiv	r1, r5, r3
 8006dec:	fb03 5711 	mls	r7, r3, r1, r5
 8006df0:	5dc7      	ldrb	r7, [r0, r7]
 8006df2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006df6:	462f      	mov	r7, r5
 8006df8:	42bb      	cmp	r3, r7
 8006dfa:	460d      	mov	r5, r1
 8006dfc:	d9f4      	bls.n	8006de8 <_printf_i+0x110>
 8006dfe:	2b08      	cmp	r3, #8
 8006e00:	d10b      	bne.n	8006e1a <_printf_i+0x142>
 8006e02:	6823      	ldr	r3, [r4, #0]
 8006e04:	07df      	lsls	r7, r3, #31
 8006e06:	d508      	bpl.n	8006e1a <_printf_i+0x142>
 8006e08:	6923      	ldr	r3, [r4, #16]
 8006e0a:	6861      	ldr	r1, [r4, #4]
 8006e0c:	4299      	cmp	r1, r3
 8006e0e:	bfde      	ittt	le
 8006e10:	2330      	movle	r3, #48	@ 0x30
 8006e12:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e16:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e1a:	1b92      	subs	r2, r2, r6
 8006e1c:	6122      	str	r2, [r4, #16]
 8006e1e:	f8cd a000 	str.w	sl, [sp]
 8006e22:	464b      	mov	r3, r9
 8006e24:	aa03      	add	r2, sp, #12
 8006e26:	4621      	mov	r1, r4
 8006e28:	4640      	mov	r0, r8
 8006e2a:	f7ff fee7 	bl	8006bfc <_printf_common>
 8006e2e:	3001      	adds	r0, #1
 8006e30:	d14a      	bne.n	8006ec8 <_printf_i+0x1f0>
 8006e32:	f04f 30ff 	mov.w	r0, #4294967295
 8006e36:	b004      	add	sp, #16
 8006e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e3c:	6823      	ldr	r3, [r4, #0]
 8006e3e:	f043 0320 	orr.w	r3, r3, #32
 8006e42:	6023      	str	r3, [r4, #0]
 8006e44:	4832      	ldr	r0, [pc, #200]	@ (8006f10 <_printf_i+0x238>)
 8006e46:	2778      	movs	r7, #120	@ 0x78
 8006e48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e4c:	6823      	ldr	r3, [r4, #0]
 8006e4e:	6831      	ldr	r1, [r6, #0]
 8006e50:	061f      	lsls	r7, r3, #24
 8006e52:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e56:	d402      	bmi.n	8006e5e <_printf_i+0x186>
 8006e58:	065f      	lsls	r7, r3, #25
 8006e5a:	bf48      	it	mi
 8006e5c:	b2ad      	uxthmi	r5, r5
 8006e5e:	6031      	str	r1, [r6, #0]
 8006e60:	07d9      	lsls	r1, r3, #31
 8006e62:	bf44      	itt	mi
 8006e64:	f043 0320 	orrmi.w	r3, r3, #32
 8006e68:	6023      	strmi	r3, [r4, #0]
 8006e6a:	b11d      	cbz	r5, 8006e74 <_printf_i+0x19c>
 8006e6c:	2310      	movs	r3, #16
 8006e6e:	e7ad      	b.n	8006dcc <_printf_i+0xf4>
 8006e70:	4826      	ldr	r0, [pc, #152]	@ (8006f0c <_printf_i+0x234>)
 8006e72:	e7e9      	b.n	8006e48 <_printf_i+0x170>
 8006e74:	6823      	ldr	r3, [r4, #0]
 8006e76:	f023 0320 	bic.w	r3, r3, #32
 8006e7a:	6023      	str	r3, [r4, #0]
 8006e7c:	e7f6      	b.n	8006e6c <_printf_i+0x194>
 8006e7e:	4616      	mov	r6, r2
 8006e80:	e7bd      	b.n	8006dfe <_printf_i+0x126>
 8006e82:	6833      	ldr	r3, [r6, #0]
 8006e84:	6825      	ldr	r5, [r4, #0]
 8006e86:	6961      	ldr	r1, [r4, #20]
 8006e88:	1d18      	adds	r0, r3, #4
 8006e8a:	6030      	str	r0, [r6, #0]
 8006e8c:	062e      	lsls	r6, r5, #24
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	d501      	bpl.n	8006e96 <_printf_i+0x1be>
 8006e92:	6019      	str	r1, [r3, #0]
 8006e94:	e002      	b.n	8006e9c <_printf_i+0x1c4>
 8006e96:	0668      	lsls	r0, r5, #25
 8006e98:	d5fb      	bpl.n	8006e92 <_printf_i+0x1ba>
 8006e9a:	8019      	strh	r1, [r3, #0]
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	6123      	str	r3, [r4, #16]
 8006ea0:	4616      	mov	r6, r2
 8006ea2:	e7bc      	b.n	8006e1e <_printf_i+0x146>
 8006ea4:	6833      	ldr	r3, [r6, #0]
 8006ea6:	1d1a      	adds	r2, r3, #4
 8006ea8:	6032      	str	r2, [r6, #0]
 8006eaa:	681e      	ldr	r6, [r3, #0]
 8006eac:	6862      	ldr	r2, [r4, #4]
 8006eae:	2100      	movs	r1, #0
 8006eb0:	4630      	mov	r0, r6
 8006eb2:	f7f9 f995 	bl	80001e0 <memchr>
 8006eb6:	b108      	cbz	r0, 8006ebc <_printf_i+0x1e4>
 8006eb8:	1b80      	subs	r0, r0, r6
 8006eba:	6060      	str	r0, [r4, #4]
 8006ebc:	6863      	ldr	r3, [r4, #4]
 8006ebe:	6123      	str	r3, [r4, #16]
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ec6:	e7aa      	b.n	8006e1e <_printf_i+0x146>
 8006ec8:	6923      	ldr	r3, [r4, #16]
 8006eca:	4632      	mov	r2, r6
 8006ecc:	4649      	mov	r1, r9
 8006ece:	4640      	mov	r0, r8
 8006ed0:	47d0      	blx	sl
 8006ed2:	3001      	adds	r0, #1
 8006ed4:	d0ad      	beq.n	8006e32 <_printf_i+0x15a>
 8006ed6:	6823      	ldr	r3, [r4, #0]
 8006ed8:	079b      	lsls	r3, r3, #30
 8006eda:	d413      	bmi.n	8006f04 <_printf_i+0x22c>
 8006edc:	68e0      	ldr	r0, [r4, #12]
 8006ede:	9b03      	ldr	r3, [sp, #12]
 8006ee0:	4298      	cmp	r0, r3
 8006ee2:	bfb8      	it	lt
 8006ee4:	4618      	movlt	r0, r3
 8006ee6:	e7a6      	b.n	8006e36 <_printf_i+0x15e>
 8006ee8:	2301      	movs	r3, #1
 8006eea:	4632      	mov	r2, r6
 8006eec:	4649      	mov	r1, r9
 8006eee:	4640      	mov	r0, r8
 8006ef0:	47d0      	blx	sl
 8006ef2:	3001      	adds	r0, #1
 8006ef4:	d09d      	beq.n	8006e32 <_printf_i+0x15a>
 8006ef6:	3501      	adds	r5, #1
 8006ef8:	68e3      	ldr	r3, [r4, #12]
 8006efa:	9903      	ldr	r1, [sp, #12]
 8006efc:	1a5b      	subs	r3, r3, r1
 8006efe:	42ab      	cmp	r3, r5
 8006f00:	dcf2      	bgt.n	8006ee8 <_printf_i+0x210>
 8006f02:	e7eb      	b.n	8006edc <_printf_i+0x204>
 8006f04:	2500      	movs	r5, #0
 8006f06:	f104 0619 	add.w	r6, r4, #25
 8006f0a:	e7f5      	b.n	8006ef8 <_printf_i+0x220>
 8006f0c:	08007139 	.word	0x08007139
 8006f10:	0800714a 	.word	0x0800714a

08006f14 <memmove>:
 8006f14:	4288      	cmp	r0, r1
 8006f16:	b510      	push	{r4, lr}
 8006f18:	eb01 0402 	add.w	r4, r1, r2
 8006f1c:	d902      	bls.n	8006f24 <memmove+0x10>
 8006f1e:	4284      	cmp	r4, r0
 8006f20:	4623      	mov	r3, r4
 8006f22:	d807      	bhi.n	8006f34 <memmove+0x20>
 8006f24:	1e43      	subs	r3, r0, #1
 8006f26:	42a1      	cmp	r1, r4
 8006f28:	d008      	beq.n	8006f3c <memmove+0x28>
 8006f2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f32:	e7f8      	b.n	8006f26 <memmove+0x12>
 8006f34:	4402      	add	r2, r0
 8006f36:	4601      	mov	r1, r0
 8006f38:	428a      	cmp	r2, r1
 8006f3a:	d100      	bne.n	8006f3e <memmove+0x2a>
 8006f3c:	bd10      	pop	{r4, pc}
 8006f3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f46:	e7f7      	b.n	8006f38 <memmove+0x24>

08006f48 <_sbrk_r>:
 8006f48:	b538      	push	{r3, r4, r5, lr}
 8006f4a:	4d06      	ldr	r5, [pc, #24]	@ (8006f64 <_sbrk_r+0x1c>)
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	4604      	mov	r4, r0
 8006f50:	4608      	mov	r0, r1
 8006f52:	602b      	str	r3, [r5, #0]
 8006f54:	f7f9 fe78 	bl	8000c48 <_sbrk>
 8006f58:	1c43      	adds	r3, r0, #1
 8006f5a:	d102      	bne.n	8006f62 <_sbrk_r+0x1a>
 8006f5c:	682b      	ldr	r3, [r5, #0]
 8006f5e:	b103      	cbz	r3, 8006f62 <_sbrk_r+0x1a>
 8006f60:	6023      	str	r3, [r4, #0]
 8006f62:	bd38      	pop	{r3, r4, r5, pc}
 8006f64:	2000435c 	.word	0x2000435c

08006f68 <_realloc_r>:
 8006f68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f6c:	4607      	mov	r7, r0
 8006f6e:	4614      	mov	r4, r2
 8006f70:	460d      	mov	r5, r1
 8006f72:	b921      	cbnz	r1, 8006f7e <_realloc_r+0x16>
 8006f74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f78:	4611      	mov	r1, r2
 8006f7a:	f7ff bc5b 	b.w	8006834 <_malloc_r>
 8006f7e:	b92a      	cbnz	r2, 8006f8c <_realloc_r+0x24>
 8006f80:	f7ff fbec 	bl	800675c <_free_r>
 8006f84:	4625      	mov	r5, r4
 8006f86:	4628      	mov	r0, r5
 8006f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f8c:	f000 f81a 	bl	8006fc4 <_malloc_usable_size_r>
 8006f90:	4284      	cmp	r4, r0
 8006f92:	4606      	mov	r6, r0
 8006f94:	d802      	bhi.n	8006f9c <_realloc_r+0x34>
 8006f96:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006f9a:	d8f4      	bhi.n	8006f86 <_realloc_r+0x1e>
 8006f9c:	4621      	mov	r1, r4
 8006f9e:	4638      	mov	r0, r7
 8006fa0:	f7ff fc48 	bl	8006834 <_malloc_r>
 8006fa4:	4680      	mov	r8, r0
 8006fa6:	b908      	cbnz	r0, 8006fac <_realloc_r+0x44>
 8006fa8:	4645      	mov	r5, r8
 8006faa:	e7ec      	b.n	8006f86 <_realloc_r+0x1e>
 8006fac:	42b4      	cmp	r4, r6
 8006fae:	4622      	mov	r2, r4
 8006fb0:	4629      	mov	r1, r5
 8006fb2:	bf28      	it	cs
 8006fb4:	4632      	movcs	r2, r6
 8006fb6:	f7ff fbc3 	bl	8006740 <memcpy>
 8006fba:	4629      	mov	r1, r5
 8006fbc:	4638      	mov	r0, r7
 8006fbe:	f7ff fbcd 	bl	800675c <_free_r>
 8006fc2:	e7f1      	b.n	8006fa8 <_realloc_r+0x40>

08006fc4 <_malloc_usable_size_r>:
 8006fc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006fc8:	1f18      	subs	r0, r3, #4
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	bfbc      	itt	lt
 8006fce:	580b      	ldrlt	r3, [r1, r0]
 8006fd0:	18c0      	addlt	r0, r0, r3
 8006fd2:	4770      	bx	lr

08006fd4 <_init>:
 8006fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fd6:	bf00      	nop
 8006fd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fda:	bc08      	pop	{r3}
 8006fdc:	469e      	mov	lr, r3
 8006fde:	4770      	bx	lr

08006fe0 <_fini>:
 8006fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fe2:	bf00      	nop
 8006fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fe6:	bc08      	pop	{r3}
 8006fe8:	469e      	mov	lr, r3
 8006fea:	4770      	bx	lr
