INTSTYLE=ise
INFILE=C:\Users\juanj\sources\AX309\SRC\Verilog\04_led_test\led_test.ncd
OUTFILE=C:\Users\juanj\sources\AX309\SRC\Verilog\04_led_test\led_test.bit
FAMILY=Spartan6
PART=xc6slx9-2ftg256
WORKINGDIR=C:\Users\juanj\sources\AX309\SRC\Verilog\04_led_test
LICENSE=WebPack
USER_INFO=211027096_1777511350_0_065
