<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a200tfbg676-2" LaunchTime="1544417994">
  <File Type="RDS-PROPCONSTRS" Name="system_top_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="system_top.tcl"/>
  <File Type="RDS-RDS" Name="system_top.vds"/>
  <File Type="RDS-UTIL" Name="system_top_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="system_top_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="system_top.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="system_top_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="system_top_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/system_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Analog_HDL/hdl-hdl_2017_r1/library/xilinx/common/ad_iobuf.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/HDMI_AC701/ac701_project_dual/system_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ac701_system_mig.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Analog_HDL/hdl-hdl_2017_r1/projects/common/ac701/ac701_system_constr.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/HDMI_AC701/ac701_project_dual/system_constr.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="system_top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design">
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="ShregMinSize">5</Option>
      <Option Id="ResourceSharing">2</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="RepFanoutThreshold">400</Option>
      <Option Id="FsmExtraction">1</Option>
    </Step>
  </Strategy>
</GenRun>
