<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: Coresight Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__coresight__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Coresight Registers</div></div>
</div><!--header-->
<div class="contents">

<p>CoreSight Lock Status Registers and Lock Access Registers are documented for the DWT, ITM, FPB and TPIU peripherals.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga643b6870c6ad55102dc37458a589b423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__coresight__registers.html#ga643b6870c6ad55102dc37458a589b423">CORESIGHT_LSR_OFFSET</a>&#160;&#160;&#160;0xfb4</td></tr>
<tr class="separator:ga643b6870c6ad55102dc37458a589b423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2ff8da3e1521a40c54c8dfa3106713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__coresight__registers.html#gabc2ff8da3e1521a40c54c8dfa3106713">CORESIGHT_LAR_OFFSET</a>&#160;&#160;&#160;0xfb0</td></tr>
<tr class="separator:gabc2ff8da3e1521a40c54c8dfa3106713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5eb903ad0c04944b5f4455f10fd301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__coresight__registers.html#gaad5eb903ad0c04944b5f4455f10fd301">CORESIGHT_LSR_SLK</a>&#160;&#160;&#160;(1&lt;&lt;1)</td></tr>
<tr class="memdesc:gaad5eb903ad0c04944b5f4455f10fd301"><td class="mdescLeft">&#160;</td><td class="mdescRight">CoreSight Lock Status Register lock status bit.  <a href="group__coresight__registers.html#gaad5eb903ad0c04944b5f4455f10fd301">More...</a><br /></td></tr>
<tr class="separator:gaad5eb903ad0c04944b5f4455f10fd301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac464e3871ebc8b9074e5e65a28e701ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__coresight__registers.html#gac464e3871ebc8b9074e5e65a28e701ad">CORESIGHT_LSR_SLI</a>&#160;&#160;&#160;(1&lt;&lt;0)</td></tr>
<tr class="memdesc:gac464e3871ebc8b9074e5e65a28e701ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">CoreSight Lock Status Register lock availability bit.  <a href="group__coresight__registers.html#gac464e3871ebc8b9074e5e65a28e701ad">More...</a><br /></td></tr>
<tr class="separator:gac464e3871ebc8b9074e5e65a28e701ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0830cdb2e10135b2e1679c5b55729aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__coresight__registers.html#ga0830cdb2e10135b2e1679c5b55729aa8">CORESIGHT_LAR_KEY</a>&#160;&#160;&#160;0xC5ACCE55</td></tr>
<tr class="memdesc:ga0830cdb2e10135b2e1679c5b55729aa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CoreSight Lock Access key, common for all.  <a href="group__coresight__registers.html#ga0830cdb2e10135b2e1679c5b55729aa8">More...</a><br /></td></tr>
<tr class="separator:ga0830cdb2e10135b2e1679c5b55729aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >CoreSight Lock Status Registers and Lock Access Registers are documented for the DWT, ITM, FPB and TPIU peripherals. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga0830cdb2e10135b2e1679c5b55729aa8" name="ga0830cdb2e10135b2e1679c5b55729aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0830cdb2e10135b2e1679c5b55729aa8">&#9670;&nbsp;</a></span>CORESIGHT_LAR_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORESIGHT_LAR_KEY&#160;&#160;&#160;0xC5ACCE55</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CoreSight Lock Access key, common for all. </p>

<p class="definition">Definition at line <a class="el" href="cm3_2memorymap_8h_source.html#l00099">99</a> of file <a class="el" href="cm3_2memorymap_8h_source.html">cm3/memorymap.h</a>.</p>

</div>
</div>
<a id="gabc2ff8da3e1521a40c54c8dfa3106713" name="gabc2ff8da3e1521a40c54c8dfa3106713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc2ff8da3e1521a40c54c8dfa3106713">&#9670;&nbsp;</a></span>CORESIGHT_LAR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORESIGHT_LAR_OFFSET&#160;&#160;&#160;0xfb0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cm3_2memorymap_8h_source.html#l00092">92</a> of file <a class="el" href="cm3_2memorymap_8h_source.html">cm3/memorymap.h</a>.</p>

</div>
</div>
<a id="ga643b6870c6ad55102dc37458a589b423" name="ga643b6870c6ad55102dc37458a589b423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga643b6870c6ad55102dc37458a589b423">&#9670;&nbsp;</a></span>CORESIGHT_LSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORESIGHT_LSR_OFFSET&#160;&#160;&#160;0xfb4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cm3_2memorymap_8h_source.html#l00091">91</a> of file <a class="el" href="cm3_2memorymap_8h_source.html">cm3/memorymap.h</a>.</p>

</div>
</div>
<a id="gac464e3871ebc8b9074e5e65a28e701ad" name="gac464e3871ebc8b9074e5e65a28e701ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac464e3871ebc8b9074e5e65a28e701ad">&#9670;&nbsp;</a></span>CORESIGHT_LSR_SLI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORESIGHT_LSR_SLI&#160;&#160;&#160;(1&lt;&lt;0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CoreSight Lock Status Register lock availability bit. </p>

<p class="definition">Definition at line <a class="el" href="cm3_2memorymap_8h_source.html#l00097">97</a> of file <a class="el" href="cm3_2memorymap_8h_source.html">cm3/memorymap.h</a>.</p>

</div>
</div>
<a id="gaad5eb903ad0c04944b5f4455f10fd301" name="gaad5eb903ad0c04944b5f4455f10fd301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad5eb903ad0c04944b5f4455f10fd301">&#9670;&nbsp;</a></span>CORESIGHT_LSR_SLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORESIGHT_LSR_SLK&#160;&#160;&#160;(1&lt;&lt;1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CoreSight Lock Status Register lock status bit. </p>

<p class="definition">Definition at line <a class="el" href="cm3_2memorymap_8h_source.html#l00095">95</a> of file <a class="el" href="cm3_2memorymap_8h_source.html">cm3/memorymap.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:35 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
