Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/MIPS_Processor_Tester_isim_beh.exe -prj C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/MIPS_Processor_Tester_beh.prj work.MIPS_Processor_Tester work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/../../../Users/Ronnie/Desktop/SignExtend_16to32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/../../../Users/Ronnie/Desktop/RegFile32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/../../../Users/Ronnie/Desktop/Mux_2to1_by5.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/../../../Users/Ronnie/Desktop/Mux2to1_32bit.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/../../../Users/Ronnie/Desktop/ALU_Control.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/../../../Users/Ronnie/Desktop/ALU_32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/../../../Users/Ronnie/Desktop/IMEM_128x8.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/../../../Users/Ronnie/Desktop/DMEM_256x8.v" into library work
WARNING:HDLCompiler:991 - "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/../../../Users/Ronnie/Desktop/DMEM_256x8.v" Line 19: Event expressions must result in a singular type
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/../../../Users/Ronnie/Desktop/CPU_EU.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/../../../Users/Ronnie/Desktop/Control.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/ShiftLeft2_32bit.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/ProgramCounter.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/../../../Users/Ronnie/Desktop/Mux_2to1_by32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/../../../Users/Ronnie/Desktop/MIPS_Core.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/MIPS_Processor.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/MIPS_Processor_Tester.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ProgramCounter
Compiling module ALU_32
Compiling module IMEM_128x8
Compiling module Control
Compiling module Mux_2to1_by5
Compiling module RegFile32
Compiling module Mux2to1_32bit
Compiling module ALU_Control
Compiling module SignExtend_16to32
Compiling module CPU_EU
Compiling module DMEM_256x8
Compiling module MIPS_Core
Compiling module ShiftLeft2_32bit
Compiling module Mux_2to1_by32
Compiling module MIPS_Processor
Compiling module MIPS_Processor_Tester
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 17 Verilog Units
Built simulation executable C:/Xilinx/Projects/MIPS_Single_Cycle_Processor/MIPS_Processor_Tester_isim_beh.exe
Fuse Memory Usage: 29180 KB
Fuse CPU Usage: 640 ms
