/* SPDX-License-Identifier: BSD-3-Clause
 * Copyright (c) 2022 NVIDIA Corporation & Affiliates
 */

#ifndef MLX5DR_CONTEXT_H_
#define MLX5DR_CONTEXT_H_

enum mlx5dr_context_flags {
	MLX5DR_CONTEXT_FLAG_HWS_SUPPORT = 1 << 0,
	MLX5DR_CONTEXT_FLAG_PRIVATE_PD = 1 << 1,
};

enum mlx5dr_context_shared_stc_type {
	MLX5DR_CONTEXT_SHARED_STC_DECAP_L3 = 0,
	MLX5DR_CONTEXT_SHARED_STC_DOUBLE_POP = 1,
	MLX5DR_CONTEXT_SHARED_STC_MAX = 2,
};

struct mlx5dr_context_common_res {
	struct mlx5dr_action_default_stc *default_stc;
	struct mlx5dr_action_shared_stc *shared_stc[MLX5DR_CONTEXT_SHARED_STC_MAX];
	struct mlx5dr_cmd_forward_tbl *default_miss;
};

struct mlx5dr_context_shared_gvmi_res {
	struct mlx5dr_devx_obj *end_ft;
	struct mlx5dr_devx_obj *aliased_end_ft;
	uint32_t refcount;
};

struct mlx5dr_context {
	struct ibv_context *ibv_ctx;
	/* When local_ibv_ctx is not NULL means we are using shared_ibv for resources */
	struct ibv_context *local_ibv_ctx;
	struct mlx5dr_cmd_query_caps *caps;
	struct ibv_pd *pd;
	uint32_t pd_num;
	struct mlx5dr_pool *stc_pool[MLX5DR_TABLE_TYPE_MAX];
	struct mlx5dr_context_common_res common_res[MLX5DR_TABLE_TYPE_MAX];
	struct mlx5dr_context_shared_gvmi_res gvmi_res[MLX5DR_TABLE_TYPE_MAX];
	struct mlx5dr_pattern_cache *pattern_cache;
	struct mlx5dr_definer_cache *definer_cache;
	pthread_spinlock_t ctrl_lock;
	enum mlx5dr_context_flags flags;
	struct mlx5dr_send_engine *send_queue;
	size_t queues;
	LIST_HEAD(table_head, mlx5dr_table) head;
};

static inline bool mlx5dr_context_shared_gvmi_used(struct mlx5dr_context *ctx)
{
	return ctx->local_ibv_ctx ? true : false;
}

static inline struct ibv_context *
mlx5dr_context_get_local_ibv(struct mlx5dr_context *ctx)
{
	if (mlx5dr_context_shared_gvmi_used(ctx))
		return ctx->local_ibv_ctx;

	return ctx->ibv_ctx;
}

bool mlx5dr_context_cap_dynamic_reparse(struct mlx5dr_context *ctx);

uint8_t mlx5dr_context_get_reparse_mode(struct mlx5dr_context *ctx);

#endif /* MLX5DR_CONTEXT_H_ */
