Info: Start Nativelink Simulation process
executing command line: ip-make-simscript --nativelink-mode --output-directory=River_SoC_iputf_input --spd=/home/hossameldin/Documents/Quartus_Projects_18/River_SoC/rtl/clock_generator/clock_generator.spd 

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cyclonev
Quartus root          :  /home/hossameldin/intelFPGA_lite/18.0/quartus/linux64/
Quartus sim root      :  /home/hossameldin/intelFPGA_lite/18.0/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script /home/hossameldin/intelFPGA_lite/18.0/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File River_SoC_run_msim_rtl_verilog.do already exists - backing up current file as River_SoC_run_msim_rtl_verilog.do.bak11
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
