##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_SERVO_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (UART_SERVO_IntClock:R vs. UART_SERVO_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_SERVO_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK            | Frequency: 52.14 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK         | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 24.00 MHz  | 
Clock: UART_SERVO_IntClock  | Frequency: 42.74 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            UART_SERVO_IntClock  41666.7          22487       N/A              N/A         N/A              N/A         N/A              N/A         
UART_SERVO_IntClock  UART_SERVO_IntClock  1.08333e+006     1059939     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase       
-----------  ------------  ---------------------  
Tx_1(0)_PAD  30796         UART_SERVO_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 52.14 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_SERVO:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SERVO:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22487p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_SERVO_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13970
-------------------------------------   ----- 
End-of-path arrival time (ps)           13970
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell1         2214   2214  22487  RISE       1
\UART_SERVO:BUART:rx_postpoll\/main_1         macrocell10     6117   8331  22487  RISE       1
\UART_SERVO:BUART:rx_postpoll\/q              macrocell10     3350  11681  22487  RISE       1
\UART_SERVO:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2289  13970  22487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_SERVO_IntClock
*************************************************
Clock: UART_SERVO_IntClock
Frequency: 42.74 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_0\/q
Path End       : \UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059939p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11875
-------------------------------------   ----- 
End-of-path arrival time (ps)           11875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_0\/q                      macrocell20     1250   1250  1059939  RISE       1
\UART_SERVO:BUART:counter_load_not\/main_1           macrocell2      4982   6232  1059939  RISE       1
\UART_SERVO:BUART:counter_load_not\/q                macrocell2      3350   9582  1059939  RISE       1
\UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2293  11875  1059939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (UART_SERVO_IntClock:R vs. UART_SERVO_IntClock:R)
*******************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_0\/q
Path End       : \UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059939p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11875
-------------------------------------   ----- 
End-of-path arrival time (ps)           11875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_0\/q                      macrocell20     1250   1250  1059939  RISE       1
\UART_SERVO:BUART:counter_load_not\/main_1           macrocell2      4982   6232  1059939  RISE       1
\UART_SERVO:BUART:counter_load_not\/q                macrocell2      3350   9582  1059939  RISE       1
\UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2293  11875  1059939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_SERVO_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_SERVO:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SERVO:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22487p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_SERVO_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13970
-------------------------------------   ----- 
End-of-path arrival time (ps)           13970
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell1         2214   2214  22487  RISE       1
\UART_SERVO:BUART:rx_postpoll\/main_1         macrocell10     6117   8331  22487  RISE       1
\UART_SERVO:BUART:rx_postpoll\/q              macrocell10     3350  11681  22487  RISE       1
\UART_SERVO:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2289  13970  22487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_SERVO:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SERVO:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22487p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_SERVO_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13970
-------------------------------------   ----- 
End-of-path arrival time (ps)           13970
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell1         2214   2214  22487  RISE       1
\UART_SERVO:BUART:rx_postpoll\/main_1         macrocell10     6117   8331  22487  RISE       1
\UART_SERVO:BUART:rx_postpoll\/q              macrocell10     3350  11681  22487  RISE       1
\UART_SERVO:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2289  13970  22487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_SERVO:BUART:pollcount_1\/main_3
Capture Clock  : \UART_SERVO:BUART:pollcount_1\/clock_0
Path slack     : 28907p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_SERVO_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9250
-------------------------------------   ---- 
End-of-path arrival time (ps)           9250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell1       2214   2214  22487  RISE       1
\UART_SERVO:BUART:pollcount_1\/main_3  macrocell4    7036   9250  28907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_1\/clock_0                     macrocell4          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_SERVO:BUART:rx_status_3\/main_6
Capture Clock  : \UART_SERVO:BUART:rx_status_3\/clock_0
Path slack     : 28907p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_SERVO_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9250
-------------------------------------   ---- 
End-of-path arrival time (ps)           9250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell1       2214   2214  22487  RISE       1
\UART_SERVO:BUART:rx_status_3\/main_6  macrocell15   7036   9250  28907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_SERVO:BUART:rx_state_2\/main_8
Capture Clock  : \UART_SERVO:BUART:rx_state_2\/clock_0
Path slack     : 29796p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_SERVO_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell1       2214   2214  22487  RISE       1
\UART_SERVO:BUART:rx_state_2\/main_8  macrocell12   6147   8361  29796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_SERVO:BUART:rx_state_0\/main_9
Capture Clock  : \UART_SERVO:BUART:rx_state_0\/clock_0
Path slack     : 29826p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_SERVO_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8331
-------------------------------------   ---- 
End-of-path arrival time (ps)           8331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell1       2214   2214  22487  RISE       1
\UART_SERVO:BUART:rx_state_0\/main_9  macrocell11   6117   8331  29826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_SERVO:BUART:pollcount_0\/main_2
Capture Clock  : \UART_SERVO:BUART:pollcount_0\/clock_0
Path slack     : 30705p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_SERVO_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7451
-------------------------------------   ---- 
End-of-path arrival time (ps)           7451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell1       2214   2214  22487  RISE       1
\UART_SERVO:BUART:pollcount_0\/main_2  macrocell3    5237   7451  30705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_0\/clock_0                     macrocell3          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_SERVO:BUART:rx_last\/main_0
Capture Clock  : \UART_SERVO:BUART:rx_last\/clock_0
Path slack     : 30708p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_SERVO_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell1       2214   2214  22487  RISE       1
\UART_SERVO:BUART:rx_last\/main_0  macrocell8    5234   7448  30708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_last\/clock_0                         macrocell8          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_0\/q
Path End       : \UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059939p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11875
-------------------------------------   ----- 
End-of-path arrival time (ps)           11875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_0\/q                      macrocell20     1250   1250  1059939  RISE       1
\UART_SERVO:BUART:counter_load_not\/main_1           macrocell2      4982   6232  1059939  RISE       1
\UART_SERVO:BUART:counter_load_not\/q                macrocell2      3350   9582  1059939  RISE       1
\UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2293  11875  1059939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SERVO:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SERVO:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1063092p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -6290
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13951
-------------------------------------   ----- 
End-of-path arrival time (ps)           13951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1063092  RISE       1
\UART_SERVO:BUART:tx_bitclk_enable_pre\/main_0      macrocell19     2627   8307  1063092  RISE       1
\UART_SERVO:BUART:tx_bitclk_enable_pre\/q           macrocell19     3350  11657  1063092  RISE       1
\UART_SERVO:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2294  13951  1063092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SERVO:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_SERVO:BUART:sRX:RxSts\/clock
Path slack     : 1065331p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -1570
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16433
-------------------------------------   ----- 
End-of-path arrival time (ps)           16433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1065331  RISE       1
\UART_SERVO:BUART:rx_status_4\/main_1                 macrocell16     2303   7583  1065331  RISE       1
\UART_SERVO:BUART:rx_status_4\/q                      macrocell16     3350  10933  1065331  RISE       1
\UART_SERVO:BUART:sRX:RxSts\/status_4                 statusicell1    5499  16433  1065331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_0\/q
Path End       : \UART_SERVO:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_SERVO:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067089p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -4220
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12024
-------------------------------------   ----- 
End-of-path arrival time (ps)           12024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_0\/q            macrocell11   1250   1250  1067089  RISE       1
\UART_SERVO:BUART:rx_counter_load\/main_1  macrocell7    5110   6360  1067089  RISE       1
\UART_SERVO:BUART:rx_counter_load\/q       macrocell7    3350   9710  1067089  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/load   count7cell    2314  12024  1067089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SERVO:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_SERVO:BUART:sTX:TxSts\/clock
Path slack     : 1067175p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -1570
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14588
-------------------------------------   ----- 
End-of-path arrival time (ps)           14588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1067175  RISE       1
\UART_SERVO:BUART:tx_status_0\/main_2                 macrocell23     3632   8912  1067175  RISE       1
\UART_SERVO:BUART:tx_status_0\/q                      macrocell23     3350  12262  1067175  RISE       1
\UART_SERVO:BUART:sTX:TxSts\/status_0                 statusicell2    2327  14588  1067175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_SERVO:BUART:txn\/main_3
Capture Clock  : \UART_SERVO:BUART:txn\/clock_0
Path slack     : 1070249p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9574
-------------------------------------   ---- 
End-of-path arrival time (ps)           9574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  1070249  RISE       1
\UART_SERVO:BUART:txn\/main_3                macrocell25     2294   9574  1070249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SERVO:BUART:tx_state_0\/main_2
Capture Clock  : \UART_SERVO:BUART:tx_state_0\/clock_0
Path slack     : 1070404p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9419
-------------------------------------   ---- 
End-of-path arrival time (ps)           9419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1067175  RISE       1
\UART_SERVO:BUART:tx_state_0\/main_2                  macrocell20     4139   9419  1070404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_1\/q
Path End       : \UART_SERVO:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SERVO:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070847p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -6290
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_1\/q                macrocell21     1250   1250  1059987  RISE       1
\UART_SERVO:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   4946   6196  1070847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_bitclk_enable\/q
Path End       : \UART_SERVO:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SERVO:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070978p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -6300
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_bitclk_enable\/q          macrocell6      1250   1250  1070978  RISE       1
\UART_SERVO:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4805   6055  1070978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_0\/q
Path End       : \UART_SERVO:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SERVO:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071236p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -6290
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_0\/q                macrocell20     1250   1250  1059939  RISE       1
\UART_SERVO:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   4558   5808  1071236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_address_detected\/q
Path End       : \UART_SERVO:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SERVO:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071314p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -6300
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_address_detected\/q       macrocell5      1250   1250  1067661  RISE       1
\UART_SERVO:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   4469   5719  1071314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SERVO:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_SERVO:BUART:tx_bitclk\/clock_0
Path slack     : 1071525p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1063092  RISE       1
\UART_SERVO:BUART:tx_bitclk\/main_0                 macrocell18     2618   8298  1071525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SERVO:BUART:pollcount_0\/main_1
Capture Clock  : \UART_SERVO:BUART:pollcount_0\/clock_0
Path slack     : 1071656p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8167
-------------------------------------   ---- 
End-of-path arrival time (ps)           8167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1071656  RISE       1
\UART_SERVO:BUART:pollcount_0\/main_1        macrocell3    6057   8167  1071656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_0\/clock_0                     macrocell3          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_0\/q
Path End       : \UART_SERVO:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SERVO:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071698p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -6300
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_0\/q                macrocell11     1250   1250  1067089  RISE       1
\UART_SERVO:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   4085   5335  1071698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SERVO:BUART:pollcount_1\/main_1
Capture Clock  : \UART_SERVO:BUART:pollcount_1\/clock_0
Path slack     : 1071724p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1071656  RISE       1
\UART_SERVO:BUART:pollcount_1\/main_1        macrocell4    5989   8099  1071724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_1\/clock_0                     macrocell4          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_0\/q
Path End       : \UART_SERVO:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_SERVO:BUART:rx_load_fifo\/clock_0
Path slack     : 1072906p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_0\/q         macrocell11   1250   1250  1067089  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/main_1  macrocell9    5667   6917  1072906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_0\/q
Path End       : \UART_SERVO:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_SERVO:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072906p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_0\/q               macrocell11   1250   1250  1067089  RISE       1
\UART_SERVO:BUART:rx_state_stop1_reg\/main_1  macrocell14   5667   6917  1072906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_stop1_reg\/clock_0              macrocell14         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_0\/q
Path End       : \UART_SERVO:BUART:txn\/main_2
Capture Clock  : \UART_SERVO:BUART:txn\/clock_0
Path slack     : 1073042p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6781
-------------------------------------   ---- 
End-of-path arrival time (ps)           6781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_0\/q  macrocell20   1250   1250  1059939  RISE       1
\UART_SERVO:BUART:txn\/main_2    macrocell25   5531   6781  1073042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SERVO:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_SERVO:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073133p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1071656  RISE       1
\UART_SERVO:BUART:rx_bitclk_enable\/main_1   macrocell6    4580   6690  1073133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_bitclk_enable\/q
Path End       : \UART_SERVO:BUART:rx_state_0\/main_2
Capture Clock  : \UART_SERVO:BUART:rx_state_0\/clock_0
Path slack     : 1073214p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1070978  RISE       1
\UART_SERVO:BUART:rx_state_0\/main_2   macrocell11   5359   6609  1073214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_bitclk_enable\/q
Path End       : \UART_SERVO:BUART:rx_state_3\/main_2
Capture Clock  : \UART_SERVO:BUART:rx_state_3\/clock_0
Path slack     : 1073214p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1070978  RISE       1
\UART_SERVO:BUART:rx_state_3\/main_2   macrocell13   5359   6609  1073214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_0\/q
Path End       : \UART_SERVO:BUART:tx_state_2\/main_1
Capture Clock  : \UART_SERVO:BUART:tx_state_2\/clock_0
Path slack     : 1073294p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6529
-------------------------------------   ---- 
End-of-path arrival time (ps)           6529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_0\/q       macrocell20   1250   1250  1059939  RISE       1
\UART_SERVO:BUART:tx_state_2\/main_1  macrocell22   5279   6529  1073294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SERVO:BUART:pollcount_0\/main_0
Capture Clock  : \UART_SERVO:BUART:pollcount_0\/clock_0
Path slack     : 1073411p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1073411  RISE       1
\UART_SERVO:BUART:pollcount_0\/main_0        macrocell3    4302   6412  1073411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_0\/clock_0                     macrocell3          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_0\/q
Path End       : \UART_SERVO:BUART:rx_status_3\/main_1
Capture Clock  : \UART_SERVO:BUART:rx_status_3\/clock_0
Path slack     : 1073463p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_0\/q        macrocell11   1250   1250  1067089  RISE       1
\UART_SERVO:BUART:rx_status_3\/main_1  macrocell15   5110   6360  1073463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_address_detected\/q
Path End       : \UART_SERVO:BUART:rx_state_2\/main_0
Capture Clock  : \UART_SERVO:BUART:rx_state_2\/clock_0
Path slack     : 1073546p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_address_detected\/q  macrocell5    1250   1250  1067661  RISE       1
\UART_SERVO:BUART:rx_state_2\/main_0      macrocell12   5028   6278  1073546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_1\/q
Path End       : \UART_SERVO:BUART:txn\/main_1
Capture Clock  : \UART_SERVO:BUART:txn\/clock_0
Path slack     : 1073638p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_1\/q  macrocell21   1250   1250  1059987  RISE       1
\UART_SERVO:BUART:txn\/main_1    macrocell25   4935   6185  1073638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_bitclk\/q
Path End       : \UART_SERVO:BUART:tx_state_1\/main_3
Capture Clock  : \UART_SERVO:BUART:tx_state_1\/clock_0
Path slack     : 1073645p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6179
-------------------------------------   ---- 
End-of-path arrival time (ps)           6179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_bitclk\/q        macrocell18   1250   1250  1062002  RISE       1
\UART_SERVO:BUART:tx_state_1\/main_3  macrocell21   4929   6179  1073645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_bitclk\/q
Path End       : \UART_SERVO:BUART:tx_state_2\/main_3
Capture Clock  : \UART_SERVO:BUART:tx_state_2\/clock_0
Path slack     : 1073658p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_bitclk\/q        macrocell18   1250   1250  1062002  RISE       1
\UART_SERVO:BUART:tx_state_2\/main_3  macrocell22   4915   6165  1073658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_2\/q
Path End       : \UART_SERVO:BUART:txn\/main_4
Capture Clock  : \UART_SERVO:BUART:txn\/clock_0
Path slack     : 1073802p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_2\/q  macrocell22   1250   1250  1060151  RISE       1
\UART_SERVO:BUART:txn\/main_4    macrocell25   4771   6021  1073802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_0\/q
Path End       : \UART_SERVO:BUART:tx_state_1\/main_1
Capture Clock  : \UART_SERVO:BUART:tx_state_1\/clock_0
Path slack     : 1073856p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_0\/q       macrocell20   1250   1250  1059939  RISE       1
\UART_SERVO:BUART:tx_state_1\/main_1  macrocell21   4717   5967  1073856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_0\/q
Path End       : \UART_SERVO:BUART:rx_state_2\/main_1
Capture Clock  : \UART_SERVO:BUART:rx_state_2\/clock_0
Path slack     : 1073912p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_0\/q       macrocell11   1250   1250  1067089  RISE       1
\UART_SERVO:BUART:rx_state_2\/main_1  macrocell12   4661   5911  1073912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_address_detected\/q
Path End       : \UART_SERVO:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_SERVO:BUART:rx_load_fifo\/clock_0
Path slack     : 1074024p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_address_detected\/q  macrocell5    1250   1250  1067661  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/main_0    macrocell9    4549   5799  1074024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_address_detected\/q
Path End       : \UART_SERVO:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_SERVO:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074024p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_address_detected\/q      macrocell5    1250   1250  1067661  RISE       1
\UART_SERVO:BUART:rx_state_stop1_reg\/main_0  macrocell14   4549   5799  1074024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_stop1_reg\/clock_0              macrocell14         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_address_detected\/q
Path End       : \UART_SERVO:BUART:rx_status_3\/main_0
Capture Clock  : \UART_SERVO:BUART:rx_status_3\/clock_0
Path slack     : 1074035p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_address_detected\/q  macrocell5    1250   1250  1067661  RISE       1
\UART_SERVO:BUART:rx_status_3\/main_0     macrocell15   4539   5789  1074035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_bitclk_enable\/q
Path End       : \UART_SERVO:BUART:rx_state_2\/main_2
Capture Clock  : \UART_SERVO:BUART:rx_state_2\/clock_0
Path slack     : 1074232p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1070978  RISE       1
\UART_SERVO:BUART:rx_state_2\/main_2   macrocell12   4341   5591  1074232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SERVO:BUART:rx_state_0\/main_7
Capture Clock  : \UART_SERVO:BUART:rx_state_0\/clock_0
Path slack     : 1074349p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074349  RISE       1
\UART_SERVO:BUART:rx_state_0\/main_7         macrocell11   3364   5474  1074349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SERVO:BUART:rx_state_3\/main_7
Capture Clock  : \UART_SERVO:BUART:rx_state_3\/clock_0
Path slack     : 1074349p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074349  RISE       1
\UART_SERVO:BUART:rx_state_3\/main_7         macrocell13   3364   5474  1074349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SERVO:BUART:rx_state_0\/main_6
Capture Clock  : \UART_SERVO:BUART:rx_state_0\/clock_0
Path slack     : 1074353p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074353  RISE       1
\UART_SERVO:BUART:rx_state_0\/main_6         macrocell11   3361   5471  1074353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SERVO:BUART:rx_state_3\/main_6
Capture Clock  : \UART_SERVO:BUART:rx_state_3\/clock_0
Path slack     : 1074353p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074353  RISE       1
\UART_SERVO:BUART:rx_state_3\/main_6         macrocell13   3361   5471  1074353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SERVO:BUART:rx_state_2\/main_7
Capture Clock  : \UART_SERVO:BUART:rx_state_2\/clock_0
Path slack     : 1074359p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074349  RISE       1
\UART_SERVO:BUART:rx_state_2\/main_7         macrocell12   3355   5465  1074359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SERVO:BUART:rx_state_2\/main_6
Capture Clock  : \UART_SERVO:BUART:rx_state_2\/clock_0
Path slack     : 1074362p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074353  RISE       1
\UART_SERVO:BUART:rx_state_2\/main_6         macrocell12   3351   5461  1074362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SERVO:BUART:rx_state_0\/main_5
Capture Clock  : \UART_SERVO:BUART:rx_state_0\/clock_0
Path slack     : 1074365p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074365  RISE       1
\UART_SERVO:BUART:rx_state_0\/main_5         macrocell11   3348   5458  1074365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SERVO:BUART:rx_state_3\/main_5
Capture Clock  : \UART_SERVO:BUART:rx_state_3\/clock_0
Path slack     : 1074365p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074365  RISE       1
\UART_SERVO:BUART:rx_state_3\/main_5         macrocell13   3348   5458  1074365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SERVO:BUART:rx_state_2\/main_5
Capture Clock  : \UART_SERVO:BUART:rx_state_2\/clock_0
Path slack     : 1074385p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5438
-------------------------------------   ---- 
End-of-path arrival time (ps)           5438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074365  RISE       1
\UART_SERVO:BUART:rx_state_2\/main_5         macrocell12   3328   5438  1074385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:pollcount_0\/q
Path End       : \UART_SERVO:BUART:pollcount_1\/main_4
Capture Clock  : \UART_SERVO:BUART:pollcount_1\/clock_0
Path slack     : 1074441p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_0\/clock_0                     macrocell3          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:pollcount_0\/q       macrocell3    1250   1250  1068026  RISE       1
\UART_SERVO:BUART:pollcount_1\/main_4  macrocell4    4132   5382  1074441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_1\/clock_0                     macrocell4          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:pollcount_0\/q
Path End       : \UART_SERVO:BUART:rx_status_3\/main_7
Capture Clock  : \UART_SERVO:BUART:rx_status_3\/clock_0
Path slack     : 1074441p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_0\/clock_0                     macrocell3          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:pollcount_0\/q       macrocell3    1250   1250  1068026  RISE       1
\UART_SERVO:BUART:rx_status_3\/main_7  macrocell15   4132   5382  1074441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SERVO:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_SERVO:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074739p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1073411  RISE       1
\UART_SERVO:BUART:rx_bitclk_enable\/main_0   macrocell6    2975   5085  1074739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SERVO:BUART:pollcount_1\/main_0
Capture Clock  : \UART_SERVO:BUART:pollcount_1\/clock_0
Path slack     : 1074746p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1073411  RISE       1
\UART_SERVO:BUART:pollcount_1\/main_0        macrocell4    2967   5077  1074746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_1\/clock_0                     macrocell4          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_bitclk\/q
Path End       : \UART_SERVO:BUART:tx_state_0\/main_4
Capture Clock  : \UART_SERVO:BUART:tx_state_0\/clock_0
Path slack     : 1074748p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_bitclk\/q        macrocell18   1250   1250  1062002  RISE       1
\UART_SERVO:BUART:tx_state_0\/main_4  macrocell20   3825   5075  1074748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_2\/q
Path End       : \UART_SERVO:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_SERVO:BUART:rx_load_fifo\/clock_0
Path slack     : 1074879p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_2\/q         macrocell12   1250   1250  1068519  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/main_4  macrocell9    3694   4944  1074879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_2\/q
Path End       : \UART_SERVO:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_SERVO:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074879p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_2\/q               macrocell12   1250   1250  1068519  RISE       1
\UART_SERVO:BUART:rx_state_stop1_reg\/main_3  macrocell14   3694   4944  1074879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_stop1_reg\/clock_0              macrocell14         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_3\/q
Path End       : \UART_SERVO:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_SERVO:BUART:rx_load_fifo\/clock_0
Path slack     : 1074890p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_3\/q         macrocell13   1250   1250  1068527  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/main_3  macrocell9    3683   4933  1074890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_3\/q
Path End       : \UART_SERVO:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_SERVO:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074890p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_3\/q               macrocell13   1250   1250  1068527  RISE       1
\UART_SERVO:BUART:rx_state_stop1_reg\/main_2  macrocell14   3683   4933  1074890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_stop1_reg\/clock_0              macrocell14         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_2\/q
Path End       : \UART_SERVO:BUART:rx_status_3\/main_4
Capture Clock  : \UART_SERVO:BUART:rx_status_3\/clock_0
Path slack     : 1074893p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_2\/q        macrocell12   1250   1250  1068519  RISE       1
\UART_SERVO:BUART:rx_status_3\/main_4  macrocell15   3680   4930  1074893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_3\/q
Path End       : \UART_SERVO:BUART:rx_status_3\/main_3
Capture Clock  : \UART_SERVO:BUART:rx_status_3\/clock_0
Path slack     : 1074901p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_3\/q        macrocell13   1250   1250  1068527  RISE       1
\UART_SERVO:BUART:rx_status_3\/main_3  macrocell15   3673   4923  1074901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:txn\/q
Path End       : \UART_SERVO:BUART:txn\/main_0
Capture Clock  : \UART_SERVO:BUART:txn\/clock_0
Path slack     : 1074956p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:txn\/q       macrocell25   1250   1250  1074956  RISE       1
\UART_SERVO:BUART:txn\/main_0  macrocell25   3617   4867  1074956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_address_detected\/q
Path End       : \UART_SERVO:BUART:rx_state_0\/main_0
Capture Clock  : \UART_SERVO:BUART:rx_state_0\/clock_0
Path slack     : 1074999p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_address_detected\/q  macrocell5    1250   1250  1067661  RISE       1
\UART_SERVO:BUART:rx_state_0\/main_0      macrocell11   3574   4824  1074999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_address_detected\/q
Path End       : \UART_SERVO:BUART:rx_state_3\/main_0
Capture Clock  : \UART_SERVO:BUART:rx_state_3\/clock_0
Path slack     : 1074999p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_address_detected\/q  macrocell5    1250   1250  1067661  RISE       1
\UART_SERVO:BUART:rx_state_3\/main_0      macrocell13   3574   4824  1074999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_1\/q
Path End       : \UART_SERVO:BUART:tx_state_0\/main_0
Capture Clock  : \UART_SERVO:BUART:tx_state_0\/clock_0
Path slack     : 1075047p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_1\/q       macrocell21   1250   1250  1059987  RISE       1
\UART_SERVO:BUART:tx_state_0\/main_0  macrocell20   3527   4777  1075047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_2\/q
Path End       : \UART_SERVO:BUART:tx_state_0\/main_3
Capture Clock  : \UART_SERVO:BUART:tx_state_0\/clock_0
Path slack     : 1075048p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_2\/q       macrocell22   1250   1250  1060151  RISE       1
\UART_SERVO:BUART:tx_state_0\/main_3  macrocell20   3525   4775  1075048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_0\/q
Path End       : \UART_SERVO:BUART:rx_state_0\/main_1
Capture Clock  : \UART_SERVO:BUART:rx_state_0\/clock_0
Path slack     : 1075303p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_0\/q       macrocell11   1250   1250  1067089  RISE       1
\UART_SERVO:BUART:rx_state_0\/main_1  macrocell11   3271   4521  1075303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_0\/q
Path End       : \UART_SERVO:BUART:rx_state_3\/main_1
Capture Clock  : \UART_SERVO:BUART:rx_state_3\/clock_0
Path slack     : 1075303p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_0\/q       macrocell11   1250   1250  1067089  RISE       1
\UART_SERVO:BUART:rx_state_3\/main_1  macrocell13   3271   4521  1075303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:pollcount_1\/q
Path End       : \UART_SERVO:BUART:rx_state_0\/main_8
Capture Clock  : \UART_SERVO:BUART:rx_state_0\/clock_0
Path slack     : 1075359p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_1\/clock_0                     macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:pollcount_1\/q      macrocell4    1250   1250  1068019  RISE       1
\UART_SERVO:BUART:rx_state_0\/main_8  macrocell11   3215   4465  1075359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:pollcount_0\/q
Path End       : \UART_SERVO:BUART:rx_state_0\/main_10
Capture Clock  : \UART_SERVO:BUART:rx_state_0\/clock_0
Path slack     : 1075365p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_0\/clock_0                     macrocell3          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:pollcount_0\/q       macrocell3    1250   1250  1068026  RISE       1
\UART_SERVO:BUART:rx_state_0\/main_10  macrocell11   3208   4458  1075365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_SERVO:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_SERVO:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075368p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1075368  RISE       1
\UART_SERVO:BUART:rx_bitclk_enable\/main_2   macrocell6    2346   4456  1075368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SERVO:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_SERVO:BUART:rx_load_fifo\/clock_0
Path slack     : 1075384p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074349  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/main_7       macrocell9    2330   4440  1075384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SERVO:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_SERVO:BUART:rx_load_fifo\/clock_0
Path slack     : 1075385p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074353  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/main_6       macrocell9    2329   4439  1075385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SERVO:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_SERVO:BUART:rx_load_fifo\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074365  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/main_5       macrocell9    2314   4424  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_0\/q
Path End       : \UART_SERVO:BUART:tx_state_0\/main_1
Capture Clock  : \UART_SERVO:BUART:tx_state_0\/clock_0
Path slack     : 1075622p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_0\/q       macrocell20   1250   1250  1059939  RISE       1
\UART_SERVO:BUART:tx_state_0\/main_1  macrocell20   2951   4201  1075622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_last\/q
Path End       : \UART_SERVO:BUART:rx_state_2\/main_9
Capture Clock  : \UART_SERVO:BUART:rx_state_2\/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_last\/clock_0                         macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_last\/q          macrocell8    1250   1250  1075631  RISE       1
\UART_SERVO:BUART:rx_state_2\/main_9  macrocell12   2942   4192  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_bitclk\/q
Path End       : \UART_SERVO:BUART:txn\/main_5
Capture Clock  : \UART_SERVO:BUART:txn\/clock_0
Path slack     : 1075652p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_bitclk\/q  macrocell18   1250   1250  1062002  RISE       1
\UART_SERVO:BUART:txn\/main_5   macrocell25   2921   4171  1075652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_load_fifo\/q
Path End       : \UART_SERVO:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_SERVO:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075782p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -1930
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_load_fifo\/q            macrocell9      1250   1250  1067864  RISE       1
\UART_SERVO:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   4371   5621  1075782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_bitclk_enable\/q
Path End       : \UART_SERVO:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_SERVO:BUART:rx_load_fifo\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_bitclk_enable\/q   macrocell6    1250   1250  1070978  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/main_2  macrocell9    2790   4040  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_bitclk_enable\/q
Path End       : \UART_SERVO:BUART:rx_status_3\/main_2
Capture Clock  : \UART_SERVO:BUART:rx_status_3\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1070978  RISE       1
\UART_SERVO:BUART:rx_status_3\/main_2  macrocell15   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_1\/q
Path End       : \UART_SERVO:BUART:tx_state_2\/main_0
Capture Clock  : \UART_SERVO:BUART:tx_state_2\/clock_0
Path slack     : 1075960p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_1\/q       macrocell21   1250   1250  1059987  RISE       1
\UART_SERVO:BUART:tx_state_2\/main_0  macrocell22   2613   3863  1075960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_2\/q
Path End       : \UART_SERVO:BUART:tx_state_1\/main_2
Capture Clock  : \UART_SERVO:BUART:tx_state_1\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_2\/q       macrocell22   1250   1250  1060151  RISE       1
\UART_SERVO:BUART:tx_state_1\/main_2  macrocell21   2611   3861  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_1\/q
Path End       : \UART_SERVO:BUART:tx_state_1\/main_0
Capture Clock  : \UART_SERVO:BUART:tx_state_1\/clock_0
Path slack     : 1075963p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_1\/q       macrocell21   1250   1250  1059987  RISE       1
\UART_SERVO:BUART:tx_state_1\/main_0  macrocell21   2611   3861  1075963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:tx_state_2\/q
Path End       : \UART_SERVO:BUART:tx_state_2\/main_2
Capture Clock  : \UART_SERVO:BUART:tx_state_2\/clock_0
Path slack     : 1075963p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:tx_state_2\/q       macrocell22   1250   1250  1060151  RISE       1
\UART_SERVO:BUART:tx_state_2\/main_2  macrocell22   2610   3860  1075963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_2\/q
Path End       : \UART_SERVO:BUART:rx_state_0\/main_4
Capture Clock  : \UART_SERVO:BUART:rx_state_0\/clock_0
Path slack     : 1075968p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_2\/q       macrocell12   1250   1250  1068519  RISE       1
\UART_SERVO:BUART:rx_state_0\/main_4  macrocell11   2605   3855  1075968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_2\/q
Path End       : \UART_SERVO:BUART:rx_state_3\/main_4
Capture Clock  : \UART_SERVO:BUART:rx_state_3\/clock_0
Path slack     : 1075968p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_2\/q       macrocell12   1250   1250  1068519  RISE       1
\UART_SERVO:BUART:rx_state_3\/main_4  macrocell13   2605   3855  1075968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_2\/q
Path End       : \UART_SERVO:BUART:rx_state_2\/main_4
Capture Clock  : \UART_SERVO:BUART:rx_state_2\/clock_0
Path slack     : 1075976p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_2\/q       macrocell12   1250   1250  1068519  RISE       1
\UART_SERVO:BUART:rx_state_2\/main_4  macrocell12   2597   3847  1075976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_3\/q
Path End       : \UART_SERVO:BUART:rx_state_0\/main_3
Capture Clock  : \UART_SERVO:BUART:rx_state_0\/clock_0
Path slack     : 1075984p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_3\/q       macrocell13   1250   1250  1068527  RISE       1
\UART_SERVO:BUART:rx_state_0\/main_3  macrocell11   2590   3840  1075984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_3\/q
Path End       : \UART_SERVO:BUART:rx_state_3\/main_3
Capture Clock  : \UART_SERVO:BUART:rx_state_3\/clock_0
Path slack     : 1075984p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_3\/q       macrocell13   1250   1250  1068527  RISE       1
\UART_SERVO:BUART:rx_state_3\/main_3  macrocell13   2590   3840  1075984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_state_3\/q
Path End       : \UART_SERVO:BUART:rx_state_2\/main_3
Capture Clock  : \UART_SERVO:BUART:rx_state_2\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_state_3\/q       macrocell13   1250   1250  1068527  RISE       1
\UART_SERVO:BUART:rx_state_2\/main_3  macrocell12   2585   3835  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:pollcount_1\/q
Path End       : \UART_SERVO:BUART:pollcount_1\/main_2
Capture Clock  : \UART_SERVO:BUART:pollcount_1\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_1\/clock_0                     macrocell4          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:pollcount_1\/q       macrocell4    1250   1250  1068019  RISE       1
\UART_SERVO:BUART:pollcount_1\/main_2  macrocell4    2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_1\/clock_0                     macrocell4          0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:pollcount_1\/q
Path End       : \UART_SERVO:BUART:rx_status_3\/main_5
Capture Clock  : \UART_SERVO:BUART:rx_status_3\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_1\/clock_0                     macrocell4          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:pollcount_1\/q       macrocell4    1250   1250  1068019  RISE       1
\UART_SERVO:BUART:rx_status_3\/main_5  macrocell15   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:pollcount_0\/q
Path End       : \UART_SERVO:BUART:pollcount_0\/main_3
Capture Clock  : \UART_SERVO:BUART:pollcount_0\/clock_0
Path slack     : 1076278p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_0\/clock_0                     macrocell3          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:pollcount_0\/q       macrocell3    1250   1250  1068026  RISE       1
\UART_SERVO:BUART:pollcount_0\/main_3  macrocell3    2295   3545  1076278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:pollcount_0\/clock_0                     macrocell3          0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SERVO:BUART:rx_status_3\/q
Path End       : \UART_SERVO:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_SERVO:BUART:sRX:RxSts\/clock
Path slack     : 1077589p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_SERVO_IntClock:R#1 vs. UART_SERVO_IntClock:R#2)   1083333
- Setup time                                                             -1570
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_SERVO:BUART:rx_status_3\/q       macrocell15    1250   1250  1077589  RISE       1
\UART_SERVO:BUART:sRX:RxSts\/status_3  statusicell1   2924   4174  1077589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SERVO:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

