INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2458] undeclared symbol JAL, assumed default net type wire [C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/CtrlUnit.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/REG_ID_EX.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2458] undeclared symbol DatatoReg_MEM, assumed default net type wire [C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/RV32core.v:81]
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/RV32core.v:181]
INFO: [VRFC 10-2458] undeclared symbol MWR, assumed default net type wire [C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/RV32core.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/PIPELINE/PIPELINE.srcs/sources_1/imports/code/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
