// Seed: 3938106368
module module_0;
  wire id_1;
  assign module_1._id_0 = 0;
endmodule
module module_0 #(
    parameter id_0 = 32'd59,
    parameter id_3 = 32'd63
) (
    input wor _id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire _id_3,
    input uwire module_1,
    input wor id_5,
    output supply0 id_6,
    input uwire id_7,
    output tri id_8,
    input wand id_9,
    input wire id_10,
    input wor id_11,
    input supply0 id_12
);
  assign id_8 = id_12;
  module_0 modCall_1 ();
  logic [id_3 : (  (  1  )  *  id_0  )] id_14;
  ;
  or primCall (id_6, id_7, id_9);
endmodule
