Quartus Prime Archive log --	/home/wisig/sam/dma_access/sam_dma.qarlog

Archive:	/home/wisig/sam/dma_access/sam_dma.qar
Date:		Thu Jan 11 18:03:56 2024
Quartus Prime		22.4.0 Build 94 12/07/2022 SC Pro Edition

	=========== Files Selected: ===========
/home/wisig/intelFPGA_pro/22.4/quartus/linux64/assignment_defaults.qdf
/home/wisig/sam/dma_access/axi_conduit_merger_hw.tcl
/home/wisig/sam/dma_access/ghrd_agfb014r24b2e2v.qpf
/home/wisig/sam/dma_access/ghrd_agfb014r24b2e2v.qsf
/home/wisig/sam/dma_access/ghrd_timing.sdc
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps.ip
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/agilex_hps.bsf
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/agilex_hps.cmp
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/agilex_hps.html
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/agilex_hps.qgsynthc
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/agilex_hps.qip
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/agilex_hps.sopcinfo
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/agilex_hps.xml
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/agilex_hps_bb.v
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/agilex_hps_generation.rpt
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/agilex_hps_generation_previous.rpt
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/agilex_hps_inst.v
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/agilex_hps_inst.vhd
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/intel_agilex_hps_2300/synth/agilex_hps_intel_agilex_hps_2300_dvdeiwa.v
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_7evpvey.sdc
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_7evpvey.sv
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/intel_agilex_interface_generator_191/synth/hps_agi_lib.v
/home/wisig/sam/dma_access/ip/qsys_top/agilex_hps/synth/agilex_hps.v
/home/wisig/sam/dma_access/ip/qsys_top/clk_100.ip
/home/wisig/sam/dma_access/ip/qsys_top/clk_100/clk_100.bsf
/home/wisig/sam/dma_access/ip/qsys_top/clk_100/clk_100.cmp
/home/wisig/sam/dma_access/ip/qsys_top/clk_100/clk_100.html
/home/wisig/sam/dma_access/ip/qsys_top/clk_100/clk_100.qgsynthc
/home/wisig/sam/dma_access/ip/qsys_top/clk_100/clk_100.qip
/home/wisig/sam/dma_access/ip/qsys_top/clk_100/clk_100.sopcinfo
/home/wisig/sam/dma_access/ip/qsys_top/clk_100/clk_100.xml
/home/wisig/sam/dma_access/ip/qsys_top/clk_100/clk_100_bb.v
/home/wisig/sam/dma_access/ip/qsys_top/clk_100/clk_100_generation.rpt
/home/wisig/sam/dma_access/ip/qsys_top/clk_100/clk_100_generation_previous.rpt
/home/wisig/sam/dma_access/ip/qsys_top/clk_100/clk_100_inst.v
/home/wisig/sam/dma_access/ip/qsys_top/clk_100/clk_100_inst.vhd
/home/wisig/sam/dma_access/ip/qsys_top/clk_100/synth/clk_100.v
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0.ip
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/altera_emif_cal_262/synth/emif_calbus_0_altera_emif_cal_262_nkkelhq.v
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/altera_emif_cal_iossm.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/altera_emif_f2c_gearbox.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_arch.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_code.hex
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_sim_global_param_tbl.hex
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_sim_global_param_tbl.txt
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_synth_global_param_tbl.hex
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_synth_global_param_tbl.txt
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/emif_calbus_0.bsf
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/emif_calbus_0.cmp
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/emif_calbus_0.html
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/emif_calbus_0.qgsynthc
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/emif_calbus_0.qip
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/emif_calbus_0.sopcinfo
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/emif_calbus_0.xml
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/emif_calbus_0_bb.v
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/emif_calbus_0_generation.rpt
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/emif_calbus_0_generation_previous.rpt
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/emif_calbus_0_inst.v
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/emif_calbus_0_inst.vhd
/home/wisig/sam/dma_access/ip/qsys_top/emif_calbus_0/synth/emif_calbus_0.v
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps.ip
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq.sdc
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq_ip_parameters.dat
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq_ip_parameters.tcl
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq_parameters.tcl
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq_pin_map.tcl
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq_readme.txt
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq_report_io_timing.tcl
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq_report_timing.tcl
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq_report_timing_core.tcl
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq_seq_params_sim.txt
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq_seq_params_synth.hex
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq_seq_params_synth.txt
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq_spice_files.zip
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq_top.sv
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq_utils.tcl
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/altera_emif_fm_hps_262/synth/emif_hps_altera_emif_fm_hps_262_hy4252i.v
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/emif_hps.bsf
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/emif_hps.cmp
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/emif_hps.html
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/emif_hps.qgsynthc
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/emif_hps.qip
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/emif_hps.sopcinfo
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/emif_hps.xml
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/emif_hps_bb.v
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/emif_hps_generation.rpt
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/emif_hps_generation_previous.rpt
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/emif_hps_inst.v
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/emif_hps_inst.vhd
/home/wisig/sam/dma_access/ip/qsys_top/emif_hps/synth/emif_hps.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_axi_conduit_merger_0.ip
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_axi_conduit_merger_0/axi_conduit_merger_10/synth/axi_conduit_merger.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_axi_conduit_merger_0/qsys_top_axi_conduit_merger_0.bsf
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_axi_conduit_merger_0/qsys_top_axi_conduit_merger_0.cmp
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_axi_conduit_merger_0/qsys_top_axi_conduit_merger_0.html
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_axi_conduit_merger_0/qsys_top_axi_conduit_merger_0.qgsynthc
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_axi_conduit_merger_0/qsys_top_axi_conduit_merger_0.qip
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_axi_conduit_merger_0/qsys_top_axi_conduit_merger_0.sopcinfo
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_axi_conduit_merger_0/qsys_top_axi_conduit_merger_0.xml
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_axi_conduit_merger_0/qsys_top_axi_conduit_merger_0_bb.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_axi_conduit_merger_0/qsys_top_axi_conduit_merger_0_generation.rpt
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_axi_conduit_merger_0/qsys_top_axi_conduit_merger_0_generation_previous.rpt
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_axi_conduit_merger_0/qsys_top_axi_conduit_merger_0_inst.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_axi_conduit_merger_0/qsys_top_axi_conduit_merger_0_inst.vhd
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_axi_conduit_merger_0/synth/qsys_top_axi_conduit_merger_0.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0.ip
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/altera_msgdma_1922/synth/qsys_top_msgdma_0_altera_msgdma_1922_iwx37kq.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/dma_read_master_1920/synth/MM_to_ST_Adapter.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/dma_read_master_1920/synth/read_burst_control.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/dma_read_master_1920/synth/read_master.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/modular_sgdma_dispatcher_1920/synth/csr_block.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/modular_sgdma_dispatcher_1920/synth/descriptor_buffers.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/modular_sgdma_dispatcher_1920/synth/dispatcher.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/modular_sgdma_dispatcher_1920/synth/fifo_with_byteenables.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/modular_sgdma_dispatcher_1920/synth/read_signal_breakout.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/modular_sgdma_dispatcher_1920/synth/response_block.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/modular_sgdma_dispatcher_1920/synth/write_signal_breakout.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/qsys_top_msgdma_0.bsf
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/qsys_top_msgdma_0.cmp
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/qsys_top_msgdma_0.html
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/qsys_top_msgdma_0.qgsynthc
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/qsys_top_msgdma_0.qip
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/qsys_top_msgdma_0.regmap
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/qsys_top_msgdma_0.sopcinfo
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/qsys_top_msgdma_0.xml
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/qsys_top_msgdma_0_bb.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/qsys_top_msgdma_0_generation.rpt
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/qsys_top_msgdma_0_inst.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/qsys_top_msgdma_0_inst.vhd
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0/synth/qsys_top_msgdma_0.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0.ip
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0/altera_avalon_onchip_memory2_1936/synth/qsys_top_onchip_memory2_0_altera_avalon_onchip_memory2_1936_lgwpoqq.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0/altera_avalon_onchip_memory2_1936/synth/qsys_top_onchip_memory2_0_onchip_memory2_0.hex
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0/qsys_top_onchip_memory2_0.bsf
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0/qsys_top_onchip_memory2_0.cmp
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0/qsys_top_onchip_memory2_0.html
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0/qsys_top_onchip_memory2_0.qgsynthc
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0/qsys_top_onchip_memory2_0.qip
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0/qsys_top_onchip_memory2_0.sopcinfo
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0/qsys_top_onchip_memory2_0.xml
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0/qsys_top_onchip_memory2_0_bb.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0/qsys_top_onchip_memory2_0_generation.rpt
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0/qsys_top_onchip_memory2_0_generation_previous.rpt
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0/qsys_top_onchip_memory2_0_inst.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0/qsys_top_onchip_memory2_0_inst.vhd
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_onchip_memory2_0/synth/qsys_top_onchip_memory2_0.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1.ip
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1/altera_avalon_pio_1920/synth/qsys_top_pio_1_altera_avalon_pio_1920_uoqj3ia.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1/qsys_top_pio_1.bsf
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1/qsys_top_pio_1.cmp
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1/qsys_top_pio_1.html
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1/qsys_top_pio_1.qgsynthc
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1/qsys_top_pio_1.qip
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1/qsys_top_pio_1.regmap
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1/qsys_top_pio_1.sopcinfo
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1/qsys_top_pio_1.xml
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1/qsys_top_pio_1_bb.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1/qsys_top_pio_1_generation.rpt
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1/qsys_top_pio_1_generation_previous.rpt
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1/qsys_top_pio_1_inst.v
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1/qsys_top_pio_1_inst.vhd
/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_pio_1/synth/qsys_top_pio_1.v
/home/wisig/sam/dma_access/ip/qsys_top/rst_in.ip
/home/wisig/sam/dma_access/ip/qsys_top/rst_in/rst_in.bsf
/home/wisig/sam/dma_access/ip/qsys_top/rst_in/rst_in.cmp
/home/wisig/sam/dma_access/ip/qsys_top/rst_in/rst_in.html
/home/wisig/sam/dma_access/ip/qsys_top/rst_in/rst_in.qgsynthc
/home/wisig/sam/dma_access/ip/qsys_top/rst_in/rst_in.qip
/home/wisig/sam/dma_access/ip/qsys_top/rst_in/rst_in.sopcinfo
/home/wisig/sam/dma_access/ip/qsys_top/rst_in/rst_in.xml
/home/wisig/sam/dma_access/ip/qsys_top/rst_in/rst_in_bb.v
/home/wisig/sam/dma_access/ip/qsys_top/rst_in/rst_in_generation.rpt
/home/wisig/sam/dma_access/ip/qsys_top/rst_in/rst_in_generation_previous.rpt
/home/wisig/sam/dma_access/ip/qsys_top/rst_in/rst_in_inst.v
/home/wisig/sam/dma_access/ip/qsys_top/rst_in/rst_in_inst.vhd
/home/wisig/sam/dma_access/ip/qsys_top/rst_in/synth/rst_in.v
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0.ip
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate.sv
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0/synth/user_rst_clkgate_0.v
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0/user_rst_clkgate_0.bsf
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0/user_rst_clkgate_0.cmp
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0/user_rst_clkgate_0.html
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0/user_rst_clkgate_0.qgsynthc
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0/user_rst_clkgate_0.qip
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0/user_rst_clkgate_0.sopcinfo
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0/user_rst_clkgate_0.xml
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0/user_rst_clkgate_0_bb.v
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0/user_rst_clkgate_0_generation.rpt
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0/user_rst_clkgate_0_generation_previous.rpt
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0/user_rst_clkgate_0_inst.v
/home/wisig/sam/dma_access/ip/qsys_top/user_rst_clkgate_0/user_rst_clkgate_0_inst.vhd
/home/wisig/sam/dma_access/jtag.sdc
/home/wisig/sam/dma_access/qsys_top.qsys
/home/wisig/sam/dma_access/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v
/home/wisig/sam/dma_access/qsys_top/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v
/home/wisig/sam/dma_access/qsys_top/altera_avalon_st_pipeline_stage_1920/synth/qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq.sv
/home/wisig/sam/dma_access/qsys_top/altera_irq_mapper_2000/synth/qsys_top_altera_irq_mapper_2000_5ooj4vq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_axi_master_ni_1941/synth/altera_merlin_address_alignment.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_axi_master_ni_1941/synth/qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_axi_slave_ni_1941/synth/altera_merlin_address_alignment.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_axi_slave_ni_1941/synth/altera_merlin_burst_uncompressor.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_axi_slave_ni_1941/synth/qsys_top_altera_merlin_axi_slave_ni_1941_5n2xbba.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_axi_slave_ni_1941/synth/qsys_top_altera_merlin_axi_slave_ni_1941_fly5qya.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_axi_slave_ni_1941/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_bpmaysq.v
/home/wisig/sam/dma_access/qsys_top/altera_merlin_axi_slave_ni_1941/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_xzy7d6y.v
/home/wisig/sam/dma_access/qsys_top/altera_merlin_axi_translator_1921/synth/qsys_top_altera_merlin_axi_translator_1921_rzjdxdi.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_axi_translator_1921/synth/qsys_top_altera_merlin_axi_translator_1921_uetfduq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_1923_au4lvyi.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_1923_j5yayaa.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_1923_k4taf2q.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_1923_mrsyxhy.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_1923_rregqry.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ee7u5xy.v
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_p3zimnq.v
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi.v
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ukedjsa.v
/home/wisig/sam/dma_access/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_vklaixq.v
/home/wisig/sam/dma_access/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_32eezhy.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_cbjo7sq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_ejbibiy.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_gjmmgwi.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_jss6m2a.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_n77vofi.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_odw5gvy.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_ueozcoi.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_ur5itvq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_vnmpesq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_zjcvwny.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_master_agent_191/synth/qsys_top_altera_merlin_master_agent_191_mpbm6tq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_master_translator_191/synth/qsys_top_altera_merlin_master_translator_191_g7h47bq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_57ub5cy.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_b44jf7q.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_bacgeha.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_bcms7ua.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_esvd2oi.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_g3jn33y.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_l3h6k3a.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_lkkwwfi.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_mpnocui.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_mq2iztq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_nte3bmq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_yxwngua.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_33rdwui.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_3ulduai.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_ah6c3va.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_dxwzily.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_e4p6dtq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_fr2l3gq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_gksrcgq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_gojpxbi.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_jq3g7ni.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_kdwuqsq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_knzvu7i.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_lkuh5yi.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_t5znvwq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_wjrkoiq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_zpn6mja.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_slave_agent_191/synth/qsys_top_altera_merlin_slave_agent_191_ncfkfri.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_slave_translator_191/synth/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v
/home/wisig/sam/dma_access/qsys_top/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_traffic_limiter_191/synth/qsys_top_altera_merlin_traffic_limiter_191_6blplji.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_traffic_limiter_191/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya.v
/home/wisig/sam/dma_access/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_b4akxqa.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_ez32rhq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_juef5uq.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_kfhpo5a.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_pbpa2vy.sv
/home/wisig/sam/dma_access/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_td55exi.sv
/home/wisig/sam/dma_access/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_2rb3z4y.v
/home/wisig/sam/dma_access/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_4zewkiy.v
/home/wisig/sam/dma_access/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_aw6c7xa.v
/home/wisig/sam/dma_access/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_coixbni.v
/home/wisig/sam/dma_access/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_iptzvwa.v
/home/wisig/sam/dma_access/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_p5vy5vq.v
/home/wisig/sam/dma_access/qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.sdc
/home/wisig/sam/dma_access/qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.v
/home/wisig/sam/dma_access/qsys_top/altera_reset_controller_1921/synth/altera_reset_synchronizer.v
/home/wisig/sam/dma_access/qsys_top/qsys_top.bsf
/home/wisig/sam/dma_access/qsys_top/qsys_top.cmp
/home/wisig/sam/dma_access/qsys_top/qsys_top.html
/home/wisig/sam/dma_access/qsys_top/qsys_top.qgsynthc
/home/wisig/sam/dma_access/qsys_top/qsys_top.qip
/home/wisig/sam/dma_access/qsys_top/qsys_top.regmap
/home/wisig/sam/dma_access/qsys_top/qsys_top.sopcinfo
/home/wisig/sam/dma_access/qsys_top/qsys_top.xml
/home/wisig/sam/dma_access/qsys_top/qsys_top_bb.v
/home/wisig/sam/dma_access/qsys_top/qsys_top_generation.rpt
/home/wisig/sam/dma_access/qsys_top/qsys_top_generation_previous.rpt
/home/wisig/sam/dma_access/qsys_top/qsys_top_inst.v
/home/wisig/sam/dma_access/qsys_top/qsys_top_inst.vhd
/home/wisig/sam/dma_access/qsys_top/synth/qsys_top.v
/home/wisig/sam/dma_access/src/debounce.v
/home/wisig/sam/dma_access/src/ghrd_agilex_top.sv
/home/wisig/sam/dma_access/tmp-clearbox/ghrd_agfb014r24b2e2v/11282/a_dpfifo_u071.tdf
/home/wisig/sam/dma_access/tmp-clearbox/ghrd_agfb014r24b2e2v/11282/altera_syncram_a8k1.tdf
/home/wisig/sam/dma_access/tmp-clearbox/ghrd_agfb014r24b2e2v/11282/altera_syncram_impl_3f04.tdf
/home/wisig/sam/dma_access/tmp-clearbox/ghrd_agfb014r24b2e2v/11282/altera_syncram_impl_ksr3.tdf
/home/wisig/sam/dma_access/tmp-clearbox/ghrd_agfb014r24b2e2v/11282/altera_syncram_impl_upm4.tdf
/home/wisig/sam/dma_access/tmp-clearbox/ghrd_agfb014r24b2e2v/11282/altsyncram_g412.tdf
/home/wisig/sam/dma_access/tmp-clearbox/ghrd_agfb014r24b2e2v/11282/altsyncram_qnj1.tdf
/home/wisig/sam/dma_access/tmp-clearbox/ghrd_agfb014r24b2e2v/11282/cmpr_45b.tdf
/home/wisig/sam/dma_access/tmp-clearbox/ghrd_agfb014r24b2e2v/11282/scfifo_b971.tdf
	======= Total: 349 files to archive =======

	================ Status: ===============
All files archived successfully.
