INFO: [VRFC 10-163] Analyzing VHDL file "/home/wangjiakun/Development/emperor_soc/hardware/emperor.ip_user_files/bd/top/ip/top_axi_uartlite_0_0/sim/top_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_axi_uartlite_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wangjiakun/Development/emperor_soc/hardware/emperor.ip_user_files/bd/top/ip/top_microblaze_riscv_0_0/sim/top_microblaze_riscv_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_microblaze_riscv_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wangjiakun/Development/emperor_soc/hardware/emperor.ip_user_files/bd/top/ip/top_dlmb_v10_0/sim/top_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_dlmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wangjiakun/Development/emperor_soc/hardware/emperor.ip_user_files/bd/top/ip/top_ilmb_v10_0/sim/top_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_ilmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wangjiakun/Development/emperor_soc/hardware/emperor.ip_user_files/bd/top/ip/top_dlmb_bram_if_cntlr_0/sim/top_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_dlmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wangjiakun/Development/emperor_soc/hardware/emperor.ip_user_files/bd/top/ip/top_ilmb_bram_if_cntlr_0/sim/top_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_ilmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wangjiakun/Development/emperor_soc/hardware/emperor.ip_user_files/bd/top/ip/top_mdm_1_0/sim/top_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_mdm_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wangjiakun/Development/emperor_soc/hardware/emperor.ip_user_files/bd/top/ip/top_rst_clk_wiz_100M_1/sim/top_rst_clk_wiz_100M_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_rst_clk_wiz_100M_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wangjiakun/Development/emperor_soc/hardware/emperor.ip_user_files/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/sim/bd_74fb_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_74fb_psr_aclk_0'
