Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/vladimir/cf_ad9467_zed/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/vladimir/cf_ad9467_zed/pcores/" "/home/vladimir/cf_lib/edk/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" Line 1395: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" Line 1435: Net <axi_interconnect_1_S_ARID[6]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" Line 1436: Net <axi_interconnect_1_S_ARLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" Line 1446: Net <axi_interconnect_1_S_AWID[6]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" Line 1447: Net <axi_interconnect_1_S_AWLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" Line 1465: Net <axi_interconnect_1_S_WID[6]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/vladimir/cf_ad9467_zed/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <processing_system7_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_adc_1c_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_1>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_dma_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_2>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_spi_0>.
    Set property "BOX_TYPE = user_black_box" for instance <util_spi_3w_0>.
    Set property "BOX_TYPE = user_black_box" for instance <init_dma_0>.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <GPIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <GPIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO0_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO0_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO0_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO1_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO1_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO1_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <TTC0_WAVE_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <TTC1_WAVE_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <TRACE_DATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <USB0_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <USB1_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_ARID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_AWID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_WID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_ARBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_ARLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_ARSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_AWBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_AWLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_AWSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_ARPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_AWPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_ARADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_AWADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_WDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_ARCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_ARLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_ARQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_AWCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_AWLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_AWQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_WSTRB> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP0_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP0_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP0_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP0_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP0_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_ACP_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_ACP_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_ACP_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_ACP_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_ACP_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP0_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP0_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP0_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP0_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA0_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA1_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA2_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA3_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <FTMT_F2P_TRIGACK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <FTMT_P2F_TRIG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <FTMT_P2F_DEBUG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <EVENT_STANDBYWFE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <EVENT_STANDBYWFI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <CAN0_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <CAN1_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET0_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <ENET1_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <I2C0_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <I2C0_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <I2C0_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <I2C0_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <I2C1_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <I2C1_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <I2C1_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <I2C1_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <PJTAG_TD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <PJTAG_TD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO0_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO0_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO0_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO0_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO0_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO1_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO1_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO1_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO1_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SDIO1_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI0_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI0_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI0_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI0_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI0_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI0_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI0_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI0_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI0_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI0_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI1_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI1_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI1_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI1_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI1_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI1_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI1_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI1_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI1_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <SPI1_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <UART0_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <UART0_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <UART0_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <UART1_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <UART1_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <UART1_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <WDT_RST_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <TRACE_CTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <USB0_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <USB1_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_ARVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_AWVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_BREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_RREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_WLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <M_AXI_GP1_WVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP0_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP0_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP0_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP0_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP0_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP0_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_GP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_ACP_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_ACP_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_ACP_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_ACP_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_ACP_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_ACP_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_ACP_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP2_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <S_AXI_HP3_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA0_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA0_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA0_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA1_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA1_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA1_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA2_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA2_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA2_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA3_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA3_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <DMA3_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <FCLK_CLK3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <FCLK_CLK2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <FCLK_RESET3_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <FCLK_RESET2_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <FCLK_RESET1_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <EVENT_EVENTO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_DMAC_ABORT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_DMAC0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_DMAC1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_DMAC2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_DMAC3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_DMAC4> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_DMAC5> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_DMAC6> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_DMAC7> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_SMC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_QSPI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_CTI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_GPIO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_USB0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_ENET0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_ENET_WAKE0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_SDIO0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_I2C0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_SPI0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_UART0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_CAN0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_USB1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_ENET1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_ENET_WAKE1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_SDIO1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_I2C1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_SPI1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_UART1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 1606: Output port <IRQ_P2F_CAN1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2275: Output port <up_status> of the instance <axi_adc_1c_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2275: Output port <dma_dbg_data> of the instance <axi_adc_1c_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2275: Output port <dma_dbg_trigger> of the instance <axi_adc_1c_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2275: Output port <adc_dbg_data> of the instance <axi_adc_1c_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2275: Output port <adc_dbg_trigger> of the instance <axi_adc_1c_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2275: Output port <adc_mon_data> of the instance <axi_adc_1c_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2275: Output port <adc_clk> of the instance <axi_adc_1c_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2275: Output port <adc_mon_valid> of the instance <axi_adc_1c_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <S_AXI_BUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <S_AXI_RUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_AWID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_AWLEN> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_AWSIZE> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_AWBURST> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_AWLOCK> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_AWCACHE> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_AWPROT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_AWQOS> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_WID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_WLAST> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_WUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_ARID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_ARLEN> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_ARSIZE> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_ARBURST> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_ARLOCK> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_ARCACHE> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_ARPROT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_ARQOS> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <IRQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2319: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_awaddr> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_awlen> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_awsize> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_awburst> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_awprot> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_awcache> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_wdata> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_wstrb> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_araddr> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_arlen> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_arsize> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_arburst> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_arprot> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_arcache> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_mm2s_araddr> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_mm2s_arlen> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_mm2s_arsize> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_mm2s_arburst> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_mm2s_arprot> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_mm2s_arcache> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axis_mm2s_tdata> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axis_mm2s_tkeep> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axis_mm2s_cntrl_tdata> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axis_mm2s_cntrl_tkeep> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_awvalid> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_wlast> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_wvalid> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_bready> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_arvalid> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_sg_rready> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_mm2s_arvalid> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axi_mm2s_rready> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <mm2s_prmry_reset_out_n> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axis_mm2s_tvalid> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axis_mm2s_tlast> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <mm2s_cntrl_reset_out_n> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axis_mm2s_cntrl_tvalid> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <m_axis_mm2s_cntrl_tlast> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <s2mm_prmry_reset_out_n> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <s2mm_sts_reset_out_n> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <s_axis_s2mm_sts_tready> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2527: Output port <mm2s_introut> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_ARESET_OUT_N> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <M_AXI_ARESET_OUT_N> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_BID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_BUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_ARREADY> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_RID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_RRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_RLAST> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_RUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_RVALID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <M_AXI_WUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <IRQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2636: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2844: Output port <SCK_T> of the instance <axi_spi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2844: Output port <MISO_O> of the instance <axi_spi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2844: Output port <MISO_T> of the instance <axi_spi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2844: Output port <MOSI_T> of the instance <axi_spi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2844: Output port <SS_T> of the instance <axi_spi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2881: Output port <debug_data> of the instance <util_spi_3w_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2881: Output port <debug_trigger> of the instance <util_spi_3w_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/cf_ad9467_zed/hdl/system.vhd" line 2898: Output port <READY_NEXT_ADDR_DDR> of the instance <init_dma_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi_interconnect_1_S_ARID<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi_interconnect_1_S_ARLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi_interconnect_1_S_AWID<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi_interconnect_1_S_AWLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi_interconnect_1_S_WID<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_axi_adc_1c_0_wrapper.ngc>.
Reading core <../implementation/system_axi_dma_0_wrapper.ngc>.
Reading core <../implementation/system_axi_interconnect_2_wrapper.ngc>.
Reading core <../implementation/system_init_dma_0_wrapper.ngc>.
Reading core <../implementation/system_axi_interconnect_1_wrapper.ngc>.
Reading core <../implementation/system_processing_system7_0_wrapper.ngc>.
Reading core <../implementation/system_axi_spi_0_wrapper.ngc>.
Reading core <../implementation/system_util_spi_3w_0_wrapper.ngc>.
Loading core <system_axi_adc_1c_0_wrapper> for timing and area information for instance <axi_adc_1c_0>.
Loading core <system_axi_dma_0_wrapper> for timing and area information for instance <axi_dma_0>.
Loading core <system_axi_interconnect_2_wrapper> for timing and area information for instance <axi_interconnect_2>.
Loading core <system_init_dma_0_wrapper> for timing and area information for instance <init_dma_0>.
Loading core <system_axi_interconnect_1_wrapper> for timing and area information for instance <axi_interconnect_1>.
Loading core <system_processing_system7_0_wrapper> for timing and area information for instance <processing_system7_0>.
Loading core <system_axi_spi_0_wrapper> for timing and area information for instance <axi_spi_0>.
Loading core <system_util_spi_3w_0_wrapper> for timing and area information for instance <util_spi_3w_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 9.
INFO:Xst:2260 - The FF/Latch <axi_adc_1c_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_adc_1c_0> is equivalent to the following 3 FFs/Latches : <axi_adc_1c_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <axi_adc_1c_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> <axi_adc_1c_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <axi_adc_1c_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_adc_1c_0> is equivalent to the following 3 FFs/Latches : <axi_adc_1c_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <axi_adc_1c_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> <axi_adc_1c_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8858
#      GND                         : 25
#      INV                         : 440
#      LUT1                        : 56
#      LUT2                        : 1170
#      LUT3                        : 2578
#      LUT4                        : 911
#      LUT5                        : 873
#      LUT6                        : 1872
#      MUXCY                       : 424
#      MUXCY_L                     : 30
#      MUXF7                       : 82
#      MUXF8                       : 6
#      VCC                         : 17
#      XORCY                       : 374
# FlipFlops/Latches                : 11082
#      FD                          : 646
#      FDC                         : 2275
#      FDCE                        : 886
#      FDE                         : 4180
#      FDP                         : 653
#      FDPE                        : 60
#      FDR                         : 400
#      FDRE                        : 1921
#      FDS                         : 38
#      FDSE                        : 14
#      IDDR_2CLK                   : 9
# RAMS                             : 378
#      RAM32M                      : 285
#      RAM32X1D                    : 88
#      RAMB18E1                    : 2
#      RAMB36E1                    : 3
# Shift Registers                  : 196
#      SRL16E                      : 16
#      SRLC16E                     : 180
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 14
#      IBUFDS                      : 9
#      IBUFGDS                     : 1
#      IOBUF                       : 1
#      OBUF                        : 3
# DSPs                             : 3
#      DSP48E1                     : 3
# Others                           : 11
#      IDELAYCTRL                  : 1
#      IDELAYE2                    : 9
#      PS7                         : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:           11074  out of  106400    10%  
 Number of Slice LUTs:                 9412  out of  53200    17%  
    Number used as Logic:              7900  out of  53200    14%  
    Number used as Memory:             1512  out of  17400     8%  
       Number used as RAM:             1316
       Number used as SRL:              196

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  15767
   Number with an unused Flip Flop:    4693  out of  15767    29%  
   Number with an unused LUT:          6355  out of  15767    40%  
   Number of fully used LUT-FF pairs:  4719  out of  15767    29%  
   Number of unique control sets:       677

IO Utilization: 
 Number of IOs:                         154
 Number of bonded IOBs:                   4  out of    200     2%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    140     2%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  
 Number of DSP48E1s:                      3  out of    220     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+-----------------------------------------------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)                                           | Load  |
----------------------------------------------------------------+-----------------------------------------------------------------+-------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>| BUFG                                                            | 11270 |
adc_clk_in_p                                                    | IBUFGDS+BUFG                                                    | 255   |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>| BUFG                                                            | 41    |
net_gnd0                                                        | NONE(processing_system7_0/processing_system7_0/ENET1_GMII_TX_ER)| 81    |
----------------------------------------------------------------+-----------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                           | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
axi_adc_1c_0/adc_mon_valid(axi_adc_1c_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | NONE(axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_dma_wr/i_mem/Mram_m_ram)                                                                                                                                                                                                                                                                                           | 62    |
axi_adc_1c_0/S_AXI_BRESP<0>(axi_adc_1c_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_dma_wr/i_mem/Mram_m_ram)                                                                                                                                                                                                                                                                                           | 36    |
axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                                          | NONE(axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                                     | 2     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 11.744ns (Maximum Frequency: 85.148MHz)
   Minimum input arrival time before clock: 4.065ns
   Maximum output required time after clock: 2.434ns
   Maximum combinational path delay: 1.120ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Clock period: 11.744ns (frequency: 85.148MHz)
  Total number of paths / destination ports: 5316729407 / 27902
-------------------------------------------------------------------------
Delay:               11.744ns (Levels of Logic = 53)
  Source:            init_dma_0/init_dma_0/USER_LOGIC_I/up_len_ref_17 (FF)
  Destination:       init_dma_0/init_dma_0/USER_LOGIC_I/count_irq_dma_31 (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: init_dma_0/init_dma_0/USER_LOGIC_I/up_len_ref_17 to init_dma_0/init_dma_0/USER_LOGIC_I/count_irq_dma_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.282   0.426  init_dma_0/USER_LOGIC_I/up_len_ref_17 (init_dma_0/USER_LOGIC_I/up_len_ref<17>)
     DSP48E1:B16->PCOUT47    1   3.851   0.000  init_dma_0/USER_LOGIC_I/Mmult_n0179 (init_dma_0/USER_LOGIC_I/Mmult_n0179_PCOUT_to_Mmult_n01791_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  init_dma_0/USER_LOGIC_I/Mmult_n01791 (init_dma_0/USER_LOGIC_I/Mmult_n01791_PCOUT_to_Mmult_n01792_PCIN_47)
     DSP48E1:PCIN47->P0    1   1.518   0.413  init_dma_0/USER_LOGIC_I/Mmult_n01792 (init_dma_0/USER_LOGIC_I/n0179<17>)
     LUT2:I1->O            1   0.053   0.000  init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_lut<17> (init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_lut<17>)
     MUXCY:S->O            1   0.291   0.000  init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<17> (init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<18> (init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<19> (init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<20> (init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<21> (init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<22> (init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<23> (init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<24> (init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<25> (init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<26> (init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<27> (init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<28> (init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<29> (init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_cy<29>)
     XORCY:CI->O           5   0.320   0.662  init_dma_0/USER_LOGIC_I/Madd_up_addr_buff[0]_up_len_ref[2]_add_91_OUT_xor<30> (init_dma_0/USER_LOGIC_I/up_addr_buff[0]_up_len_ref[2]_add_91_OUT<30>)
     LUT4:I0->O            1   0.053   0.000  init_dma_0/USER_LOGIC_I/Mcompar_up_addr_buff[0]_up_addr_buff[0]_LessThan_74_o_lut<15> (init_dma_0/USER_LOGIC_I/Mcompar_up_addr_buff[0]_up_addr_buff[0]_LessThan_74_o_lut<15>)
     MUXCY:S->O           35   0.291   0.566  init_dma_0/USER_LOGIC_I/Mcompar_up_addr_buff[0]_up_addr_buff[0]_LessThan_74_o_cy<15> (init_dma_0/USER_LOGIC_I/up_addr_buff[0]_up_addr_buff[0]_LessThan_74_o)
     LUT4:I3->O            1   0.053   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_lut<0> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_lut<0>)
     MUXCY:S->O            1   0.291   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<0> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<1> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<2> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<3> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<4> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<5> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<6> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<7> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<8> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<9> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<10> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<11> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<12> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<13> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<14> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<15> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<16> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<17> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<18> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<19> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<20> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<21> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<22> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<23> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<24> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<25> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<26> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<27> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<28> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<29> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<29>)
     MUXCY:CI->O           0   0.015   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<30> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_cy<30>)
     XORCY:CI->O           1   0.320   0.000  init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma_xor<31> (init_dma_0/USER_LOGIC_I/Mcount_count_irq_dma31)
     FDRE:D                    0.011          init_dma_0/USER_LOGIC_I/count_irq_dma_31
    ----------------------------------------
    Total                     11.744ns (9.677ns logic, 2.067ns route)
                                       (82.4% logic, 17.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'adc_clk_in_p'
  Clock period: 2.497ns (frequency: 400.481MHz)
  Total number of paths / destination ports: 1739 / 334
-------------------------------------------------------------------------
Delay:               2.497ns (Levels of Logic = 2)
  Source:            axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_dma_wr/adc_rel_count_2 (FF)
  Destination:       axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_dma_wr/adc_rel_waddr_5 (FF)
  Source Clock:      adc_clk_in_p rising
  Destination Clock: adc_clk_in_p rising

  Data Path: axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_dma_wr/adc_rel_count_2 to axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_dma_wr/adc_rel_waddr_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.282   0.739  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_dma_wr/adc_rel_count_2 (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_dma_wr/adc_rel_count<2>)
     LUT5:I0->O            2   0.053   0.731  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_dma_wr/Mmux_adc_capture_rel_s11 (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_dma_wr/Mmux_adc_capture_rel_s1)
     LUT5:I0->O            7   0.053   0.439  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_dma_wr/adc_capture_rel_s_adc_capture_end_s_OR_134_o1 (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_dma_wr/adc_capture_rel_s_adc_capture_end_s_OR_134_o)
     FDE:CE                    0.200          axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_dma_wr/adc_rel_toggle
    ----------------------------------------
    Total                      2.497ns (0.588ns logic, 1.909ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>'
  Clock period: 1.936ns (frequency: 516.529MHz)
  Total number of paths / destination ports: 215 / 64
-------------------------------------------------------------------------
Delay:               1.936ns (Levels of Logic = 1)
  Source:            axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_addr_3 (FF)
  Destination:       axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_cnt_7 (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1> rising

  Data Path: axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_addr_3 to axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_cnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.282   0.831  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_addr_3 (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_addr<3>)
     LUT6:I0->O            8   0.053   0.445  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_sel_delay_addr[3]_AND_157_o21 (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_sel_delay_addr[3]_AND_157_o)
     FDRE:R                    0.325          axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_cnt_0
    ----------------------------------------
    Total                      1.936ns (0.660ns logic, 1.276ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'adc_clk_in_p'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              0.410ns (Levels of Logic = 0)
  Source:            axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/i_or_ddr:Q2 (PAD)
  Destination:       axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/adc_or_n (FF)
  Destination Clock: adc_clk_in_p rising

  Data Path: axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/i_or_ddr:Q2 to axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/adc_or_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q2           1   0.000   0.399  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/i_or_ddr (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/adc_or_n_s)
     FD:D                      0.011          axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/adc_or_n
    ----------------------------------------
    Total                      0.410ns (0.011ns logic, 0.399ns route)
                                       (2.7% logic, 97.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>'
  Total number of paths / destination ports: 45 / 5
-------------------------------------------------------------------------
Offset:              1.354ns (Levels of Logic = 2)
  Source:            axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_adc_if[7].i_data_idelay:CNTVALUEOUT4 (PAD)
  Destination:       axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rdata_4 (FF)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1> rising

  Data Path: axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_adc_if[7].i_data_idelay:CNTVALUEOUT4 to axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rdata_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDELAYE2:CNTVALUEOUT4    1   0.000   0.635  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_adc_if[7].i_data_idelay (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rdata_s<7><4>)
     LUT6:I2->O            1   0.053   0.602  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_addr[3]_GND_55_o_wide_mux_35_OUT<4>2 (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_addr[3]_GND_55_o_wide_mux_35_OUT<4>2)
     LUT5:I2->O            1   0.053   0.000  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_addr[3]_GND_55_o_wide_mux_35_OUT<4>4 (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_addr[3]_GND_55_o_wide_mux_35_OUT<4>)
     FD:D                      0.011          axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rdata_4
    ----------------------------------------
    Total                      1.354ns (0.117ns logic, 1.237ns route)
                                       (8.6% logic, 91.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 1850 / 910
-------------------------------------------------------------------------
Offset:              4.065ns (Levels of Logic = 7)
  Source:            processing_system7_0/processing_system7_0/PS7_i:MAXIGP0AWID3 (PAD)
  Destination:       axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11 (RAM)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:MAXIGP0AWID3 to axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:MAXIGP0AWID3      14   0.000   0.687  processing_system7_0/PS7_i (processing_system7_0/M_AXI_GP0_AWID_FULL<3>)
     LUT3:I0->O            2   0.053   0.731  processing_system7_0/out1331 (processing_system7_0/out133)
     LUT6:I1->O            1   0.053   0.485  processing_system7_0/out12 (processing_system7_0/out11)
     LUT5:I3->O            1   0.053   0.413  processing_system7_0/out13 (processing_system7_0/out12)
     LUT5:I4->O            6   0.053   0.772  processing_system7_0/out17 (processing_system7_0/n0057)
     LUT6:I0->O            1   0.053   0.399  processing_system7_0/M_AXI_GP0_AWID<6>6 (M_AXI_GP0_AWID<0>)
     end scope: 'processing_system7_0:M_AXI_GP0_AWID<0>'
     begin scope: 'axi_interconnect_1:S_AXI_AWID<0>'
     begin scope: 'axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw:S_AXI_AWID<0>'
     RAM32M:DIB0               0.313          U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
    ----------------------------------------
    Total                      4.065ns (0.578ns logic, 3.487ns route)
                                       (14.2% logic, 85.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'net_gnd0'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              0.410ns (Levels of Logic = 0)
  Source:            processing_system7_0/processing_system7_0/PS7_i:EMIOENET1GMIITXER (PAD)
  Destination:       processing_system7_0/processing_system7_0/ENET1_GMII_TX_ER (FF)
  Destination Clock: net_gnd0 rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:EMIOENET1GMIITXER to processing_system7_0/processing_system7_0/ENET1_GMII_TX_ER
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:EMIOENET1GMIITXER    1   0.000   0.399  processing_system7_0/PS7_i (processing_system7_0/ENET1_GMII_TX_ER_i)
     FD:D                      0.011          processing_system7_0/ENET1_GMII_TX_ER
    ----------------------------------------
    Total                      0.410ns (0.011ns logic, 0.399ns route)
                                       (2.7% logic, 97.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 767 / 259
-------------------------------------------------------------------------
Offset:              2.434ns (Levels of Logic = 4)
  Source:            axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/queue_id_0 (FF)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:SAXIHP0AWVALID (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/queue_id_0 to processing_system7_0/processing_system7_0/PS7_i:SAXIHP0AWVALID
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.649  axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/queue_id_0 (axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/queue_id_0)
     LUT4:I0->O            4   0.053   0.433  axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/_n0335211 (axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/_n0335211)
     LUT6:I5->O            5   0.053   0.512  axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/_n0335212 (axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/_n033521)
     LUT3:I1->O            1   0.053   0.399  axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/M_AXI_AVALID_I1 (DEBUG_MP_MR_AWADDRCONTROL<0>)
     end scope: 'axi_interconnect_2:M_AXI_AWVALID<0>'
     begin scope: 'processing_system7_0:S_AXI_HP0_AWVALID'
    PS7:SAXIHP0AWVALID         0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      2.434ns (0.441ns logic, 1.993ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              0.734ns (Levels of Logic = 0)
  Source:            axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_wdata_4 (FF)
  Destination:       axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/i_or_idelay:CNTVALUEIN4 (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1> rising

  Data Path: axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_wdata_4 to axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/i_or_idelay:CNTVALUEIN4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.282   0.452  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_wdata_4 (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_wdata<4>)
    IDELAYE2:CNTVALUEIN4        0.000          axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_adc_if[0].i_data_idelay
    ----------------------------------------
    Total                      0.734ns (0.282ns logic, 0.452ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'net_gnd0'
  Total number of paths / destination ports: 61 / 61
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 0)
  Source:            processing_system7_0/processing_system7_0/FTMD_TRACEIN_VALID_i (FF)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:FTMDTRACEINVALID (PAD)
  Source Clock:      net_gnd0 rising

  Data Path: processing_system7_0/processing_system7_0/FTMD_TRACEIN_VALID_i to processing_system7_0/processing_system7_0/PS7_i:FTMDTRACEINVALID
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.399  processing_system7_0/FTMD_TRACEIN_VALID_i (processing_system7_0/FTMD_TRACEIN_VALID_i)
    PS7:FTMDTRACEINVALID        0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 159 / 150
-------------------------------------------------------------------------
Delay:               1.120ns (Levels of Logic = 3)
  Source:            processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BVALID (PAD)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BREADY (PAD)

  Data Path: processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BVALID to processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:SAXIHP0BVALID      4   0.000   0.000  processing_system7_0/PS7_i (S_AXI_HP0_BVALID)
     end scope: 'processing_system7_0:S_AXI_HP0_BVALID'
     begin scope: 'axi_interconnect_2:M_AXI_BVALID<0>'
     LUT3:I0->O            8   0.053   0.445  axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT.write_resp_inst/M_AXI_BREADY_I1 (DEBUG_MP_MR_BRESP<1>)
     end scope: 'axi_interconnect_2:M_AXI_BREADY<0>'
     begin scope: 'processing_system7_0:S_AXI_HP0_BREADY'
    PS7:SAXIHP0BREADY          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      1.120ns (0.675ns logic, 0.445ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock adc_clk_in_p
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
adc_clk_in_p                                                    |    2.497|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    1.823|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
adc_clk_in_p                                                    |    0.850|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|   11.744|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>|    0.698|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    0.698|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>|    1.936|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.19 secs
 
--> 


Total memory usage is 570348 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    : 1132 (   0 filtered)

