--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ProgramFiles\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml datapath.twx datapath.ncd -o datapath.twr
datapath.pcf

Design file:              datapath.ncd
Physical constraint file: datapath.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
iw<0>          |    2.203(R)|      SLOW  |    0.837(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<1>          |    1.971(R)|      SLOW  |    1.142(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<2>          |    1.890(R)|      SLOW  |    0.830(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<3>          |    2.061(R)|      SLOW  |    1.149(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<4>          |    1.736(R)|      SLOW  |    1.030(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<5>          |    2.212(R)|      SLOW  |    1.011(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<11>         |    0.761(R)|      FAST  |    1.666(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<12>         |    0.795(R)|      FAST  |    1.907(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<13>         |    0.710(R)|      FAST  |    1.752(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<14>         |    0.788(R)|      FAST  |    1.486(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<15>         |    0.719(R)|      FAST  |    1.750(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<16>         |    0.741(R)|      FAST  |    1.783(R)|      SLOW  |clk_BUFGP         |   0.000|
               |   -0.162(F)|      FAST  |    2.471(F)|      SLOW  |clk_BUFGP         |   0.000|
iw<17>         |    0.575(R)|      FAST  |    1.757(R)|      SLOW  |clk_BUFGP         |   0.000|
               |   -0.137(F)|      FAST  |    2.433(F)|      SLOW  |clk_BUFGP         |   0.000|
iw<18>         |    0.808(R)|      FAST  |    2.004(R)|      SLOW  |clk_BUFGP         |   0.000|
               |   -0.028(F)|      FAST  |    2.283(F)|      SLOW  |clk_BUFGP         |   0.000|
iw<19>         |    0.613(R)|      FAST  |    1.615(R)|      SLOW  |clk_BUFGP         |   0.000|
               |   -0.099(F)|      FAST  |    2.374(F)|      SLOW  |clk_BUFGP         |   0.000|
iw<20>         |    0.777(R)|      FAST  |    1.852(R)|      SLOW  |clk_BUFGP         |   0.000|
               |   -0.068(F)|      FAST  |    2.327(F)|      SLOW  |clk_BUFGP         |   0.000|
iw<21>         |   -0.257(F)|      FAST  |    2.595(F)|      SLOW  |clk_BUFGP         |   0.000|
iw<22>         |   -0.186(F)|      FAST  |    2.489(F)|      SLOW  |clk_BUFGP         |   0.000|
iw<23>         |   -0.185(F)|      FAST  |    2.491(F)|      SLOW  |clk_BUFGP         |   0.000|
iw<24>         |   -0.122(F)|      FAST  |    2.391(F)|      SLOW  |clk_BUFGP         |   0.000|
iw<25>         |   -0.018(F)|      FAST  |    2.182(F)|      SLOW  |clk_BUFGP         |   0.000|
iw<26>         |    1.987(R)|      SLOW  |    1.837(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<27>         |    1.674(R)|      SLOW  |    1.806(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<28>         |    2.033(R)|      SLOW  |    1.697(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<29>         |    2.245(R)|      SLOW  |    1.591(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<30>         |    2.324(R)|      SLOW  |    1.528(R)|      SLOW  |clk_BUFGP         |   0.000|
iw<31>         |    2.464(R)|      SLOW  |    1.594(R)|      SLOW  |clk_BUFGP         |   0.000|
readDataFromMem|    0.353(R)|      FAST  |    2.115(R)|      SLOW  |clk_BUFGP         |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
ALUOutput     |         9.902(F)|      SLOW  |         4.031(F)|      FAST  |clk_BUFGP         |   0.000|
writeDataToMem|         9.602(F)|      SLOW  |         3.927(F)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    3.775|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
iw<0>          |ALUOutput      |    8.079|
iw<1>          |ALUOutput      |    7.847|
iw<2>          |ALUOutput      |    7.766|
iw<3>          |ALUOutput      |    7.937|
iw<4>          |ALUOutput      |    7.612|
iw<5>          |ALUOutput      |    8.088|
iw<26>         |ALUOutput      |    7.863|
iw<27>         |ALUOutput      |    7.550|
iw<28>         |ALUOutput      |    7.909|
iw<29>         |ALUOutput      |    8.121|
iw<30>         |ALUOutput      |    8.200|
iw<31>         |ALUOutput      |    8.340|
---------------+---------------+---------+


Analysis completed Mon Jun 07 23:13:09 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5003 MB



