0.6
2018.2
Jun 14 2018
20:41:02
D:/Vivado/Gate_level/system verilog/Gate_level_Design/half_adder/half_adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Vivado/Gate_level/system verilog/Gate_level_Design/half_adder/half_adder.srcs/sim_1/new/half_adderTB.sv,1722543243,systemVerilog,,,,half_adderTB,,,,,,,,
D:/Vivado/Gate_level/system verilog/Gate_level_Design/half_adder/half_adder.srcs/sources_1/new/half_adder.sv,1722542691,systemVerilog,,D:/Vivado/Gate_level/system verilog/Gate_level_Design/half_adder/half_adder.srcs/sim_1/new/half_adderTB.sv,,Half_adder,,,,,,,,
