   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 2
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"stm32f4xx_fmc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.FMC_NORSRAMDeInit,"ax",%progbits
  20              		.align	2
  21              		.global	FMC_NORSRAMDeInit
  22              		.thumb
  23              		.thumb_func
  25              	FMC_NORSRAMDeInit:
  26              	.LFB110:
  27              		.file 1 "libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c"
   1:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
   2:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   ******************************************************************************
   3:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @file    stm32f4xx_fmc.c
   4:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @author  MCD Application Team
   5:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @version V1.3.0
   6:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @date    08-November-2013
   7:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          functionalities of the FMC peripheral:           
   9:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           + Interface with SRAM, PSRAM, NOR and OneNAND memories
  10:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           + Interface with NAND memories
  11:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           + Interface with 16-bit PC Card compatible memories 
  12:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           + Interface with SDRAM memories    
  13:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           + Interrupts and flags management   
  14:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           
  15:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   ******************************************************************************
  16:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @attention
  17:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  18:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * <h2><center>&copy; COPYRIGHT 2013 STMicroelectronics</center></h2>
  19:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  20:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  21:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * You may not use this file except in compliance with the License.
  22:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * You may obtain a copy of the License at:
  23:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  24:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  25:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  26:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * Unless required by applicable law or agreed to in writing, software 
  27:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  28:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  29:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * See the License for the specific language governing permissions and
  30:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * limitations under the License.
  31:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  32:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   ******************************************************************************
  33:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
  34:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  35:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Includes ------------------------------------------------------------------*/
  36:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #include "stm32f4xx_fmc.h"
  37:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #include "stm32f4xx_rcc.h"
  38:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  39:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  40:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
  41:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
  42:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  43:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC 
  44:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief FMC driver modules
  45:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
  46:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */ 
  47:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  48:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private typedef -----------------------------------------------------------*/
  49:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private define ------------------------------------------------------------*/
  50:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  51:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* --------------------- FMC registers bit mask ---------------------------- */
  52:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* FMC BCRx Mask */
  53:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define BCR_MBKEN_SET              ((uint32_t)0x00000001)
  54:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define BCR_MBKEN_RESET            ((uint32_t)0x000FFFFE)
  55:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define BCR_FACCEN_SET             ((uint32_t)0x00000040)
  56:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  57:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* FMC PCRx Mask */
  58:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define PCR_PBKEN_SET              ((uint32_t)0x00000004)
  59:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define PCR_PBKEN_RESET            ((uint32_t)0x000FFFFB)
  60:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define PCR_ECCEN_SET              ((uint32_t)0x00000040)
  61:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define PCR_ECCEN_RESET            ((uint32_t)0x000FFFBF)
  62:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define PCR_MEMORYTYPE_NAND        ((uint32_t)0x00000008)
  63:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  64:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* FMC SDCRx write protection Mask*/
  65:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define SDCR_WriteProtection_RESET ((uint32_t)0x00007DFF) 
  66:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  67:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* FMC SDCMR Mask*/
  68:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define SDCMR_CTB1_RESET           ((uint32_t)0x003FFFEF)
  69:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define SDCMR_CTB2_RESET           ((uint32_t)0x003FFFF7)
  70:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define SDCMR_CTB1_2_RESET         ((uint32_t)0x003FFFE7)
  71:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  72:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private macro -------------------------------------------------------------*/
  73:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private variables ---------------------------------------------------------*/
  74:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private function prototypes -----------------------------------------------*/
  75:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private functions ---------------------------------------------------------*/
  76:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  77:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Private_Functions
  78:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
  79:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
  80:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  81:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Group1 NOR/SRAM Controller functions
  82:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief    NOR/SRAM Controller functions 
  83:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  84:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @verbatim   
  85:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================
  86:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                     ##### NOR and SRAM Controller functions #####
  87:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================  
  88:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  89:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..] The following sequence should be followed to configure the FMC to interface
  90:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       with SRAM, PSRAM, NOR or OneNAND memory connected to the NOR/SRAM Bank:
  91:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
  92:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) Enable the clock for the FMC and associated GPIOs using the following functions:
  93:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
  94:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
  95:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  96:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) FMC pins configuration 
  97:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++) Connect the involved FMC pins to AF12 using the following function 
  98:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FMC); 
  99:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++) Configure these FMC pins in alternate function mode by calling the function
 100:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             GPIO_Init();    
 101:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        
 102:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) Declare a FMC_NORSRAMInitTypeDef structure, for example:
 103:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           FMC_NORSRAMInitTypeDef  FMC_NORSRAMInitStructure;
 104:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       and fill the FMC_NORSRAMInitStructure variable with the allowed values of
 105:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the structure member.
 106:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       
 107:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) Initialize the NOR/SRAM Controller by calling the function
 108:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           FMC_NORSRAMInit(&FMC_NORSRAMInitStructure); 
 109:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 110:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) Then enable the NOR/SRAM Bank, for example:
 111:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           FMC_NORSRAMCmd(FMC_Bank1_NORSRAM2, ENABLE);  
 112:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 113:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) At this stage you can read/write from/to the memory connected to the NOR/SRAM Bank. 
 114:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
 115:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @endverbatim
 116:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
 117:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 118:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 119:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 120:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  De-initializes the FMC NOR/SRAM Banks registers to their default 
 121:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *   reset values.
 122:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 123:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 124:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM1: FMC Bank1 NOR/SRAM1  
 125:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM2: FMC Bank1 NOR/SRAM2 
 126:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM3: FMC Bank1 NOR/SRAM3 
 127:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM4: FMC Bank1 NOR/SRAM4 
 128:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 129:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 130:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NORSRAMDeInit(uint32_t FMC_Bank)
 131:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
  28              		.loc 1 131 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.LVL0:
 132:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameter */
 133:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(FMC_Bank));
 134:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 135:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank1_NORSRAM1 */
 136:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank1_NORSRAM1)
 137:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 138:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank] = 0x000030DB;    
  34              		.loc 1 138 0
  35 0000 4FF02043 		mov	r3, #-1610612736
 136:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
  36              		.loc 1 136 0
  37 0004 60B1     		cbz	r0, .L5
 139:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 140:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank1_NORSRAM2,  FMC_Bank1_NORSRAM3 or FMC_Bank1_NORSRAM4 */
 141:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 142:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {   
 143:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank] = 0x000030D2; 
  38              		.loc 1 143 0
  39 0006 43F2D202 		movw	r2, #12498
  40 000a 43F82020 		str	r2, [r3, r0, lsl #2]
  41              	.L3:
  42 000e 8000     		lsls	r0, r0, #2
  43              	.LVL1:
  44 0010 00F12040 		add	r0, r0, #-1610612736
 144:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 145:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank1->BTCR[FMC_Bank + 1] = 0x0FFFFFFF;
  45              		.loc 1 145 0
  46 0014 6FF07043 		mvn	r3, #-268435456
  47 0018 4360     		str	r3, [r0, #4]
 146:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank1E->BWTR[FMC_Bank] = 0x0FFFFFFF;  
  48              		.loc 1 146 0
  49 001a C0F80431 		str	r3, [r0, #260]
  50 001e 7047     		bx	lr
  51              	.LVL2:
  52              	.L5:
 138:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
  53              		.loc 1 138 0
  54 0020 43F2DB02 		movw	r2, #12507
  55 0024 1A60     		str	r2, [r3]
  56 0026 F2E7     		b	.L3
  57              		.cfi_endproc
  58              	.LFE110:
  60              		.section	.text.FMC_NORSRAMInit,"ax",%progbits
  61              		.align	2
  62              		.global	FMC_NORSRAMInit
  63              		.thumb
  64              		.thumb_func
  66              	FMC_NORSRAMInit:
  67              	.LFB111:
 147:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 148:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 149:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 150:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Initializes the FMC NOR/SRAM Banks according to the specified
 151:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         parameters in the FMC_NORSRAMInitStruct.
 152:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_NORSRAMInitStruct : pointer to a FMC_NORSRAMInitTypeDef structure
 153:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         that contains the configuration information for the FMC NOR/SRAM 
 154:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         specified Banks.                       
 155:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 156:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 157:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NORSRAMInit(FMC_NORSRAMInitTypeDef* FMC_NORSRAMInitStruct)
 158:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
  68              		.loc 1 158 0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 8
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72              	.LVL3:
  73 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  74              	.LCFI0:
  75              		.cfi_def_cfa_offset 28
  76              		.cfi_offset 4, -28
  77              		.cfi_offset 5, -24
  78              		.cfi_offset 6, -20
  79              		.cfi_offset 7, -16
  80              		.cfi_offset 8, -12
  81              		.cfi_offset 9, -8
  82              		.cfi_offset 14, -4
 159:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpr = 0;
 160:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 161:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
 162:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(FMC_NORSRAMInitStruct->FMC_Bank));
 163:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_MUX(FMC_NORSRAMInitStruct->FMC_DataAddressMux));
 164:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_MEMORY(FMC_NORSRAMInitStruct->FMC_MemoryType));
 165:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NORSRAM_MEMORY_WIDTH(FMC_NORSRAMInitStruct->FMC_MemoryDataWidth));
 166:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_BURSTMODE(FMC_NORSRAMInitStruct->FMC_BurstAccessMode));
 167:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_POLARITY(FMC_NORSRAMInitStruct->FMC_WaitSignalPolarity));
 168:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WRAP_MODE(FMC_NORSRAMInitStruct->FMC_WrapMode));
 169:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_SIGNAL_ACTIVE(FMC_NORSRAMInitStruct->FMC_WaitSignalActive));
 170:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WRITE_OPERATION(FMC_NORSRAMInitStruct->FMC_WriteOperation));
 171:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAITE_SIGNAL(FMC_NORSRAMInitStruct->FMC_WaitSignal));
 172:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(FMC_NORSRAMInitStruct->FMC_ExtendedMode));
 173:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ASYNWAIT(FMC_NORSRAMInitStruct->FMC_AsynchronousWait));
 174:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WRITE_BURST(FMC_NORSRAMInitStruct->FMC_WriteBurst));
 175:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_CONTINOUS_CLOCK(FMC_NORSRAMInitStruct->FMC_ContinousClock));  
 176:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ADDRESS_SETUP_TIME(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_Addr
 177:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ADDRESS_HOLD_TIME(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_Addre
 178:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_DATASETUP_TIME(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataSetu
 179:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_TURNAROUND_TIME(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_BusTurn
 180:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_CLK_DIV(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_CLKDivision));
 181:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_DATA_LATENCY(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataLatenc
 182:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ACCESS_MODE(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AccessMode)
 183:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 184:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* NOR/SRAM Bank control register configuration */ 
 185:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank1->BTCR[FMC_NORSRAMInitStruct->FMC_Bank] =   
 186:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (uint32_t)FMC_NORSRAMInitStruct->FMC_DataAddressMux |
 187:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_MemoryType |
 188:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_MemoryDataWidth |
 189:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_BurstAccessMode |
 190:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WaitSignalPolarity |
 191:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WrapMode |
 192:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WaitSignalActive |
 193:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WriteOperation |
  83              		.loc 1 193 0
  84 0004 00F11C01 		add	r1, r0, #28
  85 0008 0EC9     		ldmia	r1, {r1, r2, r3}
 158:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpr = 0;
  86              		.loc 1 158 0
  87 000a 83B0     		sub	sp, sp, #12
  88              	.LCFI1:
  89              		.cfi_def_cfa_offset 40
 187:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_MemoryDataWidth |
  90              		.loc 1 187 0
  91 000c D0F808C0 		ldr	ip, [r0, #8]
  92              		.loc 1 193 0
  93 0010 0193     		str	r3, [sp, #4]
 186:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_MemoryType |
  94              		.loc 1 186 0
  95 0012 4368     		ldr	r3, [r0, #4]
 187:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_MemoryDataWidth |
  96              		.loc 1 187 0
  97 0014 C768     		ldr	r7, [r0, #12]
 188:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_BurstAccessMode |
  98              		.loc 1 188 0
  99 0016 0669     		ldr	r6, [r0, #16]
 189:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WaitSignalPolarity |
 100              		.loc 1 189 0
 101 0018 4569     		ldr	r5, [r0, #20]
 190:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WrapMode |
 102              		.loc 1 190 0
 103 001a 8469     		ldr	r4, [r0, #24]
 194:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WaitSignal |
 195:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_ExtendedMode |
 104              		.loc 1 195 0
 105 001c D0F828E0 		ldr	lr, [r0, #40]
 185:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (uint32_t)FMC_NORSRAMInitStruct->FMC_DataAddressMux |
 106              		.loc 1 185 0
 107 0020 D0F80080 		ldr	r8, [r0]
 186:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_MemoryType |
 108              		.loc 1 186 0
 109 0024 4CEA0309 		orr	r9, ip, r3
 187:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_MemoryDataWidth |
 110              		.loc 1 187 0
 111 0028 49EA0707 		orr	r7, r9, r7
 188:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_BurstAccessMode |
 112              		.loc 1 188 0
 113 002c 3E43     		orrs	r6, r6, r7
 189:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WaitSignalPolarity |
 114              		.loc 1 189 0
 115 002e 3543     		orrs	r5, r5, r6
 190:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WrapMode |
 116              		.loc 1 190 0
 117 0030 2C43     		orrs	r4, r4, r5
 191:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WaitSignalActive |
 118              		.loc 1 191 0
 119 0032 2143     		orrs	r1, r1, r4
 193:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WaitSignal |
 120              		.loc 1 193 0
 121 0034 019B     		ldr	r3, [sp, #4]
 192:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WriteOperation |
 122              		.loc 1 192 0
 123 0036 0A43     		orrs	r2, r2, r1
 193:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WaitSignal |
 124              		.loc 1 193 0
 125 0038 1343     		orrs	r3, r3, r2
 126              		.loc 1 195 0
 127 003a C26A     		ldr	r2, [r0, #44]
 196:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_AsynchronousWait |
 128              		.loc 1 196 0
 129 003c 016B     		ldr	r1, [r0, #48]
 194:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_ExtendedMode |
 130              		.loc 1 194 0
 131 003e 43EA0E03 		orr	r3, r3, lr
 195:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_AsynchronousWait |
 132              		.loc 1 195 0
 133 0042 1343     		orrs	r3, r3, r2
 134 0044 4FEA8806 		lsl	r6, r8, #2
 197:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WriteBurst |
 198:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_ContinousClock;
 135              		.loc 1 198 0
 136 0048 426B     		ldr	r2, [r0, #52]
 196:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WriteBurst |
 137              		.loc 1 196 0
 138 004a 0B43     		orrs	r3, r3, r1
 139 004c 06F12046 		add	r6, r6, #-1610612736
 197:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NORSRAMInitStruct->FMC_WriteBurst |
 140              		.loc 1 197 0
 141 0050 1343     		orrs	r3, r3, r2
 199:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 200:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 201:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_NORSRAMInitStruct->FMC_MemoryType == FMC_MemoryType_NOR)
 142              		.loc 1 201 0
 143 0052 BCF1080F 		cmp	ip, #8
 185:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (uint32_t)FMC_NORSRAMInitStruct->FMC_DataAddressMux |
 144              		.loc 1 185 0
 145 0056 3360     		str	r3, [r6]
 146              		.loc 1 201 0
 147 0058 20D0     		beq	.L17
 202:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 203:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_NORSRAMInitStruct->FMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
 204:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 205:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 206:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Configure Continuous clock feature when bank2..4 is used */
 207:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if((FMC_NORSRAMInitStruct->FMC_ContinousClock == FMC_CClock_SyncAsync) && (FMC_NORSRAMInitStruct-
 148              		.loc 1 207 0
 149 005a B2F5801F 		cmp	r2, #1048576
 150 005e 24D0     		beq	.L8
 151              	.L10:
 152 0060 856B     		ldr	r5, [r0, #56]
 153 0062 2F69     		ldr	r7, [r5, #16]
 154              	.LVL4:
 155              	.L9:
 156 0064 A969     		ldr	r1, [r5, #24]
 208:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 209:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr = (uint32_t)((FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1+1]) & ~(((uint32_t)0x0F) << 20));    
 210:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 211:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1]  |= FMC_NORSRAMInitStruct->FMC_ContinousClock;
 212:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1]  |= FMC_BurstAccessMode_Enable;
 213:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1+1] = (uint32_t)(tmpr | (((FMC_NORSRAMInitStruct->FMC_ReadWri
 214:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 215:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 216:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* NOR/SRAM Bank timing register configuration */
 217:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank1->BTCR[FMC_NORSRAMInitStruct->FMC_Bank+1] =   
 218:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (uint32_t)FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressSetupTime |
 219:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressHoldTime << 4) |
 220:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataSetupTime << 8) |
 157              		.loc 1 220 0
 158 0066 AA68     		ldr	r2, [r5, #8]
 221:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_BusTurnAroundDuration << 16) |
 159              		.loc 1 221 0
 160 0068 EB68     		ldr	r3, [r5, #12]
 219:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataSetupTime << 8) |
 161              		.loc 1 219 0
 162 006a 95E81010 		ldmia	r5, {r4, ip}
 163 006e 2143     		orrs	r1, r1, r4
 164 0070 41EA0C11 		orr	r1, r1, ip, lsl #4
 222:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             ((FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_CLKDivision) << 20) |
 223:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             ((FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataLatency) << 24) |
 165              		.loc 1 223 0
 166 0074 6D69     		ldr	r5, [r5, #20]
 167 0076 41EA0222 		orr	r2, r1, r2, lsl #8
 168 007a 42EA0342 		orr	r2, r2, r3, lsl #16
 169 007e 42EA0563 		orr	r3, r2, r5, lsl #24
 170 0082 43EA0753 		orr	r3, r3, r7, lsl #20
 224:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AccessMode;
 225:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****      
 226:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* NOR/SRAM Bank timing register for write configuration, if extended mode is used */
 227:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_NORSRAMInitStruct->FMC_ExtendedMode == FMC_ExtendedMode_Enable)
 171              		.loc 1 227 0
 172 0086 BEF5804F 		cmp	lr, #16384
 217:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (uint32_t)FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressSetupTime |
 173              		.loc 1 217 0
 174 008a 7360     		str	r3, [r6, #4]
 175              		.loc 1 227 0
 176 008c 24D0     		beq	.L18
 228:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 229:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_Addres
 230:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_Address
 231:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataSetupT
 232:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_CLK_DIV(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_CLKDivision));
 233:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_DATA_LATENCY(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataLatency)
 234:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AccessMode));
 235:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 236:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1E->BWTR[FMC_NORSRAMInitStruct->FMC_Bank] =   
 237:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                (uint32_t)FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressSetupTime |
 238:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressHoldTime << 4 )|
 239:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataSetupTime << 8) |
 240:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                ((FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_CLKDivision) << 20) |
 241:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                ((FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataLatency) << 24) |
 242:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AccessMode;
 243:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 244:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 245:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 246:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1E->BWTR[FMC_NORSRAMInitStruct->FMC_Bank] = 0x0FFFFFFF;
 177              		.loc 1 246 0
 178 008e 6FF07043 		mvn	r3, #-268435456
 179 0092 C6F80431 		str	r3, [r6, #260]
 247:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 248:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 249:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 180              		.loc 1 249 0
 181 0096 03B0     		add	sp, sp, #12
 182              	.LCFI2:
 183              		.cfi_remember_state
 184              		.cfi_def_cfa_offset 28
 185              		@ sp needed
 186 0098 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 187              	.LVL5:
 188              	.L17:
 189              	.LCFI3:
 190              		.cfi_restore_state
 203:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 191              		.loc 1 203 0
 192 009c 3368     		ldr	r3, [r6]
 207:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 193              		.loc 1 207 0
 194 009e B2F5801F 		cmp	r2, #1048576
 203:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 195              		.loc 1 203 0
 196 00a2 43F04003 		orr	r3, r3, #64
 197 00a6 3360     		str	r3, [r6]
 207:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 198              		.loc 1 207 0
 199 00a8 DAD1     		bne	.L10
 200              	.L8:
 207:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 201              		.loc 1 207 0 is_stmt 0 discriminator 1
 202 00aa B8F1000F 		cmp	r8, #0
 203 00ae D7D0     		beq	.L10
 209:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 204              		.loc 1 209 0 is_stmt 1
 205 00b0 4FF02043 		mov	r3, #-1610612736
 213:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 206              		.loc 1 213 0
 207 00b4 856B     		ldr	r5, [r0, #56]
 209:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 208              		.loc 1 209 0
 209 00b6 5A68     		ldr	r2, [r3, #4]
 210              	.LVL6:
 211:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1]  |= FMC_BurstAccessMode_Enable;
 211              		.loc 1 211 0
 212 00b8 1968     		ldr	r1, [r3]
 213 00ba 41F48011 		orr	r1, r1, #1048576
 214 00be 1960     		str	r1, [r3]
 212:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1+1] = (uint32_t)(tmpr | (((FMC_NORSRAMInitStruct->FMC_ReadWri
 215              		.loc 1 212 0
 216 00c0 1968     		ldr	r1, [r3]
 217 00c2 41F48071 		orr	r1, r1, #256
 218 00c6 1960     		str	r1, [r3]
 213:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 219              		.loc 1 213 0
 220 00c8 2F69     		ldr	r7, [r5, #16]
 209:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 221              		.loc 1 209 0
 222 00ca 22F47002 		bic	r2, r2, #15728640
 223              	.LVL7:
 213:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 224              		.loc 1 213 0
 225 00ce 791E     		subs	r1, r7, #1
 226 00d0 42EA0152 		orr	r2, r2, r1, lsl #20
 227              	.LVL8:
 228 00d4 5A60     		str	r2, [r3, #4]
 229 00d6 C5E7     		b	.L9
 230              	.L18:
 237:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressHoldTime << 4 )|
 231              		.loc 1 237 0
 232 00d8 C06B     		ldr	r0, [r0, #60]
 233              	.LVL9:
 239:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                ((FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_CLKDivision) << 20) |
 234              		.loc 1 239 0
 235 00da 90E80E00 		ldmia	r0, {r1, r2, r3}
 236 00de 8569     		ldr	r5, [r0, #24]
 240:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                ((FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataLatency) << 24) |
 237              		.loc 1 240 0
 238 00e0 0469     		ldr	r4, [r0, #16]
 241:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AccessMode;
 239              		.loc 1 241 0
 240 00e2 4069     		ldr	r0, [r0, #20]
 241 00e4 2943     		orrs	r1, r1, r5
 242 00e6 41EA0212 		orr	r2, r1, r2, lsl #4
 243 00ea 42EA0322 		orr	r2, r2, r3, lsl #8
 244 00ee 42EA0453 		orr	r3, r2, r4, lsl #20
 245 00f2 43EA0063 		orr	r3, r3, r0, lsl #24
 236:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                (uint32_t)FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressSetupTime |
 246              		.loc 1 236 0
 247 00f6 C6F80431 		str	r3, [r6, #260]
 248              		.loc 1 249 0
 249 00fa 03B0     		add	sp, sp, #12
 250              	.LCFI4:
 251              		.cfi_def_cfa_offset 28
 252              		@ sp needed
 253 00fc BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 254              		.cfi_endproc
 255              	.LFE111:
 257              		.section	.text.FMC_NORSRAMStructInit,"ax",%progbits
 258              		.align	2
 259              		.global	FMC_NORSRAMStructInit
 260              		.thumb
 261              		.thumb_func
 263              	FMC_NORSRAMStructInit:
 264              	.LFB112:
 250:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 251:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 252:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Fills each FMC_NORSRAMInitStruct member with its default value.
 253:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_NORSRAMInitStruct: pointer to a FMC_NORSRAMInitTypeDef structure 
 254:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         which will be initialized.
 255:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 256:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 257:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NORSRAMStructInit(FMC_NORSRAMInitTypeDef* FMC_NORSRAMInitStruct)
 258:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {  
 265              		.loc 1 258 0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269              	.LVL10:
 270 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 271              	.LCFI5:
 272              		.cfi_def_cfa_offset 20
 273              		.cfi_offset 4, -20
 274              		.cfi_offset 5, -16
 275              		.cfi_offset 6, -12
 276              		.cfi_offset 7, -8
 277              		.cfi_offset 14, -4
 259:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Reset NOR/SRAM Init structure parameters values */
 260:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_Bank = FMC_Bank1_NORSRAM1;
 261:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_DataAddressMux = FMC_DataAddressMux_Enable;
 262:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_MemoryType = FMC_MemoryType_SRAM;
 263:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_MemoryDataWidth = FMC_NORSRAM_MemoryDataWidth_16b;
 264:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_BurstAccessMode = FMC_BurstAccessMode_Disable;
 265:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_AsynchronousWait = FMC_AsynchronousWait_Disable;
 266:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WaitSignalPolarity = FMC_WaitSignalPolarity_Low;
 267:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WrapMode = FMC_WrapMode_Disable;
 268:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WaitSignalActive = FMC_WaitSignalActive_BeforeWaitState;
 269:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteOperation = FMC_WriteOperation_Enable;
 270:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WaitSignal = FMC_WaitSignal_Enable;
 271:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ExtendedMode = FMC_ExtendedMode_Disable;
 272:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteBurst = FMC_WriteBurst_Disable;
 273:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ContinousClock = FMC_CClock_SyncOnly;
 274:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 275:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressSetupTime = 15;
 276:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressHoldTime = 15;
 277:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataSetupTime = 255;
 278:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_BusTurnAroundDuration = 15;
 279:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_CLKDivision = 15;
 280:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataLatency = 15;
 281:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AccessMode = FMC_AccessMode_A; 
 282:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressSetupTime = 15;
 278              		.loc 1 282 0
 279 0002 C16B     		ldr	r1, [r0, #60]
 275:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressHoldTime = 15;
 280              		.loc 1 275 0
 281 0004 846B     		ldr	r4, [r0, #56]
 261:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_MemoryType = FMC_MemoryType_SRAM;
 282              		.loc 1 261 0
 283 0006 0223     		movs	r3, #2
 284 0008 4360     		str	r3, [r0, #4]
 275:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressHoldTime = 15;
 285              		.loc 1 275 0
 286 000a 0F22     		movs	r2, #15
 260:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_DataAddressMux = FMC_DataAddressMux_Enable;
 287              		.loc 1 260 0
 288 000c 0023     		movs	r3, #0
 277:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_BusTurnAroundDuration = 15;
 289              		.loc 1 277 0
 290 000e FF25     		movs	r5, #255
 263:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_BurstAccessMode = FMC_BurstAccessMode_Disable;
 291              		.loc 1 263 0
 292 0010 4FF0100E 		mov	lr, #16
 269:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WaitSignal = FMC_WaitSignal_Enable;
 293              		.loc 1 269 0
 294 0014 4FF48057 		mov	r7, #4096
 270:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ExtendedMode = FMC_ExtendedMode_Disable;
 295              		.loc 1 270 0
 296 0018 4FF40056 		mov	r6, #8192
 263:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_BurstAccessMode = FMC_BurstAccessMode_Disable;
 297              		.loc 1 263 0
 298 001c C0F80CE0 		str	lr, [r0, #12]
 269:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WaitSignal = FMC_WaitSignal_Enable;
 299              		.loc 1 269 0
 300 0020 0762     		str	r7, [r0, #32]
 270:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ExtendedMode = FMC_ExtendedMode_Disable;
 301              		.loc 1 270 0
 302 0022 4662     		str	r6, [r0, #36]
 260:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_DataAddressMux = FMC_DataAddressMux_Enable;
 303              		.loc 1 260 0
 304 0024 0360     		str	r3, [r0]
 262:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_MemoryDataWidth = FMC_NORSRAM_MemoryDataWidth_16b;
 305              		.loc 1 262 0
 306 0026 8360     		str	r3, [r0, #8]
 264:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_AsynchronousWait = FMC_AsynchronousWait_Disable;
 307              		.loc 1 264 0
 308 0028 0361     		str	r3, [r0, #16]
 265:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WaitSignalPolarity = FMC_WaitSignalPolarity_Low;
 309              		.loc 1 265 0
 310 002a C362     		str	r3, [r0, #44]
 266:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WrapMode = FMC_WrapMode_Disable;
 311              		.loc 1 266 0
 312 002c 4361     		str	r3, [r0, #20]
 267:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WaitSignalActive = FMC_WaitSignalActive_BeforeWaitState;
 313              		.loc 1 267 0
 314 002e 8361     		str	r3, [r0, #24]
 268:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteOperation = FMC_WriteOperation_Enable;
 315              		.loc 1 268 0
 316 0030 C361     		str	r3, [r0, #28]
 271:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteBurst = FMC_WriteBurst_Disable;
 317              		.loc 1 271 0
 318 0032 8362     		str	r3, [r0, #40]
 272:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ContinousClock = FMC_CClock_SyncOnly;
 319              		.loc 1 272 0
 320 0034 0363     		str	r3, [r0, #48]
 273:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 321              		.loc 1 273 0
 322 0036 4363     		str	r3, [r0, #52]
 281:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressSetupTime = 15;
 323              		.loc 1 281 0
 324 0038 A361     		str	r3, [r4, #24]
 275:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressHoldTime = 15;
 325              		.loc 1 275 0
 326 003a 2260     		str	r2, [r4]
 276:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataSetupTime = 255;
 327              		.loc 1 276 0
 328 003c 6260     		str	r2, [r4, #4]
 278:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_CLKDivision = 15;
 329              		.loc 1 278 0
 330 003e E260     		str	r2, [r4, #12]
 279:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataLatency = 15;
 331              		.loc 1 279 0
 332 0040 2261     		str	r2, [r4, #16]
 280:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AccessMode = FMC_AccessMode_A; 
 333              		.loc 1 280 0
 334 0042 6261     		str	r2, [r4, #20]
 277:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_BusTurnAroundDuration = 15;
 335              		.loc 1 277 0
 336 0044 A560     		str	r5, [r4, #8]
 337              		.loc 1 282 0
 338 0046 0A60     		str	r2, [r1]
 283:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressHoldTime = 15;
 339              		.loc 1 283 0
 340 0048 4A60     		str	r2, [r1, #4]
 284:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataSetupTime = 255;
 341              		.loc 1 284 0
 342 004a 8D60     		str	r5, [r1, #8]
 285:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_BusTurnAroundDuration = 15;
 343              		.loc 1 285 0
 344 004c CA60     		str	r2, [r1, #12]
 286:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_CLKDivision = 15;
 345              		.loc 1 286 0
 346 004e 0A61     		str	r2, [r1, #16]
 287:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataLatency = 15;
 347              		.loc 1 287 0
 348 0050 4A61     		str	r2, [r1, #20]
 288:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AccessMode = FMC_AccessMode_A;
 349              		.loc 1 288 0
 350 0052 8B61     		str	r3, [r1, #24]
 351 0054 F0BD     		pop	{r4, r5, r6, r7, pc}
 352              		.cfi_endproc
 353              	.LFE112:
 355 0056 00BF     		.section	.text.FMC_NORSRAMCmd,"ax",%progbits
 356              		.align	2
 357              		.global	FMC_NORSRAMCmd
 358              		.thumb
 359              		.thumb_func
 361              	FMC_NORSRAMCmd:
 362              	.LFB113:
 289:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 290:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 291:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 292:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables the specified NOR/SRAM Memory Bank.
 293:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 294:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 295:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM1: FMC Bank1 NOR/SRAM1  
 296:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM2: FMC Bank1 NOR/SRAM2 
 297:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM3: FMC Bank1 NOR/SRAM3 
 298:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM4: FMC Bank1 NOR/SRAM4 
 299:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the FMC_Bank. This parameter can be: ENABLE or DISABLE.
 300:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 301:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 302:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NORSRAMCmd(uint32_t FMC_Bank, FunctionalState NewState)
 303:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 363              		.loc 1 303 0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367              		@ link register save eliminated.
 368              	.LVL11:
 369 0000 8000     		lsls	r0, r0, #2
 370              	.LVL12:
 371 0002 00F12040 		add	r0, r0, #-1610612736
 304:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(FMC_Bank));
 305:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 306:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 307:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 372              		.loc 1 307 0
 373 0006 21B9     		cbnz	r1, .L24
 308:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 309:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
 310:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank] |= BCR_MBKEN_SET;
 311:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 312:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 313:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 314:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
 315:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank] &= BCR_MBKEN_RESET;
 374              		.loc 1 315 0
 375 0008 0268     		ldr	r2, [r0]
 376 000a 044B     		ldr	r3, .L25
 377 000c 1340     		ands	r3, r3, r2
 378 000e 0360     		str	r3, [r0]
 379 0010 7047     		bx	lr
 380              	.L24:
 310:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 381              		.loc 1 310 0
 382 0012 0368     		ldr	r3, [r0]
 383 0014 43F00103 		orr	r3, r3, #1
 384 0018 0360     		str	r3, [r0]
 385 001a 7047     		bx	lr
 386              	.L26:
 387              		.align	2
 388              	.L25:
 389 001c FEFF0F00 		.word	1048574
 390              		.cfi_endproc
 391              	.LFE113:
 393              		.section	.text.FMC_NANDDeInit,"ax",%progbits
 394              		.align	2
 395              		.global	FMC_NANDDeInit
 396              		.thumb
 397              		.thumb_func
 399              	FMC_NANDDeInit:
 400              	.LFB114:
 316:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 317:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 318:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 319:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @}
 320:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 321:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 322:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Group2 NAND Controller functions
 323:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief    NAND Controller functions 
 324:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
 325:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @verbatim   
 326:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================
 327:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                     ##### NAND Controller functions #####
 328:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================  
 329:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 330:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..]  The following sequence should be followed to configure the FMC to interface 
 331:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        with 8-bit or 16-bit NAND memory connected to the NAND Bank:
 332:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 333:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Enable the clock for the FMC and associated GPIOs using the following functions:
 334:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++)  RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
 335:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++)  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 336:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 337:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) FMC pins configuration 
 338:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) Connect the involved FMC pins to AF12 using the following function 
 339:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****            GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FMC); 
 340:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) Configure these FMC pins in alternate function mode by calling the function
 341:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****            GPIO_Init();    
 342:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        
 343:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Declare a FMC_NANDInitTypeDef structure, for example:
 344:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_NANDInitTypeDef  FMC_NANDInitStructure;
 345:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       and fill the FMC_NANDInitStructure variable with the allowed values of
 346:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the structure member.
 347:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       
 348:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Initialize the NAND Controller by calling the function
 349:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_NANDInit(&FMC_NANDInitStructure); 
 350:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 351:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Then enable the NAND Bank, for example:
 352:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_NANDCmd(FMC_Bank3_NAND, ENABLE);  
 353:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 354:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) At this stage you can read/write from/to the memory connected to the NAND Bank. 
 355:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
 356:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..]
 357:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (@) To enable the Error Correction Code (ECC), you have to use the function
 358:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_NANDECCCmd(FMC_Bank3_NAND, ENABLE);  
 359:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..]
 360:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (@) and to get the current ECC value you have to use the function
 361:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       ECCval = FMC_GetECC(FMC_Bank3_NAND); 
 362:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 363:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @endverbatim
 364:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
 365:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 366:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 367:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 368:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  De-initializes the FMC NAND Banks registers to their default reset values.
 369:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 370:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 371:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
 372:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND 
 373:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 374:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 375:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NANDDeInit(uint32_t FMC_Bank)
 376:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 401              		.loc 1 376 0
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 405              		@ link register save eliminated.
 406              	.LVL13:
 377:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameter */
 378:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NAND_BANK(FMC_Bank));
 379:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 380:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 407              		.loc 1 380 0
 408 0000 1028     		cmp	r0, #16
 381:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 382:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Set the FMC_Bank2 registers to their reset values */
 383:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PCR2 = 0x00000018;
 409              		.loc 1 383 0
 410 0002 0CBF     		ite	eq
 411 0004 054B     		ldreq	r3, .L31
 384:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->SR2 = 0x00000040;
 385:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PMEM2 = 0xFCFCFCFC;
 386:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PATT2 = 0xFCFCFCFC;  
 387:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 388:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank3_NAND */  
 389:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 390:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 391:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Set the FMC_Bank3 registers to their reset values */
 392:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PCR3 = 0x00000018;
 412              		.loc 1 392 0
 413 0006 064B     		ldrne	r3, .L31+4
 393:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->SR3 = 0x00000040;
 394:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PMEM3 = 0xFCFCFCFC;
 414              		.loc 1 394 0
 415 0008 4FF0FC32 		mov	r2, #-50529028
 392:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->SR3 = 0x00000040;
 416              		.loc 1 392 0
 417 000c 1820     		movs	r0, #24
 418              	.LVL14:
 393:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->SR3 = 0x00000040;
 419              		.loc 1 393 0
 420 000e 4021     		movs	r1, #64
 392:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->SR3 = 0x00000040;
 421              		.loc 1 392 0
 422 0010 1860     		str	r0, [r3]
 393:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->SR3 = 0x00000040;
 423              		.loc 1 393 0
 424 0012 5960     		str	r1, [r3, #4]
 425              		.loc 1 394 0
 426 0014 9A60     		str	r2, [r3, #8]
 395:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PATT3 = 0xFCFCFCFC; 
 427              		.loc 1 395 0
 428 0016 DA60     		str	r2, [r3, #12]
 429 0018 7047     		bx	lr
 430              	.L32:
 431 001a 00BF     		.align	2
 432              	.L31:
 433 001c 600000A0 		.word	-1610612640
 434 0020 800000A0 		.word	-1610612608
 435              		.cfi_endproc
 436              	.LFE114:
 438              		.section	.text.FMC_NANDInit,"ax",%progbits
 439              		.align	2
 440              		.global	FMC_NANDInit
 441              		.thumb
 442              		.thumb_func
 444              	FMC_NANDInit:
 445              	.LFB115:
 396:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 397:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 398:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 399:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 400:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Initializes the FMC NAND Banks according to the specified parameters
 401:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         in the FMC_NANDInitStruct.
 402:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_NANDInitStruct : pointer to a FMC_NANDInitTypeDef structure that
 403:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         contains the configuration information for the FMC NAND specified Banks.               
 404:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 405:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 406:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NANDInit(FMC_NANDInitTypeDef* FMC_NANDInitStruct)
 407:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 446              		.loc 1 407 0
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 8
 449              		@ frame_needed = 0, uses_anonymous_args = 0
 450              	.LVL15:
 451 0000 2DE9F04E 		push	{r4, r5, r6, r7, r9, r10, fp, lr}
 452              	.LCFI6:
 453              		.cfi_def_cfa_offset 32
 454              		.cfi_offset 4, -32
 455              		.cfi_offset 5, -28
 456              		.cfi_offset 6, -24
 457              		.cfi_offset 7, -20
 458              		.cfi_offset 9, -16
 459              		.cfi_offset 10, -12
 460              		.cfi_offset 11, -8
 461              		.cfi_offset 14, -4
 462 0004 82B0     		sub	sp, sp, #8
 463              	.LCFI7:
 464              		.cfi_def_cfa_offset 40
 465 0006 0669     		ldr	r6, [r0, #16]
 408:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
 409:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 410:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
 411:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NAND_BANK(FMC_NANDInitStruct->FMC_Bank));
 412:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(FMC_NANDInitStruct->FMC_Waitfeature));
 413:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(FMC_NANDInitStruct->FMC_MemoryDataWidth));
 414:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ECC_STATE(FMC_NANDInitStruct->FMC_ECC));
 415:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(FMC_NANDInitStruct->FMC_ECCPageSize));
 416:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(FMC_NANDInitStruct->FMC_TCLRSetupTime));
 417:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_TAR_TIME(FMC_NANDInitStruct->FMC_TARSetupTime));
 418:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime));
 419:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime)
 420:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime)
 421:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime));
 422:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime)
 423:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTi
 424:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTi
 425:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime
 426:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 427:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set the tmppcr value according to FMC_NANDInitStruct parameters */
 428:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppcr = (uint32_t)FMC_NANDInitStruct->FMC_Waitfeature |
 429:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             PCR_MEMORYTYPE_NAND |
 466              		.loc 1 429 0
 467 0008 8468     		ldr	r4, [r0, #8]
 468 000a 0196     		str	r6, [sp, #4]
 469 000c 4668     		ldr	r6, [r0, #4]
 430:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NANDInitStruct->FMC_MemoryDataWidth |
 431:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NANDInitStruct->FMC_ECC |
 432:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NANDInitStruct->FMC_ECCPageSize |
 433:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_TCLRSetupTime << 9 )|
 434:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_TARSetupTime << 13);
 435:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 436:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set tmppmem value according to FMC_CommonSpaceTimingStructure parameters */
 437:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppmem = (uint32_t)FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime |
 438:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 439:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 440:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime << 24); 
 441:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 442:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set tmppatt value according to FMC_AttributeSpaceTimingStructure parameters */
 443:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppatt = (uint32_t)FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime |
 470              		.loc 1 443 0
 471 000e 036A     		ldr	r3, [r0, #32]
 437:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 472              		.loc 1 437 0
 473 0010 C569     		ldr	r5, [r0, #28]
 444:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 445:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 474              		.loc 1 445 0
 475 0012 9A68     		ldr	r2, [r3, #8]
 439:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime << 24); 
 476              		.loc 1 439 0
 477 0014 A968     		ldr	r1, [r5, #8]
 444:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 478              		.loc 1 444 0
 479 0016 D3F804A0 		ldr	r10, [r3, #4]
 438:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 480              		.loc 1 438 0
 481 001a D5F804B0 		ldr	fp, [r5, #4]
 433:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_TARSetupTime << 13);
 482              		.loc 1 433 0
 483 001e D0F81490 		ldr	r9, [r0, #20]
 438:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 484              		.loc 1 438 0
 485 0022 D5F800E0 		ldr	lr, [r5]
 440:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 486              		.loc 1 440 0
 487 0026 EF68     		ldr	r7, [r5, #12]
 444:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 488              		.loc 1 444 0
 489 0028 1D68     		ldr	r5, [r3]
 446:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime << 24);
 490              		.loc 1 446 0
 491 002a DB68     		ldr	r3, [r3, #12]
 429:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_NANDInitStruct->FMC_MemoryDataWidth |
 492              		.loc 1 429 0
 493 002c 3443     		orrs	r4, r4, r6
 494 002e C668     		ldr	r6, [r0, #12]
 495 0030 44F00804 		orr	r4, r4, #8
 496 0034 3443     		orrs	r4, r4, r6
 497 0036 019E     		ldr	r6, [sp, #4]
 445:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime << 24);
 498              		.loc 1 445 0
 499 0038 1204     		lsls	r2, r2, #16
 500 003a 2643     		orrs	r6, r6, r4
 434:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 501              		.loc 1 434 0
 502 003c 8469     		ldr	r4, [r0, #24]
 447:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 448:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_NANDInitStruct->FMC_Bank == FMC_Bank2_NAND)
 503              		.loc 1 448 0
 504 003e 0068     		ldr	r0, [r0]
 505              	.LVL16:
 506 0040 42EA0A2A 		orr	r10, r2, r10, lsl #8
 439:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime << 24); 
 507              		.loc 1 439 0
 508 0044 0904     		lsls	r1, r1, #16
 509 0046 41EA0B21 		orr	r1, r1, fp, lsl #8
 510              		.loc 1 448 0
 511 004a 1028     		cmp	r0, #16
 444:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 512              		.loc 1 444 0
 513 004c 4AEA0505 		orr	r5, r10, r5
 443:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 514              		.loc 1 443 0
 515 0050 45EA0365 		orr	r5, r5, r3, lsl #24
 516 0054 46EA4929 		orr	r9, r6, r9, lsl #9
 449:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 450:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* FMC_Bank2_NAND registers configuration */
 451:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PCR2 = tmppcr;
 517              		.loc 1 451 0
 518 0058 0CBF     		ite	eq
 519 005a 074B     		ldreq	r3, .L37
 452:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PMEM2 = tmppmem;
 453:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PATT2 = tmppatt;
 454:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 455:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 456:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 457:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* FMC_Bank3_NAND registers configuration */
 458:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PCR3 = tmppcr;
 520              		.loc 1 458 0
 521 005c 074B     		ldrne	r3, .L37+4
 438:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 522              		.loc 1 438 0
 523 005e 41EA0E0E 		orr	lr, r1, lr
 428:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             PCR_MEMORYTYPE_NAND |
 524              		.loc 1 428 0
 525 0062 49EA4436 		orr	r6, r9, r4, lsl #13
 526              	.LVL17:
 437:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 527              		.loc 1 437 0
 528 0066 4EEA0761 		orr	r1, lr, r7, lsl #24
 529              	.LVL18:
 530              		.loc 1 458 0
 531 006a 1E60     		str	r6, [r3]
 459:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PMEM3 = tmppmem;
 532              		.loc 1 459 0
 533 006c 9960     		str	r1, [r3, #8]
 460:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PATT3 = tmppatt;
 534              		.loc 1 460 0
 535 006e DD60     		str	r5, [r3, #12]
 461:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 462:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 536              		.loc 1 462 0
 537 0070 02B0     		add	sp, sp, #8
 538              	.LCFI8:
 539              		.cfi_def_cfa_offset 32
 540              		@ sp needed
 541 0072 BDE8F08E 		pop	{r4, r5, r6, r7, r9, r10, fp, pc}
 542              	.LVL19:
 543              	.L38:
 544 0076 00BF     		.align	2
 545              	.L37:
 546 0078 600000A0 		.word	-1610612640
 547 007c 800000A0 		.word	-1610612608
 548              		.cfi_endproc
 549              	.LFE115:
 551              		.section	.text.FMC_NANDStructInit,"ax",%progbits
 552              		.align	2
 553              		.global	FMC_NANDStructInit
 554              		.thumb
 555              		.thumb_func
 557              	FMC_NANDStructInit:
 558              	.LFB116:
 463:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 464:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 465:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 466:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Fills each FMC_NANDInitStruct member with its default value.
 467:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_NANDInitStruct: pointer to a FMC_NANDInitTypeDef structure which
 468:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         will be initialized.
 469:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 470:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 471:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NANDStructInit(FMC_NANDInitTypeDef* FMC_NANDInitStruct)
 472:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** { 
 559              		.loc 1 472 0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 0
 562              		@ frame_needed = 0, uses_anonymous_args = 0
 563              		@ link register save eliminated.
 564              	.LVL20:
 565 0000 30B4     		push	{r4, r5}
 566              	.LCFI9:
 567              		.cfi_def_cfa_offset 8
 568              		.cfi_offset 4, -8
 569              		.cfi_offset 5, -4
 473:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Reset NAND Init structure parameters values */
 474:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_Bank = FMC_Bank2_NAND;
 475:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_Waitfeature = FMC_Waitfeature_Disable;
 476:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_MemoryDataWidth = FMC_NAND_MemoryDataWidth_16b;
 477:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_ECC = FMC_ECC_Disable;
 478:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_ECCPageSize = FMC_ECCPageSize_256Bytes;
 479:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_TCLRSetupTime = 0x0;
 480:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_TARSetupTime = 0x0;
 481:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime = 252;
 482:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime = 252;
 483:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime = 252;
 484:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime = 252;
 485:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime = 252;
 570              		.loc 1 485 0
 571 0002 016A     		ldr	r1, [r0, #32]
 481:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime = 252;
 572              		.loc 1 481 0
 573 0004 C469     		ldr	r4, [r0, #28]
 574 0006 FC23     		movs	r3, #252
 475:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_MemoryDataWidth = FMC_NAND_MemoryDataWidth_16b;
 575              		.loc 1 475 0
 576 0008 0022     		movs	r2, #0
 474:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_Waitfeature = FMC_Waitfeature_Disable;
 577              		.loc 1 474 0
 578 000a 1025     		movs	r5, #16
 579 000c 0560     		str	r5, [r0]
 476:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_ECC = FMC_ECC_Disable;
 580              		.loc 1 476 0
 581 000e 8560     		str	r5, [r0, #8]
 475:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_MemoryDataWidth = FMC_NAND_MemoryDataWidth_16b;
 582              		.loc 1 475 0
 583 0010 4260     		str	r2, [r0, #4]
 477:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_ECCPageSize = FMC_ECCPageSize_256Bytes;
 584              		.loc 1 477 0
 585 0012 C260     		str	r2, [r0, #12]
 478:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_TCLRSetupTime = 0x0;
 586              		.loc 1 478 0
 587 0014 0261     		str	r2, [r0, #16]
 479:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_TARSetupTime = 0x0;
 588              		.loc 1 479 0
 589 0016 4261     		str	r2, [r0, #20]
 480:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime = 252;
 590              		.loc 1 480 0
 591 0018 8261     		str	r2, [r0, #24]
 481:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime = 252;
 592              		.loc 1 481 0
 593 001a 2360     		str	r3, [r4]
 482:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime = 252;
 594              		.loc 1 482 0
 595 001c 6360     		str	r3, [r4, #4]
 483:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime = 252;
 596              		.loc 1 483 0
 597 001e A360     		str	r3, [r4, #8]
 484:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime = 252;
 598              		.loc 1 484 0
 599 0020 E360     		str	r3, [r4, #12]
 600              		.loc 1 485 0
 601 0022 0B60     		str	r3, [r1]
 486:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime = 252;
 602              		.loc 1 486 0
 603 0024 4B60     		str	r3, [r1, #4]
 487:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime = 252;
 604              		.loc 1 487 0
 605 0026 8B60     		str	r3, [r1, #8]
 488:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime = 252;	  
 606              		.loc 1 488 0
 607 0028 CB60     		str	r3, [r1, #12]
 489:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 608              		.loc 1 489 0
 609 002a 30BC     		pop	{r4, r5}
 610              	.LCFI10:
 611              		.cfi_restore 5
 612              		.cfi_restore 4
 613              		.cfi_def_cfa_offset 0
 614 002c 7047     		bx	lr
 615              		.cfi_endproc
 616              	.LFE116:
 618 002e 00BF     		.section	.text.FMC_NANDCmd,"ax",%progbits
 619              		.align	2
 620              		.global	FMC_NANDCmd
 621              		.thumb
 622              		.thumb_func
 624              	FMC_NANDCmd:
 625              	.LFB117:
 490:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 491:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 492:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables the specified NAND Memory Bank.
 493:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 494:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 495:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
 496:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
 497:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the FMC_Bank. This parameter can be: ENABLE or DISABLE.
 498:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 499:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 500:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NANDCmd(uint32_t FMC_Bank, FunctionalState NewState)
 501:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 626              		.loc 1 501 0
 627              		.cfi_startproc
 628              		@ args = 0, pretend = 0, frame = 0
 629              		@ frame_needed = 0, uses_anonymous_args = 0
 630              		@ link register save eliminated.
 631              	.LVL21:
 502:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NAND_BANK(FMC_Bank));
 503:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 504:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 505:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 632              		.loc 1 505 0
 633 0000 41B1     		cbz	r1, .L42
 506:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 507:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
 508:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 634              		.loc 1 508 0
 635 0002 1028     		cmp	r0, #16
 509:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 510:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->PCR2 |= PCR_PBKEN_SET;
 636              		.loc 1 510 0
 637 0004 0CBF     		ite	eq
 638 0006 084A     		ldreq	r2, .L46
 511:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 512:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
 513:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 514:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->PCR3 |= PCR_PBKEN_SET;
 639              		.loc 1 514 0
 640 0008 084A     		ldrne	r2, .L46+4
 641 000a 1368     		ldr	r3, [r2]
 642 000c 43F00403 		orr	r3, r3, #4
 643 0010 1360     		str	r3, [r2]
 644 0012 7047     		bx	lr
 645              	.L42:
 515:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 516:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 517:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 518:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 519:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
 520:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 646              		.loc 1 520 0
 647 0014 1028     		cmp	r0, #16
 521:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 522:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->PCR2 &= PCR_PBKEN_RESET;
 648              		.loc 1 522 0
 649 0016 0CBF     		ite	eq
 650 0018 034A     		ldreq	r2, .L46
 523:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 524:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
 525:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 526:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->PCR3 &= PCR_PBKEN_RESET;
 651              		.loc 1 526 0
 652 001a 044A     		ldrne	r2, .L46+4
 653 001c 044B     		ldr	r3, .L46+8
 654 001e 1168     		ldr	r1, [r2]
 655              	.LVL22:
 656 0020 0B40     		ands	r3, r3, r1
 657 0022 1360     		str	r3, [r2]
 658 0024 7047     		bx	lr
 659              	.L47:
 660 0026 00BF     		.align	2
 661              	.L46:
 662 0028 600000A0 		.word	-1610612640
 663 002c 800000A0 		.word	-1610612608
 664 0030 FBFF0F00 		.word	1048571
 665              		.cfi_endproc
 666              	.LFE117:
 668              		.section	.text.FMC_NANDECCCmd,"ax",%progbits
 669              		.align	2
 670              		.global	FMC_NANDECCCmd
 671              		.thumb
 672              		.thumb_func
 674              	FMC_NANDECCCmd:
 675              	.LFB118:
 527:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 528:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 529:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 530:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 531:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables the FMC NAND ECC feature.
 532:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 533:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 534:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
 535:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
 536:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the FMC NAND ECC feature.  
 537:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 538:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 539:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 540:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NANDECCCmd(uint32_t FMC_Bank, FunctionalState NewState)
 541:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 676              		.loc 1 541 0
 677              		.cfi_startproc
 678              		@ args = 0, pretend = 0, frame = 0
 679              		@ frame_needed = 0, uses_anonymous_args = 0
 680              		@ link register save eliminated.
 681              	.LVL23:
 542:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NAND_BANK(FMC_Bank));
 543:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 544:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 545:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 682              		.loc 1 545 0
 683 0000 41B1     		cbz	r1, .L49
 546:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 547:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
 548:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 684              		.loc 1 548 0
 685 0002 1028     		cmp	r0, #16
 549:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 550:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->PCR2 |= PCR_ECCEN_SET;
 686              		.loc 1 550 0
 687 0004 0CBF     		ite	eq
 688 0006 084A     		ldreq	r2, .L53
 551:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 552:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
 553:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 554:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->PCR3 |= PCR_ECCEN_SET;
 689              		.loc 1 554 0
 690 0008 084A     		ldrne	r2, .L53+4
 691 000a 1368     		ldr	r3, [r2]
 692 000c 43F04003 		orr	r3, r3, #64
 693 0010 1360     		str	r3, [r2]
 694 0012 7047     		bx	lr
 695              	.L49:
 555:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 556:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 557:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 558:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 559:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register *
 560:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 696              		.loc 1 560 0
 697 0014 1028     		cmp	r0, #16
 561:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 562:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->PCR2 &= PCR_ECCEN_RESET;
 698              		.loc 1 562 0
 699 0016 0CBF     		ite	eq
 700 0018 034A     		ldreq	r2, .L53
 563:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 564:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
 565:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 566:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->PCR3 &= PCR_ECCEN_RESET;
 701              		.loc 1 566 0
 702 001a 044A     		ldrne	r2, .L53+4
 703 001c 044B     		ldr	r3, .L53+8
 704 001e 1168     		ldr	r1, [r2]
 705              	.LVL24:
 706 0020 0B40     		ands	r3, r3, r1
 707 0022 1360     		str	r3, [r2]
 708 0024 7047     		bx	lr
 709              	.L54:
 710 0026 00BF     		.align	2
 711              	.L53:
 712 0028 600000A0 		.word	-1610612640
 713 002c 800000A0 		.word	-1610612608
 714 0030 BFFF0F00 		.word	1048511
 715              		.cfi_endproc
 716              	.LFE118:
 718              		.section	.text.FMC_GetECC,"ax",%progbits
 719              		.align	2
 720              		.global	FMC_GetECC
 721              		.thumb
 722              		.thumb_func
 724              	FMC_GetECC:
 725              	.LFB119:
 567:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 568:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 569:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 570:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 571:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 572:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Returns the error correction code register value.
 573:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 574:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 575:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
 576:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
 577:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval The Error Correction Code (ECC) value.
 578:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 579:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** uint32_t FMC_GetECC(uint32_t FMC_Bank)
 580:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 726              		.loc 1 580 0
 727              		.cfi_startproc
 728              		@ args = 0, pretend = 0, frame = 0
 729              		@ frame_needed = 0, uses_anonymous_args = 0
 730              		@ link register save eliminated.
 731              	.LVL25:
 581:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t eccval = 0x00000000;
 582:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 583:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 732              		.loc 1 583 0
 733 0000 1028     		cmp	r0, #16
 584:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 585:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the ECCR2 register value */
 586:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     eccval = FMC_Bank2->ECCR2;
 734              		.loc 1 586 0
 735 0002 0CBF     		ite	eq
 736 0004 014B     		ldreq	r3, .L58
 587:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 588:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 589:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 590:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the ECCR3 register value */
 591:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     eccval = FMC_Bank3->ECCR3;
 737              		.loc 1 591 0
 738 0006 024B     		ldrne	r3, .L58+4
 739 0008 5869     		ldr	r0, [r3, #20]
 740              	.LVL26:
 592:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 593:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Return the error correction code value */
 594:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   return(eccval);
 595:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 741              		.loc 1 595 0
 742 000a 7047     		bx	lr
 743              	.L59:
 744              		.align	2
 745              	.L58:
 746 000c 600000A0 		.word	-1610612640
 747 0010 800000A0 		.word	-1610612608
 748              		.cfi_endproc
 749              	.LFE119:
 751              		.section	.text.FMC_PCCARDDeInit,"ax",%progbits
 752              		.align	2
 753              		.global	FMC_PCCARDDeInit
 754              		.thumb
 755              		.thumb_func
 757              	FMC_PCCARDDeInit:
 758              	.LFB120:
 596:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 597:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @}
 598:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 599:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 600:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Group3 PCCARD Controller functions
 601:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief    PCCARD Controller functions 
 602:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
 603:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @verbatim   
 604:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================
 605:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                     ##### PCCARD Controller functions #####
 606:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================  
 607:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 608:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..]  he following sequence should be followed to configure the FMC to interface 
 609:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        with 16-bit PC Card compatible memory connected to the PCCARD Bank:
 610:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 611:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#)  Enable the clock for the FMC and associated GPIOs using the following functions:
 612:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++)  RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
 613:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++)  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 614:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 615:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) FMC pins configuration 
 616:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++) Connect the involved FMC pins to AF12 using the following function 
 617:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FMC); 
 618:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++) Configure these FMC pins in alternate function mode by calling the function
 619:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             GPIO_Init();    
 620:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        
 621:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Declare a FMC_PCCARDInitTypeDef structure, for example:
 622:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_PCCARDInitTypeDef  FMC_PCCARDInitStructure;
 623:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       and fill the FMC_PCCARDInitStructure variable with the allowed values of
 624:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the structure member.
 625:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       
 626:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Initialize the PCCARD Controller by calling the function
 627:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_PCCARDInit(&FMC_PCCARDInitStructure); 
 628:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 629:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Then enable the PCCARD Bank:
 630:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_PCCARDCmd(ENABLE);  
 631:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 632:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) At this stage you can read/write from/to the memory connected to the PCCARD Bank. 
 633:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 634:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @endverbatim
 635:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
 636:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 637:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 638:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 639:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  De-initializes the FMC PCCARD Bank registers to their default reset values.
 640:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  None                       
 641:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 642:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 643:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_PCCARDDeInit(void)
 644:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 759              		.loc 1 644 0
 760              		.cfi_startproc
 761              		@ args = 0, pretend = 0, frame = 0
 762              		@ frame_needed = 0, uses_anonymous_args = 0
 763              		@ link register save eliminated.
 645:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set the FMC_Bank4 registers to their reset values */
 646:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PCR4 = 0x00000018; 
 764              		.loc 1 646 0
 765 0000 054B     		ldr	r3, .L61
 647:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->SR4 = 0x00000000;	
 648:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PMEM4 = 0xFCFCFCFC;
 766              		.loc 1 648 0
 767 0002 4FF0FC32 		mov	r2, #-50529028
 646:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->SR4 = 0x00000000;	
 768              		.loc 1 646 0
 769 0006 1820     		movs	r0, #24
 647:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->SR4 = 0x00000000;	
 770              		.loc 1 647 0
 771 0008 0021     		movs	r1, #0
 646:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->SR4 = 0x00000000;	
 772              		.loc 1 646 0
 773 000a 1860     		str	r0, [r3]
 647:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->SR4 = 0x00000000;	
 774              		.loc 1 647 0
 775 000c 5960     		str	r1, [r3, #4]
 776              		.loc 1 648 0
 777 000e 9A60     		str	r2, [r3, #8]
 649:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PATT4 = 0xFCFCFCFC;
 778              		.loc 1 649 0
 779 0010 DA60     		str	r2, [r3, #12]
 650:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PIO4 = 0xFCFCFCFC;
 780              		.loc 1 650 0
 781 0012 1A61     		str	r2, [r3, #16]
 782 0014 7047     		bx	lr
 783              	.L62:
 784 0016 00BF     		.align	2
 785              	.L61:
 786 0018 A00000A0 		.word	-1610612576
 787              		.cfi_endproc
 788              	.LFE120:
 790              		.section	.text.FMC_PCCARDInit,"ax",%progbits
 791              		.align	2
 792              		.global	FMC_PCCARDInit
 793              		.thumb
 794              		.thumb_func
 796              	FMC_PCCARDInit:
 797              	.LFB121:
 651:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 652:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 653:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 654:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Initializes the FMC PCCARD Bank according to the specified parameters
 655:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         in the FMC_PCCARDInitStruct.
 656:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_PCCARDInitStruct : pointer to a FMC_PCCARDInitTypeDef structure
 657:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         that contains the configuration information for the FMC PCCARD Bank.                   
 658:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 659:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 660:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_PCCARDInit(FMC_PCCARDInitTypeDef* FMC_PCCARDInitStruct)
 661:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 798              		.loc 1 661 0
 799              		.cfi_startproc
 800              		@ args = 0, pretend = 0, frame = 0
 801              		@ frame_needed = 0, uses_anonymous_args = 0
 802              		@ link register save eliminated.
 803              	.LVL27:
 662:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
 663:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(FMC_PCCARDInitStruct->FMC_Waitfeature));
 664:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(FMC_PCCARDInitStruct->FMC_TCLRSetupTime));
 665:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_TAR_TIME(FMC_PCCARDInitStruct->FMC_TARSetupTime));
 666:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 667:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime))
 668:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTim
 669:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTim
 670:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime)
 671:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 672:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTim
 673:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetup
 674:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetup
 675:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTi
 676:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_SetupTime));
 677:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime));
 678:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HoldSetupTime));
 679:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HiZSetupTime));
 680:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 681:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set the PCR4 register value according to FMC_PCCARDInitStruct parameters */
 682:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PCR4 = (uint32_t)FMC_PCCARDInitStruct->FMC_Waitfeature |
 683:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      FMC_NAND_MemoryDataWidth_16b |  
 684:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      (FMC_PCCARDInitStruct->FMC_TCLRSetupTime << 9) |
 804              		.loc 1 684 0
 805 0000 90E80C00 		ldmia	r0, {r2, r3}
 685:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      (FMC_PCCARDInitStruct->FMC_TARSetupTime << 13);
 806              		.loc 1 685 0
 807 0004 8168     		ldr	r1, [r0, #8]
 808 0006 42F01002 		orr	r2, r2, #16
 661:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
 809              		.loc 1 661 0
 810 000a 70B4     		push	{r4, r5, r6}
 811              	.LCFI11:
 812              		.cfi_def_cfa_offset 12
 813              		.cfi_offset 4, -12
 814              		.cfi_offset 5, -8
 815              		.cfi_offset 6, -4
 816 000c 42EA4323 		orr	r3, r2, r3, lsl #9
 682:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      FMC_NAND_MemoryDataWidth_16b |  
 817              		.loc 1 682 0
 818 0010 144C     		ldr	r4, .L65
 686:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 687:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set PMEM4 register value according to FMC_CommonSpaceTimingStructure parameters */
 688:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PMEM4 = (uint32_t)FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime |
 819              		.loc 1 688 0
 820 0012 C668     		ldr	r6, [r0, #12]
 689:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 690:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 691:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime << 24); 
 692:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 693:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set PATT4 register value according to FMC_AttributeSpaceTimingStructure parameters */
 694:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PATT4 = (uint32_t)FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime 
 821              		.loc 1 694 0
 822 0014 0569     		ldr	r5, [r0, #16]
 695:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime << 8
 696:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime << 1
 697:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime << 24
 698:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 699:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set PIO4 register value according to FMC_IOSpaceTimingStructure parameters */
 700:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PIO4 = (uint32_t)FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_SetupTime |
 823              		.loc 1 700 0
 824 0016 4069     		ldr	r0, [r0, #20]
 825              	.LVL28:
 684:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      (FMC_PCCARDInitStruct->FMC_TARSetupTime << 13);
 826              		.loc 1 684 0
 827 0018 43EA4133 		orr	r3, r3, r1, lsl #13
 682:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      FMC_NAND_MemoryDataWidth_16b |  
 828              		.loc 1 682 0
 829 001c 2360     		str	r3, [r4]
 689:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 830              		.loc 1 689 0
 831 001e 96E80C00 		ldmia	r6, {r2, r3}
 690:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime << 24); 
 832              		.loc 1 690 0
 833 0022 B168     		ldr	r1, [r6, #8]
 691:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 834              		.loc 1 691 0
 835 0024 F668     		ldr	r6, [r6, #12]
 690:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime << 24); 
 836              		.loc 1 690 0
 837 0026 0904     		lsls	r1, r1, #16
 838 0028 41EA0323 		orr	r3, r1, r3, lsl #8
 689:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 839              		.loc 1 689 0
 840 002c 1343     		orrs	r3, r3, r2
 690:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime << 24); 
 841              		.loc 1 690 0
 842 002e 43EA0663 		orr	r3, r3, r6, lsl #24
 688:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 843              		.loc 1 688 0
 844 0032 A360     		str	r3, [r4, #8]
 695:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime << 1
 845              		.loc 1 695 0
 846 0034 95E80C00 		ldmia	r5, {r2, r3}
 696:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime << 24
 847              		.loc 1 696 0
 848 0038 A968     		ldr	r1, [r5, #8]
 697:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 849              		.loc 1 697 0
 850 003a ED68     		ldr	r5, [r5, #12]
 696:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime << 24
 851              		.loc 1 696 0
 852 003c 0904     		lsls	r1, r1, #16
 853 003e 41EA0323 		orr	r3, r1, r3, lsl #8
 695:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime << 1
 854              		.loc 1 695 0
 855 0042 1343     		orrs	r3, r3, r2
 696:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime << 24
 856              		.loc 1 696 0
 857 0044 43EA0563 		orr	r3, r3, r5, lsl #24
 694:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime << 8
 858              		.loc 1 694 0
 859 0048 E360     		str	r3, [r4, #12]
 701:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 860              		.loc 1 701 0
 861 004a 90E80C00 		ldmia	r0, {r2, r3}
 702:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 862              		.loc 1 702 0
 863 004e 8168     		ldr	r1, [r0, #8]
 703:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HiZSetupTime << 24);      
 864              		.loc 1 703 0
 865 0050 C068     		ldr	r0, [r0, #12]
 702:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 866              		.loc 1 702 0
 867 0052 0904     		lsls	r1, r1, #16
 868 0054 41EA0323 		orr	r3, r1, r3, lsl #8
 701:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 869              		.loc 1 701 0
 870 0058 1343     		orrs	r3, r3, r2
 702:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 871              		.loc 1 702 0
 872 005a 43EA0063 		orr	r3, r3, r0, lsl #24
 700:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 873              		.loc 1 700 0
 874 005e 2361     		str	r3, [r4, #16]
 704:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 875              		.loc 1 704 0
 876 0060 70BC     		pop	{r4, r5, r6}
 877              	.LCFI12:
 878              		.cfi_restore 6
 879              		.cfi_restore 5
 880              		.cfi_restore 4
 881              		.cfi_def_cfa_offset 0
 882 0062 7047     		bx	lr
 883              	.L66:
 884              		.align	2
 885              	.L65:
 886 0064 A00000A0 		.word	-1610612576
 887              		.cfi_endproc
 888              	.LFE121:
 890              		.section	.text.FMC_PCCARDStructInit,"ax",%progbits
 891              		.align	2
 892              		.global	FMC_PCCARDStructInit
 893              		.thumb
 894              		.thumb_func
 896              	FMC_PCCARDStructInit:
 897              	.LFB122:
 705:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 706:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 707:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Fills each FMC_PCCARDInitStruct member with its default value.
 708:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_PCCARDInitStruct: pointer to a FMC_PCCARDInitTypeDef structure
 709:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         which will be initialized.
 710:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 711:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 712:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_PCCARDStructInit(FMC_PCCARDInitTypeDef* FMC_PCCARDInitStruct)
 713:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 898              		.loc 1 713 0
 899              		.cfi_startproc
 900              		@ args = 0, pretend = 0, frame = 0
 901              		@ frame_needed = 0, uses_anonymous_args = 0
 902              		@ link register save eliminated.
 903              	.LVL29:
 904 0000 30B4     		push	{r4, r5}
 905              	.LCFI13:
 906              		.cfi_def_cfa_offset 8
 907              		.cfi_offset 4, -8
 908              		.cfi_offset 5, -4
 714:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Reset PCCARD Init structure parameters values */
 715:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_Waitfeature = FMC_Waitfeature_Disable;
 716:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_TCLRSetupTime = 0;
 717:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_TARSetupTime = 0;
 718:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime = 252;
 719:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime = 252;
 720:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime = 252;
 721:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime = 252;
 722:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime = 252;
 909              		.loc 1 722 0
 910 0002 0169     		ldr	r1, [r0, #16]
 718:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime = 252;
 911              		.loc 1 718 0
 912 0004 C468     		ldr	r4, [r0, #12]
 723:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime = 252;
 724:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime = 252;
 725:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime = 252;	
 726:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_SetupTime = 252;
 913              		.loc 1 726 0
 914 0006 4269     		ldr	r2, [r0, #20]
 718:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime = 252;
 915              		.loc 1 718 0
 916 0008 FC23     		movs	r3, #252
 715:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_TCLRSetupTime = 0;
 917              		.loc 1 715 0
 918 000a 0025     		movs	r5, #0
 919 000c 0560     		str	r5, [r0]
 716:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_TARSetupTime = 0;
 920              		.loc 1 716 0
 921 000e 4560     		str	r5, [r0, #4]
 717:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime = 252;
 922              		.loc 1 717 0
 923 0010 8560     		str	r5, [r0, #8]
 718:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime = 252;
 924              		.loc 1 718 0
 925 0012 2360     		str	r3, [r4]
 719:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime = 252;
 926              		.loc 1 719 0
 927 0014 6360     		str	r3, [r4, #4]
 720:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime = 252;
 928              		.loc 1 720 0
 929 0016 A360     		str	r3, [r4, #8]
 721:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime = 252;
 930              		.loc 1 721 0
 931 0018 E360     		str	r3, [r4, #12]
 722:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime = 252;
 932              		.loc 1 722 0
 933 001a 0B60     		str	r3, [r1]
 723:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime = 252;
 934              		.loc 1 723 0
 935 001c 4B60     		str	r3, [r1, #4]
 724:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime = 252;	
 936              		.loc 1 724 0
 937 001e 8B60     		str	r3, [r1, #8]
 725:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_SetupTime = 252;
 938              		.loc 1 725 0
 939 0020 CB60     		str	r3, [r1, #12]
 727:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime = 252;
 728:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HoldSetupTime = 252;
 729:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HiZSetupTime = 252;
 730:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 940              		.loc 1 730 0
 941 0022 30BC     		pop	{r4, r5}
 942              	.LCFI14:
 943              		.cfi_restore 5
 944              		.cfi_restore 4
 945              		.cfi_def_cfa_offset 0
 726:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime = 252;
 946              		.loc 1 726 0
 947 0024 1360     		str	r3, [r2]
 727:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime = 252;
 948              		.loc 1 727 0
 949 0026 5360     		str	r3, [r2, #4]
 728:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HiZSetupTime = 252;
 950              		.loc 1 728 0
 951 0028 9360     		str	r3, [r2, #8]
 729:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 952              		.loc 1 729 0
 953 002a D360     		str	r3, [r2, #12]
 954              		.loc 1 730 0
 955 002c 7047     		bx	lr
 956              		.cfi_endproc
 957              	.LFE122:
 959 002e 00BF     		.section	.text.FMC_PCCARDCmd,"ax",%progbits
 960              		.align	2
 961              		.global	FMC_PCCARDCmd
 962              		.thumb
 963              		.thumb_func
 965              	FMC_PCCARDCmd:
 966              	.LFB123:
 731:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 732:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 733:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables the PCCARD Memory Bank.
 734:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the PCCARD Memory Bank.  
 735:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 736:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 737:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 738:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_PCCARDCmd(FunctionalState NewState)
 739:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 967              		.loc 1 739 0
 968              		.cfi_startproc
 969              		@ args = 0, pretend = 0, frame = 0
 970              		@ frame_needed = 0, uses_anonymous_args = 0
 971              		@ link register save eliminated.
 972              	.LVL30:
 740:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 741:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 742:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 743:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 744:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
 745:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank4->PCR4 |= PCR_PBKEN_SET;
 973              		.loc 1 745 0
 974 0000 054A     		ldr	r2, .L73
 742:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 975              		.loc 1 742 0
 976 0002 20B9     		cbnz	r0, .L72
 746:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 747:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 748:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 749:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
 750:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank4->PCR4 &= PCR_PBKEN_RESET;
 977              		.loc 1 750 0
 978 0004 1168     		ldr	r1, [r2]
 979 0006 054B     		ldr	r3, .L73+4
 980 0008 0B40     		ands	r3, r3, r1
 981 000a 1360     		str	r3, [r2]
 982 000c 7047     		bx	lr
 983              	.L72:
 745:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 984              		.loc 1 745 0
 985 000e 1368     		ldr	r3, [r2]
 986 0010 43F00403 		orr	r3, r3, #4
 987 0014 1360     		str	r3, [r2]
 988 0016 7047     		bx	lr
 989              	.L74:
 990              		.align	2
 991              	.L73:
 992 0018 A00000A0 		.word	-1610612576
 993 001c FBFF0F00 		.word	1048571
 994              		.cfi_endproc
 995              	.LFE123:
 997              		.section	.text.FMC_SDRAMDeInit,"ax",%progbits
 998              		.align	2
 999              		.global	FMC_SDRAMDeInit
 1000              		.thumb
 1001              		.thumb_func
 1003              	FMC_SDRAMDeInit:
 1004              	.LFB124:
 751:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 752:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 753:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 754:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 755:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @}
 756:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 757:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 758:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Group4  SDRAM Controller functions
 759:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief    SDRAM Controller functions
 760:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
 761:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @verbatim   
 762:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================
 763:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      ##### SDRAM Controller functions ##### 
 764:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================  
 765:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 766:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..]  The following sequence should be followed to configure the FMC to interface
 767:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        with SDRAM memory connected to the SDRAM Bank 1 or SDRAM bank 2:
 768:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 769:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Enable the clock for the FMC and associated GPIOs using the following functions:
 770:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
 771:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 772:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 773:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) FMC pins configuration 
 774:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) Connect the involved FMC pins to AF12 using the following function 
 775:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****            GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FMC); 
 776:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) Configure these FMC pins in alternate function mode by calling the function
 777:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****            GPIO_Init();    
 778:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        
 779:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Declare a FMC_SDRAMInitTypeDef structure, for example:
 780:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        FMC_SDRAMInitTypeDef  FMC_SDRAMInitStructure;
 781:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       and fill the FMC_SDRAMInitStructure variable with the allowed values of
 782:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the structure member.  
 783:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       
 784:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Initialize the SDRAM Controller by calling the function
 785:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           FMC_SDRAMInit(&FMC_SDRAMInitStructure);
 786:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           
 787:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Declare a FMC_SDRAMCommandTypeDef structure, for example:
 788:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****         FMC_SDRAMCommandTypeDef  FMC_SDRAMCommandStructure;
 789:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       and fill the FMC_SDRAMCommandStructure variable with the allowed values of
 790:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the structure member.        
 791:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 792:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Configure the SDCMR register with the desired command parameters by calling 
 793:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the function FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);  
 794:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 795:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) At this stage, the SDRAM memory is ready for any valid command.
 796:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
 797:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @endverbatim
 798:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
 799:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 800:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 801:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 802:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  De-initializes the FMC SDRAM Banks registers to their default 
 803:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         reset values.
 804:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 805:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 806:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
 807:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM 
 808:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 809:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 810:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SDRAMDeInit(uint32_t FMC_Bank)
 811:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1005              		.loc 1 811 0
 1006              		.cfi_startproc
 1007              		@ args = 0, pretend = 0, frame = 0
 1008              		@ frame_needed = 0, uses_anonymous_args = 0
 1009              		@ link register save eliminated.
 1010              	.LVL31:
 1011 0000 30B4     		push	{r4, r5}
 1012              	.LCFI15:
 1013              		.cfi_def_cfa_offset 8
 1014              		.cfi_offset 4, -8
 1015              		.cfi_offset 5, -4
 1016 0002 8000     		lsls	r0, r0, #2
 1017              	.LVL32:
 812:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameter */
 813:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(FMC_Bank));
 814:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 815:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDCR[FMC_Bank] = 0x000002D0;
 816:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDTR[FMC_Bank] = 0x0FFFFFFF;    
 817:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDCMR = 0x00000000;
 1018              		.loc 1 817 0
 1019 0004 084B     		ldr	r3, .L77
 1020 0006 00F12040 		add	r0, r0, #-1610612736
 1021 000a 0022     		movs	r2, #0
 815:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDTR[FMC_Bank] = 0x0FFFFFFF;    
 1022              		.loc 1 815 0
 1023 000c 4FF43475 		mov	r5, #720
 816:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDCMR = 0x00000000;
 1024              		.loc 1 816 0
 1025 0010 6FF07044 		mvn	r4, #-268435456
 815:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDTR[FMC_Bank] = 0x0FFFFFFF;    
 1026              		.loc 1 815 0
 1027 0014 C0F84051 		str	r5, [r0, #320]
 816:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDCMR = 0x00000000;
 1028              		.loc 1 816 0
 1029 0018 C0F84841 		str	r4, [r0, #328]
 1030              		.loc 1 817 0
 1031 001c 1A61     		str	r2, [r3, #16]
 818:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDRTR = 0x00000000;
 819:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDSR = 0x00000000; 
 820:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }  
 1032              		.loc 1 820 0
 1033 001e 30BC     		pop	{r4, r5}
 1034              	.LCFI16:
 1035              		.cfi_restore 5
 1036              		.cfi_restore 4
 1037              		.cfi_def_cfa_offset 0
 818:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDRTR = 0x00000000;
 1038              		.loc 1 818 0
 1039 0020 5A61     		str	r2, [r3, #20]
 819:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }  
 1040              		.loc 1 819 0
 1041 0022 9A61     		str	r2, [r3, #24]
 1042              		.loc 1 820 0
 1043 0024 7047     		bx	lr
 1044              	.L78:
 1045 0026 00BF     		.align	2
 1046              	.L77:
 1047 0028 400100A0 		.word	-1610612416
 1048              		.cfi_endproc
 1049              	.LFE124:
 1051              		.section	.text.FMC_SDRAMInit,"ax",%progbits
 1052              		.align	2
 1053              		.global	FMC_SDRAMInit
 1054              		.thumb
 1055              		.thumb_func
 1057              	FMC_SDRAMInit:
 1058              	.LFB125:
 821:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 822:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 823:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Initializes the FMC SDRAM Banks according to the specified
 824:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         parameters in the FMC_SDRAMInitStruct.
 825:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_SDRAMInitStruct : pointer to a FMC_SDRAMInitTypeDef structure
 826:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         that contains the configuration information for the FMC SDRAM 
 827:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         specified Banks.                       
 828:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 829:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 830:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SDRAMInit(FMC_SDRAMInitTypeDef* FMC_SDRAMInitStruct)
 831:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** { 
 1059              		.loc 1 831 0
 1060              		.cfi_startproc
 1061              		@ args = 0, pretend = 0, frame = 8
 1062              		@ frame_needed = 0, uses_anonymous_args = 0
 1063              	.LVL33:
 1064 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1065              	.LCFI17:
 1066              		.cfi_def_cfa_offset 24
 1067              		.cfi_offset 4, -24
 1068              		.cfi_offset 5, -20
 1069              		.cfi_offset 6, -16
 1070              		.cfi_offset 7, -12
 1071              		.cfi_offset 8, -8
 1072              		.cfi_offset 14, -4
 1073 0004 82B0     		sub	sp, sp, #8
 1074              	.LCFI18:
 1075              		.cfi_def_cfa_offset 32
 832:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* temporary registers */
 833:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpr1 = 0;
 834:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpr2 = 0;
 835:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpr3 = 0;
 836:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpr4 = 0;
 837:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 838:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
 839:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 840:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Control parameters */
 841:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(FMC_SDRAMInitStruct->FMC_Bank));
 842:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_COLUMNBITS_NUMBER(FMC_SDRAMInitStruct->FMC_ColumnBitsNumber)); 
 843:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ROWBITS_NUMBER(FMC_SDRAMInitStruct->FMC_RowBitsNumber));
 844:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDMEMORY_WIDTH(FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth));
 845:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_INTERNALBANK_NUMBER(FMC_SDRAMInitStruct->FMC_InternalBankNumber)); 
 846:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_CAS_LATENCY(FMC_SDRAMInitStruct->FMC_CASLatency));
 847:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WRITE_PROTECTION(FMC_SDRAMInitStruct->FMC_WriteProtection));
 848:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDCLOCK_PERIOD(FMC_SDRAMInitStruct->FMC_SDClockPeriod));
 849:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_READ_BURST(FMC_SDRAMInitStruct->FMC_ReadBurst));
 850:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_READPIPE_DELAY(FMC_SDRAMInitStruct->FMC_ReadPipeDelay));   
 851:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 852:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Timing parameters */
 853:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_LOADTOACTIVE_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActi
 854:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_EXITSELFREFRESH_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSel
 855:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SELFREFRESH_TIME(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshT
 856:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ROWCYCLE_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)
 857:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WRITE_RECOVERY_TIME(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteReco
 858:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_RP_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)); 
 859:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_RCD_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay));    
 860:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 861:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* SDRAM bank control register configuration */ 
 862:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpr1 =   (uint32_t)FMC_SDRAMInitStruct->FMC_ColumnBitsNumber |
 863:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 864:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth |
 865:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_InternalBankNumber |           
 866:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_CASLatency |
 1076              		.loc 1 866 0
 1077 0006 8369     		ldr	r3, [r0, #24]
 1078 0008 0193     		str	r3, [sp, #4]
 862:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 1079              		.loc 1 862 0
 1080 000a 4668     		ldr	r6, [r0, #4]
 1081 000c 8368     		ldr	r3, [r0, #8]
 863:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth |
 1082              		.loc 1 863 0
 1083 000e C568     		ldr	r5, [r0, #12]
 864:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_InternalBankNumber |           
 1084              		.loc 1 864 0
 1085 0010 0469     		ldr	r4, [r0, #16]
 865:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_CASLatency |
 1086              		.loc 1 865 0
 1087 0012 4169     		ldr	r1, [r0, #20]
 867:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_WriteProtection |
 868:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 869:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_ReadBurst | 
 870:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_ReadPipeDelay;
 871:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 872:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_SDRAMInitStruct->FMC_Bank == FMC_Bank1_SDRAM )
 1088              		.loc 1 872 0
 1089 0014 0268     		ldr	r2, [r0]
 862:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 1090              		.loc 1 862 0
 1091 0016 1E43     		orrs	r6, r6, r3
 870:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 1092              		.loc 1 870 0
 1093 0018 00F11C07 		add	r7, r0, #28
 1094 001c 97E88041 		ldmia	r7, {r7, r8, lr}
 863:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth |
 1095              		.loc 1 863 0
 1096 0020 3543     		orrs	r5, r5, r6
 864:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_InternalBankNumber |           
 1097              		.loc 1 864 0
 1098 0022 2C43     		orrs	r4, r4, r5
 866:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_WriteProtection |
 1099              		.loc 1 866 0
 1100 0024 019B     		ldr	r3, [sp, #4]
 865:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_CASLatency |
 1101              		.loc 1 865 0
 1102 0026 2143     		orrs	r1, r1, r4
 866:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_WriteProtection |
 1103              		.loc 1 866 0
 1104 0028 0B43     		orrs	r3, r3, r1
 867:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 1105              		.loc 1 867 0
 1106 002a 3B43     		orrs	r3, r3, r7
 868:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_ReadBurst | 
 1107              		.loc 1 868 0
 1108 002c 43EA0803 		orr	r3, r3, r8
 862:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 1109              		.loc 1 862 0
 1110 0030 43EA0E03 		orr	r3, r3, lr
 1111              	.LVL34:
 1112              		.loc 1 872 0
 1113 0034 FAB9     		cbnz	r2, .L80
 873:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 874:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 875:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 876:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else   /* SDCR2 "don't care" bits configuration */
 877:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 878:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr3 = (uint32_t)FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 879:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_ReadBurst | 
 880:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_ReadPipeDelay;
 881:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 882:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[FMC_Bank1_SDRAM] = tmpr3;
 883:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 884:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 885:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* SDRAM bank timing register configuration */
 886:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_SDRAMInitStruct->FMC_Bank == FMC_Bank1_SDRAM )
 887:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 888:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 1114              		.loc 1 888 0
 1115 0036 876A     		ldr	r7, [r0, #40]
 874:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1116              		.loc 1 874 0
 1117 0038 214E     		ldr	r6, .L83
 889:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 890:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) << 8) |
 891:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 892:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) << 16) |
 893:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20) |
 894:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay)-1) << 24);
 1118              		.loc 1 894 0
 1119 003a 07F10C01 		add	r1, r7, #12
 874:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1120              		.loc 1 874 0
 1121 003e 3360     		str	r3, [r6]
 890:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 1122              		.loc 1 890 0
 1123 0040 BD68     		ldr	r5, [r7, #8]
 889:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 1124              		.loc 1 889 0
 1125 0042 7868     		ldr	r0, [r7, #4]
 1126              	.LVL35:
 888:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 1127              		.loc 1 888 0
 1128 0044 3C68     		ldr	r4, [r7]
 1129              		.loc 1 894 0
 1130 0046 8EC9     		ldmia	r1, {r1, r2, r3, r7}
 1131              	.LVL36:
 890:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 1132              		.loc 1 890 0
 1133 0048 013D     		subs	r5, r5, #1
 1134 004a 2D02     		lsls	r5, r5, #8
 889:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 1135              		.loc 1 889 0
 1136 004c 0138     		subs	r0, r0, #1
 1137 004e 45EA0010 		orr	r0, r5, r0, lsl #4
 888:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 1138              		.loc 1 888 0
 1139 0052 013C     		subs	r4, r4, #1
 889:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 1140              		.loc 1 889 0
 1141 0054 0443     		orrs	r4, r4, r0
 891:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) << 16) |
 1142              		.loc 1 891 0
 1143 0056 0139     		subs	r1, r1, #1
 890:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 1144              		.loc 1 890 0
 1145 0058 44EA0130 		orr	r0, r4, r1, lsl #12
 892:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20) |
 1146              		.loc 1 892 0
 1147 005c 013A     		subs	r2, r2, #1
 891:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) << 16) |
 1148              		.loc 1 891 0
 1149 005e 40EA0241 		orr	r1, r0, r2, lsl #16
 893:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay)-1) << 24);
 1150              		.loc 1 893 0
 1151 0062 013B     		subs	r3, r3, #1
 892:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20) |
 1152              		.loc 1 892 0
 1153 0064 41EA0352 		orr	r2, r1, r3, lsl #20
 1154              		.loc 1 894 0
 1155 0068 7B1E     		subs	r3, r7, #1
 888:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 1156              		.loc 1 888 0
 1157 006a 42EA0363 		orr	r3, r2, r3, lsl #24
 1158              	.LVL37:
 895:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 896:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
 1159              		.loc 1 896 0
 1160 006e B360     		str	r3, [r6, #8]
 1161              	.LVL38:
 897:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 898:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else   /* SDTR "don't care bits configuration */
 899:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 900:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 901:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 902:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) << 8) |
 903:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) << 16);
 904:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 905:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr4 =   (uint32_t)(((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12)
 906:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 907:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 908:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_Bank5_6->SDTR[FMC_Bank1_SDRAM] = tmpr4;
 909:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
 910:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 911:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 912:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1162              		.loc 1 912 0
 1163 0070 02B0     		add	sp, sp, #8
 1164              	.LCFI19:
 1165              		.cfi_remember_state
 1166              		.cfi_def_cfa_offset 24
 1167              		@ sp needed
 1168 0072 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1169              	.LVL39:
 1170              	.L80:
 1171              	.LCFI20:
 1172              		.cfi_restore_state
 882:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 1173              		.loc 1 882 0
 1174 0076 124D     		ldr	r5, .L83
 878:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              FMC_SDRAMInitStruct->FMC_ReadBurst | 
 1175              		.loc 1 878 0
 1176 0078 48EA070C 		orr	ip, r8, r7
 1177 007c 4CEA0E01 		orr	r1, ip, lr
 1178              	.LVL40:
 900:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 1179              		.loc 1 900 0
 1180 0080 876A     		ldr	r7, [r0, #40]
 882:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 1181              		.loc 1 882 0
 1182 0082 2960     		str	r1, [r5]
 883:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1183              		.loc 1 883 0
 1184 0084 45F82230 		str	r3, [r5, r2, lsl #2]
 902:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) << 16);
 1185              		.loc 1 902 0
 1186 0088 BE68     		ldr	r6, [r7, #8]
 901:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) << 8) |
 1187              		.loc 1 901 0
 1188 008a 7B68     		ldr	r3, [r7, #4]
 1189              	.LVL41:
 905:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 1190              		.loc 1 905 0
 1191 008c FC68     		ldr	r4, [r7, #12]
 900:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 1192              		.loc 1 900 0
 1193 008e 3968     		ldr	r1, [r7]
 1194              	.LVL42:
 906:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 1195              		.loc 1 906 0
 1196 0090 7869     		ldr	r0, [r7, #20]
 1197              	.LVL43:
 903:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 1198              		.loc 1 903 0
 1199 0092 3F69     		ldr	r7, [r7, #16]
 902:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) << 16);
 1200              		.loc 1 902 0
 1201 0094 013E     		subs	r6, r6, #1
 1202 0096 3602     		lsls	r6, r6, #8
 901:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) << 8) |
 1203              		.loc 1 901 0
 1204 0098 013B     		subs	r3, r3, #1
 1205 009a 46EA0313 		orr	r3, r6, r3, lsl #4
 905:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 1206              		.loc 1 905 0
 1207 009e 013C     		subs	r4, r4, #1
 900:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 1208              		.loc 1 900 0
 1209 00a0 0139     		subs	r1, r1, #1
 901:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) << 8) |
 1210              		.loc 1 901 0
 1211 00a2 1943     		orrs	r1, r1, r3
 909:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1212              		.loc 1 909 0
 1213 00a4 0232     		adds	r2, r2, #2
 1214              	.LVL44:
 905:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 1215              		.loc 1 905 0
 1216 00a6 2403     		lsls	r4, r4, #12
 903:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 1217              		.loc 1 903 0
 1218 00a8 7B1E     		subs	r3, r7, #1
 906:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 1219              		.loc 1 906 0
 1220 00aa 0138     		subs	r0, r0, #1
 905:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 1221              		.loc 1 905 0
 1222 00ac 44EA0050 		orr	r0, r4, r0, lsl #20
 900:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 1223              		.loc 1 900 0
 1224 00b0 41EA0343 		orr	r3, r1, r3, lsl #16
 1225              	.LVL45:
 908:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
 1226              		.loc 1 908 0
 1227 00b4 A860     		str	r0, [r5, #8]
 1228              	.LVL46:
 909:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1229              		.loc 1 909 0
 1230 00b6 45F82230 		str	r3, [r5, r2, lsl #2]
 1231              		.loc 1 912 0
 1232 00ba 02B0     		add	sp, sp, #8
 1233              	.LCFI21:
 1234              		.cfi_def_cfa_offset 24
 1235              		@ sp needed
 1236 00bc BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1237              	.L84:
 1238              		.align	2
 1239              	.L83:
 1240 00c0 400100A0 		.word	-1610612416
 1241              		.cfi_endproc
 1242              	.LFE125:
 1244              		.section	.text.FMC_SDRAMStructInit,"ax",%progbits
 1245              		.align	2
 1246              		.global	FMC_SDRAMStructInit
 1247              		.thumb
 1248              		.thumb_func
 1250              	FMC_SDRAMStructInit:
 1251              	.LFB126:
 913:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 914:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 915:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Fills each FMC_SDRAMInitStruct member with its default value.
 916:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_SDRAMInitStruct: pointer to a FMC_SDRAMInitTypeDef structure 
 917:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         which will be initialized.
 918:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 919:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 920:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SDRAMStructInit(FMC_SDRAMInitTypeDef* FMC_SDRAMInitStruct)  
 921:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {  
 1252              		.loc 1 921 0
 1253              		.cfi_startproc
 1254              		@ args = 0, pretend = 0, frame = 0
 1255              		@ frame_needed = 0, uses_anonymous_args = 0
 1256              		@ link register save eliminated.
 1257              	.LVL47:
 1258 0000 30B4     		push	{r4, r5}
 1259              	.LCFI22:
 1260              		.cfi_def_cfa_offset 8
 1261              		.cfi_offset 4, -8
 1262              		.cfi_offset 5, -4
 922:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Reset SDRAM Init structure parameters values */
 923:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_Bank = FMC_Bank1_SDRAM;
 924:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_ColumnBitsNumber = FMC_ColumnBits_Number_8b;
 925:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_RowBitsNumber = FMC_RowBits_Number_11b; 
 926:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth = FMC_SDMemory_Width_16b;
 927:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_InternalBankNumber = FMC_InternalBank_Number_4; 
 928:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_CASLatency = FMC_CAS_Latency_1;  
 929:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_WriteProtection = FMC_Write_Protection_Enable;
 930:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDClockPeriod = FMC_SDClock_Disable;
 931:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_ReadBurst = FMC_Read_Burst_Disable;
 932:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_ReadPipeDelay = FMC_ReadPipe_Delay_0; 
 933:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
 934:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay = 16;
 1263              		.loc 1 934 0
 1264 0002 826A     		ldr	r2, [r0, #40]
 927:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_CASLatency = FMC_CAS_Latency_1;  
 1265              		.loc 1 927 0
 1266 0004 4023     		movs	r3, #64
 1267 0006 0361     		str	r3, [r0, #16]
 923:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_ColumnBitsNumber = FMC_ColumnBits_Number_8b;
 1268              		.loc 1 923 0
 1269 0008 0021     		movs	r1, #0
 926:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_InternalBankNumber = FMC_InternalBank_Number_4; 
 1270              		.loc 1 926 0
 1271 000a 1023     		movs	r3, #16
 928:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_WriteProtection = FMC_Write_Protection_Enable;
 1272              		.loc 1 928 0
 1273 000c 8025     		movs	r5, #128
 929:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDClockPeriod = FMC_SDClock_Disable;
 1274              		.loc 1 929 0
 1275 000e 4FF40074 		mov	r4, #512
 928:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_WriteProtection = FMC_Write_Protection_Enable;
 1276              		.loc 1 928 0
 1277 0012 4561     		str	r5, [r0, #20]
 929:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDClockPeriod = FMC_SDClock_Disable;
 1278              		.loc 1 929 0
 1279 0014 8461     		str	r4, [r0, #24]
 923:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_ColumnBitsNumber = FMC_ColumnBits_Number_8b;
 1280              		.loc 1 923 0
 1281 0016 0160     		str	r1, [r0]
 924:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_RowBitsNumber = FMC_RowBits_Number_11b; 
 1282              		.loc 1 924 0
 1283 0018 4160     		str	r1, [r0, #4]
 925:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth = FMC_SDMemory_Width_16b;
 1284              		.loc 1 925 0
 1285 001a 8160     		str	r1, [r0, #8]
 930:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_ReadBurst = FMC_Read_Burst_Disable;
 1286              		.loc 1 930 0
 1287 001c C161     		str	r1, [r0, #28]
 931:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_ReadPipeDelay = FMC_ReadPipe_Delay_0; 
 1288              		.loc 1 931 0
 1289 001e 0162     		str	r1, [r0, #32]
 932:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
 1290              		.loc 1 932 0
 1291 0020 4162     		str	r1, [r0, #36]
 926:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_InternalBankNumber = FMC_InternalBank_Number_4; 
 1292              		.loc 1 926 0
 1293 0022 C360     		str	r3, [r0, #12]
 935:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay = 16;
 936:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime = 16;
 937:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay = 16;
 938:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime = 16;
 939:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay = 16;
 940:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay = 16;
 941:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 942:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1294              		.loc 1 942 0
 1295 0024 30BC     		pop	{r4, r5}
 1296              	.LCFI23:
 1297              		.cfi_restore 5
 1298              		.cfi_restore 4
 1299              		.cfi_def_cfa_offset 0
 934:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay = 16;
 1300              		.loc 1 934 0
 1301 0026 1360     		str	r3, [r2]
 935:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay = 16;
 1302              		.loc 1 935 0
 1303 0028 5360     		str	r3, [r2, #4]
 936:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay = 16;
 1304              		.loc 1 936 0
 1305 002a 9360     		str	r3, [r2, #8]
 937:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime = 16;
 1306              		.loc 1 937 0
 1307 002c D360     		str	r3, [r2, #12]
 938:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay = 16;
 1308              		.loc 1 938 0
 1309 002e 1361     		str	r3, [r2, #16]
 939:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay = 16;
 1310              		.loc 1 939 0
 1311 0030 5361     		str	r3, [r2, #20]
 940:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 1312              		.loc 1 940 0
 1313 0032 9361     		str	r3, [r2, #24]
 1314              		.loc 1 942 0
 1315 0034 7047     		bx	lr
 1316              		.cfi_endproc
 1317              	.LFE126:
 1319 0036 00BF     		.section	.text.FMC_SDRAMCmdConfig,"ax",%progbits
 1320              		.align	2
 1321              		.global	FMC_SDRAMCmdConfig
 1322              		.thumb
 1323              		.thumb_func
 1325              	FMC_SDRAMCmdConfig:
 1326              	.LFB127:
 943:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 944:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 945:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Configures the SDRAM memory command issued when the device is accessed.   
 946:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_SDRAMCommandStruct: pointer to a FMC_SDRAMCommandTypeDef structure 
 947:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         which will be configured.
 948:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 949:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 950:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SDRAMCmdConfig(FMC_SDRAMCommandTypeDef* FMC_SDRAMCommandStruct)
 951:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1327              		.loc 1 951 0
 1328              		.cfi_startproc
 1329              		@ args = 0, pretend = 0, frame = 0
 1330              		@ frame_needed = 0, uses_anonymous_args = 0
 1331              		@ link register save eliminated.
 1332              	.LVL48:
 1333 0000 30B4     		push	{r4, r5}
 1334              	.LCFI24:
 1335              		.cfi_def_cfa_offset 8
 1336              		.cfi_offset 4, -8
 1337              		.cfi_offset 5, -4
 952:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpr = 0x0;
 953:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 954:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* check parameters */
 955:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_COMMAND_MODE(FMC_SDRAMCommandStruct->FMC_CommandMode));
 956:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_COMMAND_TARGET(FMC_SDRAMCommandStruct->FMC_CommandTarget));
 957:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(FMC_SDRAMCommandStruct->FMC_AutoRefreshNumber));
 958:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_MODE_REGISTER(FMC_SDRAMCommandStruct->FMC_ModeRegisterDefinition));
 959:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 960:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpr =   (uint32_t)(FMC_SDRAMCommandStruct->FMC_CommandMode |
 961:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_SDRAMCommandStruct->FMC_CommandTarget |
 962:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      (((FMC_SDRAMCommandStruct->FMC_AutoRefreshNumber)-1)<<5) |
 1338              		.loc 1 962 0
 1339 0002 90E82E00 		ldmia	r0, {r1, r2, r3, r5}
 1340 0006 0A43     		orrs	r2, r2, r1
 963:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      ((FMC_SDRAMCommandStruct->FMC_ModeRegisterDefinition)<<9));
 964:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 965:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDCMR = tmpr;
 1341              		.loc 1 965 0
 1342 0008 044C     		ldr	r4, .L89
 1343 000a 42EA4522 		orr	r2, r2, r5, lsl #9
 962:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      ((FMC_SDRAMCommandStruct->FMC_ModeRegisterDefinition)<<9));
 1344              		.loc 1 962 0
 1345 000e 013B     		subs	r3, r3, #1
 960:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_SDRAMCommandStruct->FMC_CommandTarget |
 1346              		.loc 1 960 0
 1347 0010 42EA4313 		orr	r3, r2, r3, lsl #5
 1348              	.LVL49:
 1349              		.loc 1 965 0
 1350 0014 2361     		str	r3, [r4, #16]
 966:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 967:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1351              		.loc 1 967 0
 1352 0016 30BC     		pop	{r4, r5}
 1353              	.LCFI25:
 1354              		.cfi_restore 5
 1355              		.cfi_restore 4
 1356              		.cfi_def_cfa_offset 0
 1357 0018 7047     		bx	lr
 1358              	.L90:
 1359 001a 00BF     		.align	2
 1360              	.L89:
 1361 001c 400100A0 		.word	-1610612416
 1362              		.cfi_endproc
 1363              	.LFE127:
 1365              		.section	.text.FMC_GetModeStatus,"ax",%progbits
 1366              		.align	2
 1367              		.global	FMC_GetModeStatus
 1368              		.thumb
 1369              		.thumb_func
 1371              	FMC_GetModeStatus:
 1372              	.LFB128:
 968:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 969:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 970:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 971:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Returns the indicated FMC SDRAM bank mode status.
 972:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  SDRAM_Bank: Defines the FMC SDRAM bank. This parameter can be 
 973:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM. 
 974:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval The FMC SDRAM bank mode status         
 975:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 976:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** uint32_t FMC_GetModeStatus(uint32_t SDRAM_Bank)
 977:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1373              		.loc 1 977 0
 1374              		.cfi_startproc
 1375              		@ args = 0, pretend = 0, frame = 0
 1376              		@ frame_needed = 0, uses_anonymous_args = 0
 1377              		@ link register save eliminated.
 1378              	.LVL50:
 978:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpreg = 0;
 979:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 980:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameter */
 981:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(SDRAM_Bank));
 982:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 983:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get the busy flag status */
 984:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(SDRAM_Bank == FMC_Bank1_SDRAM)
 985:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 986:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpreg = (uint32_t)(FMC_Bank5_6->SDSR & FMC_SDSR_MODES1); 
 1379              		.loc 1 986 0
 1380 0000 054B     		ldr	r3, .L95
 984:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 1381              		.loc 1 984 0
 1382 0002 20B1     		cbz	r0, .L94
 987:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 988:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 989:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 990:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpreg = ((uint32_t)(FMC_Bank5_6->SDSR & FMC_SDSR_MODES2) >> 2);
 1383              		.loc 1 990 0
 1384 0004 9869     		ldr	r0, [r3, #24]
 1385              	.LVL51:
 1386 0006 00F01800 		and	r0, r0, #24
 1387 000a 8008     		lsrs	r0, r0, #2
 1388              	.LVL52:
 991:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 992:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 993:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Return the mode status */
 994:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   return tmpreg;
 995:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1389              		.loc 1 995 0
 1390 000c 7047     		bx	lr
 1391              	.LVL53:
 1392              	.L94:
 986:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1393              		.loc 1 986 0
 1394 000e 9869     		ldr	r0, [r3, #24]
 1395              	.LVL54:
 1396 0010 00F00600 		and	r0, r0, #6
 1397              	.LVL55:
 1398 0014 7047     		bx	lr
 1399              	.L96:
 1400 0016 00BF     		.align	2
 1401              	.L95:
 1402 0018 400100A0 		.word	-1610612416
 1403              		.cfi_endproc
 1404              	.LFE128:
 1406              		.section	.text.FMC_SetRefreshCount,"ax",%progbits
 1407              		.align	2
 1408              		.global	FMC_SetRefreshCount
 1409              		.thumb
 1410              		.thumb_func
 1412              	FMC_SetRefreshCount:
 1413              	.LFB129:
 996:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 997:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 998:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  defines the SDRAM Memory Refresh rate.
 999:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Count: specifies the Refresh timer count.       
1000:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1001:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1002:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SetRefreshCount(uint32_t FMC_Count)
1003:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1414              		.loc 1 1003 0
 1415              		.cfi_startproc
 1416              		@ args = 0, pretend = 0, frame = 0
 1417              		@ frame_needed = 0, uses_anonymous_args = 0
 1418              		@ link register save eliminated.
 1419              	.LVL56:
1004:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* check the parameters */
1005:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_REFRESH_COUNT(FMC_Count));
1006:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1007:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDRTR |= (FMC_Count<<1);
 1420              		.loc 1 1007 0
 1421 0000 024A     		ldr	r2, .L98
 1422 0002 5369     		ldr	r3, [r2, #20]
 1423 0004 43EA4000 		orr	r0, r3, r0, lsl #1
 1424              	.LVL57:
 1425 0008 5061     		str	r0, [r2, #20]
 1426 000a 7047     		bx	lr
 1427              	.L99:
 1428              		.align	2
 1429              	.L98:
 1430 000c 400100A0 		.word	-1610612416
 1431              		.cfi_endproc
 1432              	.LFE129:
 1434              		.section	.text.FMC_SetAutoRefresh_Number,"ax",%progbits
 1435              		.align	2
 1436              		.global	FMC_SetAutoRefresh_Number
 1437              		.thumb
 1438              		.thumb_func
 1440              	FMC_SetAutoRefresh_Number:
 1441              	.LFB130:
1008:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
1009:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
1010:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1011:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1012:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Sets the Number of consecutive SDRAM Memory auto Refresh commands.
1013:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Number: specifies the auto Refresh number.       
1014:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1015:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1016:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SetAutoRefresh_Number(uint32_t FMC_Number)
1017:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1442              		.loc 1 1017 0
 1443              		.cfi_startproc
 1444              		@ args = 0, pretend = 0, frame = 0
 1445              		@ frame_needed = 0, uses_anonymous_args = 0
 1446              		@ link register save eliminated.
 1447              	.LVL58:
1018:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* check the parameters */
1019:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(FMC_Number));
1020:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1021:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDCMR |= (FMC_Number << 5);   
 1448              		.loc 1 1021 0
 1449 0000 024A     		ldr	r2, .L101
 1450 0002 1369     		ldr	r3, [r2, #16]
 1451 0004 43EA4010 		orr	r0, r3, r0, lsl #5
 1452              	.LVL59:
 1453 0008 1061     		str	r0, [r2, #16]
 1454 000a 7047     		bx	lr
 1455              	.L102:
 1456              		.align	2
 1457              	.L101:
 1458 000c 400100A0 		.word	-1610612416
 1459              		.cfi_endproc
 1460              	.LFE130:
 1462              		.section	.text.FMC_SDRAMWriteProtectionConfig,"ax",%progbits
 1463              		.align	2
 1464              		.global	FMC_SDRAMWriteProtectionConfig
 1465              		.thumb
 1466              		.thumb_func
 1468              	FMC_SDRAMWriteProtectionConfig:
 1469              	.LFB131:
1022:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
1023:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1024:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1025:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables write protection to the specified FMC SDRAM Bank.
1026:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  SDRAM_Bank: Defines the FMC SDRAM bank. This parameter can be 
1027:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM.   
1028:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the write protection flag.
1029:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be: ENABLE or DISABLE.
1030:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1031:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1032:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SDRAMWriteProtectionConfig(uint32_t SDRAM_Bank, FunctionalState NewState)
1033:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1470              		.loc 1 1033 0
 1471              		.cfi_startproc
 1472              		@ args = 0, pretend = 0, frame = 0
 1473              		@ frame_needed = 0, uses_anonymous_args = 0
 1474              		@ link register save eliminated.
 1475              	.LVL60:
 1476 0000 8000     		lsls	r0, r0, #2
 1477              	.LVL61:
 1478 0002 00F12040 		add	r0, r0, #-1610612736
1034:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameter */
1035:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1036:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(SDRAM_Bank));
1037:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1038:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 1479              		.loc 1 1038 0
 1480 0006 39B9     		cbnz	r1, .L106
1039:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1040:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[SDRAM_Bank] |= FMC_Write_Protection_Enable;    
1041:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1042:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1043:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1044:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[SDRAM_Bank] &= SDCR_WriteProtection_RESET;
 1481              		.loc 1 1044 0
 1482 0008 D0F84021 		ldr	r2, [r0, #320]
 1483 000c 47F6FF53 		movw	r3, #32255
 1484 0010 1340     		ands	r3, r3, r2
 1485 0012 C0F84031 		str	r3, [r0, #320]
 1486 0016 7047     		bx	lr
 1487              	.L106:
1040:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1488              		.loc 1 1040 0
 1489 0018 D0F84031 		ldr	r3, [r0, #320]
 1490 001c 43F40073 		orr	r3, r3, #512
 1491 0020 C0F84031 		str	r3, [r0, #320]
 1492 0024 7047     		bx	lr
 1493              		.cfi_endproc
 1494              	.LFE131:
 1496 0026 00BF     		.section	.text.FMC_ITConfig,"ax",%progbits
 1497              		.align	2
 1498              		.global	FMC_ITConfig
 1499              		.thumb
 1500              		.thumb_func
 1502              	FMC_ITConfig:
 1503              	.LFB132:
1045:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   } 
1046:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1047:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
1048:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1049:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1050:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @}
1051:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1052:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1053:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Group5  Interrupts and flags management functions
1054:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief    Interrupts and flags management functions
1055:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
1056:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @verbatim   
1057:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================
1058:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              ##### Interrupts and flags management functions #####
1059:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================  
1060:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1061:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @endverbatim
1062:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
1063:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1064:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1065:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1066:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables the specified FMC interrupts.
1067:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
1068:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1069:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
1070:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
1071:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank4_PCCARD: FMC Bank4 PCCARD
1072:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
1073:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM   
1074:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_IT: specifies the FMC interrupt sources to be enabled or disabled.
1075:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be any combination of the following values:
1076:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_RisingEdge: Rising edge detection interrupt. 
1077:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Level: Level edge detection interrupt.
1078:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_FallingEdge: Falling edge detection interrupt.
1079:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Refresh: Refresh error detection interrupt.  
1080:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the specified FMC interrupts.
1081:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be: ENABLE or DISABLE.
1082:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1083:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1084:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_ITConfig(uint32_t FMC_Bank, uint32_t FMC_IT, FunctionalState NewState)
1085:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1504              		.loc 1 1085 0
 1505              		.cfi_startproc
 1506              		@ args = 0, pretend = 0, frame = 0
 1507              		@ frame_needed = 0, uses_anonymous_args = 0
 1508              		@ link register save eliminated.
 1509              	.LVL62:
1086:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_IT_BANK(FMC_Bank));
1087:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_IT(FMC_IT));	
1088:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1089:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1090:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 1510              		.loc 1 1090 0
 1511 0000 62B1     		cbz	r2, .L108
1091:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1092:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected FMC_Bank2 interrupts */
1093:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 1512              		.loc 1 1093 0
 1513 0002 1028     		cmp	r0, #16
 1514 0004 1ED0     		beq	.L116
1094:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1095:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->SR2 |= FMC_IT;
1096:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1097:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected FMC_Bank3 interrupts */
1098:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else if (FMC_Bank == FMC_Bank3_NAND)
 1515              		.loc 1 1098 0
 1516 0006 B0F5807F 		cmp	r0, #256
 1517 000a 2BD0     		beq	.L117
1099:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1100:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->SR3 |= FMC_IT;
1101:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1102:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected FMC_Bank4 interrupts */
1103:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else if (FMC_Bank == FMC_Bank4_PCCARD)
 1518              		.loc 1 1103 0
 1519 000c B0F5805F 		cmp	r0, #4096
 1520 0010 1DD0     		beq	.L118
1104:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1105:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank4->SR4 |= FMC_IT;    
1106:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1107:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected FMC_Bank5_6 interrupt */
1108:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
1109:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1110:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       /* Enables the interrupt if the refresh error flag is set */
1111:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank5_6->SDRTR |= FMC_IT; 
 1521              		.loc 1 1111 0
 1522 0012 1A4A     		ldr	r2, .L122
 1523              	.LVL63:
 1524 0014 5369     		ldr	r3, [r2, #20]
 1525 0016 1943     		orrs	r1, r1, r3
 1526              	.LVL64:
 1527 0018 5161     		str	r1, [r2, #20]
 1528 001a 7047     		bx	lr
 1529              	.LVL65:
 1530              	.L108:
1112:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1113:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1114:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1115:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1116:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected FMC_Bank2 interrupts */
1117:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 1531              		.loc 1 1117 0
 1532 001c 1028     		cmp	r0, #16
 1533 001e 0BD0     		beq	.L119
1118:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1119:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       
1120:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->SR2 &= (uint32_t)~FMC_IT;
1121:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1122:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected FMC_Bank3 interrupts */
1123:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else if (FMC_Bank == FMC_Bank3_NAND)
 1534              		.loc 1 1123 0
 1535 0020 B0F5807F 		cmp	r0, #256
 1536 0024 18D0     		beq	.L120
1124:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1125:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->SR3 &= (uint32_t)~FMC_IT;
1126:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1127:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected FMC_Bank4 interrupts */
1128:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else if(FMC_Bank == FMC_Bank4_PCCARD)
 1537              		.loc 1 1128 0
 1538 0026 B0F5805F 		cmp	r0, #4096
 1539 002a 20D0     		beq	.L121
1129:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1130:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank4->SR4 &= (uint32_t)~FMC_IT;    
1131:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1132:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected FMC_Bank5_6 interrupt */
1133:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
1134:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1135:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       /* Disables the interrupt if the refresh error flag is not set */
1136:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank5_6->SDRTR &= (uint32_t)~FMC_IT; 
 1540              		.loc 1 1136 0
 1541 002c 134A     		ldr	r2, .L122
 1542              	.LVL66:
 1543 002e 5369     		ldr	r3, [r2, #20]
 1544 0030 23EA0101 		bic	r1, r3, r1
 1545              	.LVL67:
 1546 0034 5161     		str	r1, [r2, #20]
 1547 0036 7047     		bx	lr
 1548              	.LVL68:
 1549              	.L119:
1120:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 1550              		.loc 1 1120 0
 1551 0038 114A     		ldr	r2, .L122+4
 1552              	.LVL69:
 1553 003a 5368     		ldr	r3, [r2, #4]
 1554 003c 23EA0101 		bic	r1, r3, r1
 1555              	.LVL70:
 1556 0040 5160     		str	r1, [r2, #4]
 1557 0042 7047     		bx	lr
 1558              	.LVL71:
 1559              	.L116:
1095:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 1560              		.loc 1 1095 0
 1561 0044 0E4A     		ldr	r2, .L122+4
 1562              	.LVL72:
 1563 0046 5368     		ldr	r3, [r2, #4]
 1564 0048 1943     		orrs	r1, r1, r3
 1565              	.LVL73:
 1566 004a 5160     		str	r1, [r2, #4]
 1567 004c 7047     		bx	lr
 1568              	.LVL74:
 1569              	.L118:
1105:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 1570              		.loc 1 1105 0
 1571 004e 0D4A     		ldr	r2, .L122+8
 1572              	.LVL75:
 1573 0050 5368     		ldr	r3, [r2, #4]
 1574 0052 1943     		orrs	r1, r1, r3
 1575              	.LVL76:
 1576 0054 5160     		str	r1, [r2, #4]
 1577 0056 7047     		bx	lr
 1578              	.LVL77:
 1579              	.L120:
1125:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 1580              		.loc 1 1125 0
 1581 0058 0B4A     		ldr	r2, .L122+12
 1582              	.LVL78:
 1583 005a 5368     		ldr	r3, [r2, #4]
 1584 005c 23EA0101 		bic	r1, r3, r1
 1585              	.LVL79:
 1586 0060 5160     		str	r1, [r2, #4]
 1587 0062 7047     		bx	lr
 1588              	.LVL80:
 1589              	.L117:
1100:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 1590              		.loc 1 1100 0
 1591 0064 084A     		ldr	r2, .L122+12
 1592              	.LVL81:
 1593 0066 5368     		ldr	r3, [r2, #4]
 1594 0068 1943     		orrs	r1, r1, r3
 1595              	.LVL82:
 1596 006a 5160     		str	r1, [r2, #4]
 1597 006c 7047     		bx	lr
 1598              	.LVL83:
 1599              	.L121:
1130:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 1600              		.loc 1 1130 0
 1601 006e 054A     		ldr	r2, .L122+8
 1602              	.LVL84:
 1603 0070 5368     		ldr	r3, [r2, #4]
 1604 0072 23EA0101 		bic	r1, r3, r1
 1605              	.LVL85:
 1606 0076 5160     		str	r1, [r2, #4]
 1607 0078 7047     		bx	lr
 1608              	.L123:
 1609 007a 00BF     		.align	2
 1610              	.L122:
 1611 007c 400100A0 		.word	-1610612416
 1612 0080 600000A0 		.word	-1610612640
 1613 0084 A00000A0 		.word	-1610612576
 1614 0088 800000A0 		.word	-1610612608
 1615              		.cfi_endproc
 1616              	.LFE132:
 1618              		.section	.text.FMC_GetFlagStatus,"ax",%progbits
 1619              		.align	2
 1620              		.global	FMC_GetFlagStatus
 1621              		.thumb
 1622              		.thumb_func
 1624              	FMC_GetFlagStatus:
 1625              	.LFB133:
1137:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1138:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1139:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
1140:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1141:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1142:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Checks whether the specified FMC flag is set or not.
1143:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
1144:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1145:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
1146:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
1147:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank4_PCCARD: FMC Bank4 PCCARD
1148:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
1149:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM 
1150:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM | FMC_Bank2_SDRAM: FMC Bank1 or Bank2 SDRAM    
1151:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_FLAG: specifies the flag to check.
1152:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1153:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_RisingEdge: Rising edge detection Flag.
1154:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_Level: Level detection Flag.
1155:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_FallingEdge: Falling edge detection Flag.
1156:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_FEMPT: Fifo empty Flag.
1157:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_Refresh: Refresh error Flag.
1158:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_Busy: Busy status Flag.     
1159:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval The new state of FMC_FLAG (SET or RESET).
1160:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1161:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** FlagStatus FMC_GetFlagStatus(uint32_t FMC_Bank, uint32_t FMC_FLAG)
1162:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1626              		.loc 1 1162 0
 1627              		.cfi_startproc
 1628              		@ args = 0, pretend = 0, frame = 0
 1629              		@ frame_needed = 0, uses_anonymous_args = 0
 1630              		@ link register save eliminated.
 1631              	.LVL86:
1163:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FlagStatus bitstatus = RESET;
1164:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpsr = 0x00000000;
1165:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1166:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
1167:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_GETFLAG_BANK(FMC_Bank));
1168:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_GET_FLAG(FMC_FLAG));
1169:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1170:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 1632              		.loc 1 1170 0
 1633 0000 1028     		cmp	r0, #16
 1634 0002 10D0     		beq	.L129
1171:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1172:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank2->SR2;
1173:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
1174:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank3_NAND)
 1635              		.loc 1 1174 0
 1636 0004 B0F5807F 		cmp	r0, #256
 1637 0008 10D0     		beq	.L130
1175:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1176:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank3->SR3;
1177:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1178:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank4_PCCARD)
 1638              		.loc 1 1178 0
 1639 000a B0F5805F 		cmp	r0, #4096
1179:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1180:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank4->SR4;
 1640              		.loc 1 1180 0
 1641 000e 0BBF     		itete	eq
 1642 0010 084B     		ldreq	r3, .L131
1181:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1182:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else 
1183:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1184:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank5_6->SDSR;
 1643              		.loc 1 1184 0
 1644 0012 094B     		ldrne	r3, .L131+4
1180:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1645              		.loc 1 1180 0
 1646 0014 5B68     		ldreq	r3, [r3, #4]
 1647              	.LVL87:
 1648              		.loc 1 1184 0
 1649 0016 9B69     		ldrne	r3, [r3, #24]
 1650              	.LVL88:
 1651              	.L126:
1185:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1186:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1187:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get the flag status */
1188:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if ((tmpsr & FMC_FLAG) != FMC_FLAG )
 1652              		.loc 1 1188 0
 1653 0018 03EA0100 		and	r0, r3, r1
 1654              	.LVL89:
1189:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1190:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     bitstatus = RESET;
1191:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1192:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1193:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1194:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     bitstatus = SET;
1195:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1196:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Return the flag status */
1197:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   return bitstatus;
1198:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1655              		.loc 1 1198 0
 1656 001c 081A     		subs	r0, r1, r0
 1657 001e B0FA80F0 		clz	r0, r0
 1658 0022 4009     		lsrs	r0, r0, #5
 1659 0024 7047     		bx	lr
 1660              	.LVL90:
 1661              	.L129:
1172:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 1662              		.loc 1 1172 0
 1663 0026 054B     		ldr	r3, .L131+8
 1664 0028 5B68     		ldr	r3, [r3, #4]
 1665              	.LVL91:
 1666 002a F5E7     		b	.L126
 1667              	.LVL92:
 1668              	.L130:
1176:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1669              		.loc 1 1176 0
 1670 002c 044B     		ldr	r3, .L131+12
 1671 002e 5B68     		ldr	r3, [r3, #4]
 1672              	.LVL93:
 1673 0030 F2E7     		b	.L126
 1674              	.L132:
 1675 0032 00BF     		.align	2
 1676              	.L131:
 1677 0034 A00000A0 		.word	-1610612576
 1678 0038 400100A0 		.word	-1610612416
 1679 003c 600000A0 		.word	-1610612640
 1680 0040 800000A0 		.word	-1610612608
 1681              		.cfi_endproc
 1682              	.LFE133:
 1684              		.section	.text.FMC_ClearFlag,"ax",%progbits
 1685              		.align	2
 1686              		.global	FMC_ClearFlag
 1687              		.thumb
 1688              		.thumb_func
 1690              	FMC_ClearFlag:
 1691              	.LFB134:
1199:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1200:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1201:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Clears the FMC's pending flags.
1202:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
1203:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1204:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
1205:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
1206:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank4_PCCARD: FMC Bank4 PCCARD
1207:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
1208:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM  
1209:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_FLAG: specifies the flag to clear.
1210:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be any combination of the following values:
1211:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_RisingEdge: Rising edge detection Flag.
1212:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_Level: Level detection Flag.
1213:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_FallingEdge: Falling edge detection Flag.
1214:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_Refresh: Refresh error Flag.  
1215:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1216:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1217:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_ClearFlag(uint32_t FMC_Bank, uint32_t FMC_FLAG)
1218:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1692              		.loc 1 1218 0
 1693              		.cfi_startproc
 1694              		@ args = 0, pretend = 0, frame = 0
 1695              		@ frame_needed = 0, uses_anonymous_args = 0
 1696              		@ link register save eliminated.
 1697              	.LVL94:
1219:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  /* Check the parameters */
1220:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_GETFLAG_BANK(FMC_Bank));
1221:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_CLEAR_FLAG(FMC_FLAG)) ;
1222:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
1223:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 1698              		.loc 1 1223 0
 1699 0000 1028     		cmp	r0, #16
 1700 0002 0BD0     		beq	.L138
1224:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1225:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->SR2 &= (~FMC_FLAG); 
1226:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
1227:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank3_NAND)
 1701              		.loc 1 1227 0
 1702 0004 B0F5807F 		cmp	r0, #256
 1703 0008 0ED0     		beq	.L139
1228:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1229:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->SR3 &= (~FMC_FLAG);
1230:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1231:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank4_PCCARD)
 1704              		.loc 1 1231 0
 1705 000a B0F5805F 		cmp	r0, #4096
 1706 000e 11D0     		beq	.L140
1232:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1233:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank4->SR4 &= (~FMC_FLAG);
1234:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1235:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank5_6 SDRAM*/
1236:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1237:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1238:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDRTR &= (~FMC_FLAG);
 1707              		.loc 1 1238 0
 1708 0010 0B4A     		ldr	r2, .L141
 1709 0012 5369     		ldr	r3, [r2, #20]
 1710 0014 23EA0101 		bic	r1, r3, r1
 1711              	.LVL95:
 1712 0018 5161     		str	r1, [r2, #20]
 1713 001a 7047     		bx	lr
 1714              	.LVL96:
 1715              	.L138:
1225:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 1716              		.loc 1 1225 0
 1717 001c 094A     		ldr	r2, .L141+4
 1718 001e 5368     		ldr	r3, [r2, #4]
 1719 0020 23EA0101 		bic	r1, r3, r1
 1720              	.LVL97:
 1721 0024 5160     		str	r1, [r2, #4]
 1722 0026 7047     		bx	lr
 1723              	.LVL98:
 1724              	.L139:
1229:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1725              		.loc 1 1229 0
 1726 0028 074A     		ldr	r2, .L141+8
 1727 002a 5368     		ldr	r3, [r2, #4]
 1728 002c 23EA0101 		bic	r1, r3, r1
 1729              	.LVL99:
 1730 0030 5160     		str	r1, [r2, #4]
 1731 0032 7047     		bx	lr
 1732              	.LVL100:
 1733              	.L140:
1233:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1734              		.loc 1 1233 0
 1735 0034 054A     		ldr	r2, .L141+12
 1736 0036 5368     		ldr	r3, [r2, #4]
 1737 0038 23EA0101 		bic	r1, r3, r1
 1738              	.LVL101:
 1739 003c 5160     		str	r1, [r2, #4]
 1740 003e 7047     		bx	lr
 1741              	.L142:
 1742              		.align	2
 1743              	.L141:
 1744 0040 400100A0 		.word	-1610612416
 1745 0044 600000A0 		.word	-1610612640
 1746 0048 800000A0 		.word	-1610612608
 1747 004c A00000A0 		.word	-1610612576
 1748              		.cfi_endproc
 1749              	.LFE134:
 1751              		.section	.text.FMC_GetITStatus,"ax",%progbits
 1752              		.align	2
 1753              		.global	FMC_GetITStatus
 1754              		.thumb
 1755              		.thumb_func
 1757              	FMC_GetITStatus:
 1758              	.LFB135:
1239:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1240:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1241:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
1242:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1243:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1244:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Checks whether the specified FMC interrupt has occurred or not.
1245:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
1246:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1247:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
1248:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
1249:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank4_PCCARD: FMC Bank4 PCCARD
1250:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
1251:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM   
1252:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_IT: specifies the FMC interrupt source to check.
1253:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1254:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_RisingEdge: Rising edge detection interrupt. 
1255:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Level: Level edge detection interrupt.
1256:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_FallingEdge: Falling edge detection interrupt.
1257:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Refresh: Refresh error detection interrupt.    
1258:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval The new state of FMC_IT (SET or RESET).
1259:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1260:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** ITStatus FMC_GetITStatus(uint32_t FMC_Bank, uint32_t FMC_IT)
1261:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1759              		.loc 1 1261 0
 1760              		.cfi_startproc
 1761              		@ args = 0, pretend = 0, frame = 0
 1762              		@ frame_needed = 0, uses_anonymous_args = 0
 1763              		@ link register save eliminated.
 1764              	.LVL102:
1262:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   ITStatus bitstatus = RESET;
1263:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpsr = 0x0;
1264:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpsr2 = 0x0;
1265:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t itstatus = 0x0;
1266:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t itenable = 0x0; 
1267:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1268:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
1269:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_IT_BANK(FMC_Bank));
1270:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_GET_IT(FMC_IT));
1271:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1272:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 1765              		.loc 1 1272 0
 1766 0000 1028     		cmp	r0, #16
1261:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   ITStatus bitstatus = RESET;
 1767              		.loc 1 1261 0
 1768 0002 10B4     		push	{r4}
 1769              	.LCFI26:
 1770              		.cfi_def_cfa_offset 4
 1771              		.cfi_offset 4, -4
 1772              		.loc 1 1272 0
 1773 0004 1CD0     		beq	.L154
1273:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1274:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank2->SR2;
1275:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
1276:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank3_NAND)
 1774              		.loc 1 1276 0
 1775 0006 B0F5807F 		cmp	r0, #256
 1776 000a 12D0     		beq	.L155
1277:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1278:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank3->SR3;
1279:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1280:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank4_PCCARD)
 1777              		.loc 1 1280 0
 1778 000c B0F5805F 		cmp	r0, #4096
 1779 0010 1DD0     		beq	.L156
1281:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1282:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank4->SR4;
1283:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1284:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank5_6 SDRAM*/
1285:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1286:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1287:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank5_6->SDRTR;
 1780              		.loc 1 1287 0
 1781 0012 104A     		ldr	r2, .L157
 1782 0014 5369     		ldr	r3, [r2, #20]
 1783              	.LVL103:
1288:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr2 = FMC_Bank5_6->SDSR;
 1784              		.loc 1 1288 0
 1785 0016 9469     		ldr	r4, [r2, #24]
 1786              	.LVL104:
1289:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   } 
1290:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1291:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* get the IT enable bit status*/
1292:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   itenable = tmpsr & FMC_IT;
1293:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1294:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* get the corresponding IT Flag status*/
1295:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if((FMC_Bank == FMC_Bank1_SDRAM) || (FMC_Bank == FMC_Bank2_SDRAM))
 1787              		.loc 1 1295 0
 1788 0018 0128     		cmp	r0, #1
1292:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 1789              		.loc 1 1292 0
 1790 001a 01EA0302 		and	r2, r1, r3
 1791              	.LVL105:
 1792              		.loc 1 1295 0
 1793 001e 0CD8     		bhi	.L145
1296:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1297:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     itstatus = tmpsr2 & FMC_SDSR_RE;  
 1794              		.loc 1 1297 0
 1795 0020 04F00100 		and	r0, r4, #1
 1796              	.LVL106:
 1797              	.L149:
1298:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }           
1299:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1300:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1301:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     itstatus = tmpsr & (FMC_IT >> 3);  
1302:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
1303:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1304:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 1798              		.loc 1 1304 0
 1799 0024 10B1     		cbz	r0, .L152
1305:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1306:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     bitstatus = SET;
 1800              		.loc 1 1306 0 discriminator 1
 1801 0026 101C     		adds	r0, r2, #0
 1802              	.LVL107:
 1803 0028 18BF     		it	ne
 1804 002a 0120     		movne	r0, #1
 1805              	.L152:
1307:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1308:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1309:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1310:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     bitstatus = RESET;
1311:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1312:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   return bitstatus; 
1313:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1806              		.loc 1 1313 0
 1807 002c 5DF8044B 		ldr	r4, [sp], #4
 1808              	.LCFI27:
 1809              		.cfi_remember_state
 1810              		.cfi_restore 4
 1811              		.cfi_def_cfa_offset 0
 1812 0030 7047     		bx	lr
 1813              	.LVL108:
 1814              	.L155:
 1815              	.LCFI28:
 1816              		.cfi_restore_state
1278:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1817              		.loc 1 1278 0
 1818 0032 094B     		ldr	r3, .L157+4
 1819 0034 5B68     		ldr	r3, [r3, #4]
 1820              	.LVL109:
 1821              	.L147:
1292:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 1822              		.loc 1 1292 0
 1823 0036 03EA0102 		and	r2, r3, r1
 1824              	.LVL110:
 1825              	.L145:
1301:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 1826              		.loc 1 1301 0
 1827 003a 03EAD100 		and	r0, r3, r1, lsr #3
 1828              	.LVL111:
 1829 003e F1E7     		b	.L149
 1830              	.LVL112:
 1831              	.L154:
1274:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 1832              		.loc 1 1274 0
 1833 0040 064B     		ldr	r3, .L157+8
 1834 0042 5B68     		ldr	r3, [r3, #4]
 1835              	.LVL113:
1292:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 1836              		.loc 1 1292 0
 1837 0044 01EA0302 		and	r2, r1, r3
 1838              	.LVL114:
1301:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 1839              		.loc 1 1301 0
 1840 0048 03EAD100 		and	r0, r3, r1, lsr #3
 1841              	.LVL115:
 1842 004c EAE7     		b	.L149
 1843              	.LVL116:
 1844              	.L156:
1282:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1845              		.loc 1 1282 0
 1846 004e 044B     		ldr	r3, .L157+12
 1847 0050 5B68     		ldr	r3, [r3, #4]
 1848              	.LVL117:
 1849 0052 F0E7     		b	.L147
 1850              	.L158:
 1851              		.align	2
 1852              	.L157:
 1853 0054 400100A0 		.word	-1610612416
 1854 0058 800000A0 		.word	-1610612608
 1855 005c 600000A0 		.word	-1610612640
 1856 0060 A00000A0 		.word	-1610612576
 1857              		.cfi_endproc
 1858              	.LFE135:
 1860              		.section	.text.FMC_ClearITPendingBit,"ax",%progbits
 1861              		.align	2
 1862              		.global	FMC_ClearITPendingBit
 1863              		.thumb
 1864              		.thumb_func
 1866              	FMC_ClearITPendingBit:
 1867              	.LFB136:
1314:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1315:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1316:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Clears the FMC's interrupt pending bits.
1317:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
1318:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1319:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
1320:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
1321:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank4_PCCARD: FMC Bank4 PCCARD
1322:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
1323:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM   
1324:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_IT: specifies the interrupt pending bit to clear.
1325:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be any combination of the following values:
1326:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_RisingEdge: Rising edge detection interrupt. 
1327:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Level: Level edge detection interrupt.
1328:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_FallingEdge: Falling edge detection interrupt.
1329:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Refresh: Refresh error detection interrupt.  
1330:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1331:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1332:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_ClearITPendingBit(uint32_t FMC_Bank, uint32_t FMC_IT)
1333:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1868              		.loc 1 1333 0
 1869              		.cfi_startproc
 1870              		@ args = 0, pretend = 0, frame = 0
 1871              		@ frame_needed = 0, uses_anonymous_args = 0
 1872              		@ link register save eliminated.
 1873              	.LVL118:
1334:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
1335:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_IT_BANK(FMC_Bank));
1336:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_IT(FMC_IT));
1337:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
1338:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 1874              		.loc 1 1338 0
 1875 0000 1028     		cmp	r0, #16
 1876 0002 0BD0     		beq	.L164
1339:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1340:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->SR2 &= ~(FMC_IT >> 3); 
1341:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
1342:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank3_NAND)
 1877              		.loc 1 1342 0
 1878 0004 B0F5807F 		cmp	r0, #256
 1879 0008 0ED0     		beq	.L165
1343:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1344:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->SR3 &= ~(FMC_IT >> 3);
1345:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1346:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank4_PCCARD)
 1880              		.loc 1 1346 0
 1881 000a B0F5805F 		cmp	r0, #4096
 1882 000e 11D0     		beq	.L166
1347:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1348:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank4->SR4 &= ~(FMC_IT >> 3);
1349:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1350:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank5_6 SDRAM*/
1351:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1352:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1353:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDRTR |= FMC_SDRTR_CRE;
 1883              		.loc 1 1353 0
 1884 0010 0B4A     		ldr	r2, .L167
 1885 0012 5369     		ldr	r3, [r2, #20]
 1886 0014 43F00103 		orr	r3, r3, #1
 1887 0018 5361     		str	r3, [r2, #20]
 1888 001a 7047     		bx	lr
 1889              	.L164:
1340:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 1890              		.loc 1 1340 0
 1891 001c 094A     		ldr	r2, .L167+4
 1892 001e 5368     		ldr	r3, [r2, #4]
 1893 0020 23EAD101 		bic	r1, r3, r1, lsr #3
 1894              	.LVL119:
 1895 0024 5160     		str	r1, [r2, #4]
 1896 0026 7047     		bx	lr
 1897              	.LVL120:
 1898              	.L165:
1344:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1899              		.loc 1 1344 0
 1900 0028 074A     		ldr	r2, .L167+8
 1901 002a 5368     		ldr	r3, [r2, #4]
 1902 002c 23EAD101 		bic	r1, r3, r1, lsr #3
 1903              	.LVL121:
 1904 0030 5160     		str	r1, [r2, #4]
 1905 0032 7047     		bx	lr
 1906              	.LVL122:
 1907              	.L166:
1348:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1908              		.loc 1 1348 0
 1909 0034 054A     		ldr	r2, .L167+12
 1910 0036 5368     		ldr	r3, [r2, #4]
 1911 0038 23EAD101 		bic	r1, r3, r1, lsr #3
 1912              	.LVL123:
 1913 003c 5160     		str	r1, [r2, #4]
 1914 003e 7047     		bx	lr
 1915              	.L168:
 1916              		.align	2
 1917              	.L167:
 1918 0040 400100A0 		.word	-1610612416
 1919 0044 600000A0 		.word	-1610612640
 1920 0048 800000A0 		.word	-1610612608
 1921 004c A00000A0 		.word	-1610612576
 1922              		.cfi_endproc
 1923              	.LFE136:
 1925              		.text
 1926              	.Letext0:
 1927              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\4.9 2014q4\\arm-none-eabi\\include\\mach
 1928              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\4.9 2014q4\\arm-none-eabi\\include\\stdi
 1929              		.file 4 "libs/Device/STM32F4xx/Include/stm32f4xx.h"
 1930              		.file 5 "libs/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h"
 1931              		.file 6 "libs/CMSIS/Include/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_fmc.c
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:20     .text.FMC_NORSRAMDeInit:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:25     .text.FMC_NORSRAMDeInit:00000000 FMC_NORSRAMDeInit
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:61     .text.FMC_NORSRAMInit:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:66     .text.FMC_NORSRAMInit:00000000 FMC_NORSRAMInit
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:258    .text.FMC_NORSRAMStructInit:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:263    .text.FMC_NORSRAMStructInit:00000000 FMC_NORSRAMStructInit
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:356    .text.FMC_NORSRAMCmd:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:361    .text.FMC_NORSRAMCmd:00000000 FMC_NORSRAMCmd
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:389    .text.FMC_NORSRAMCmd:0000001c $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:394    .text.FMC_NANDDeInit:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:399    .text.FMC_NANDDeInit:00000000 FMC_NANDDeInit
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:433    .text.FMC_NANDDeInit:0000001c $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:439    .text.FMC_NANDInit:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:444    .text.FMC_NANDInit:00000000 FMC_NANDInit
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:546    .text.FMC_NANDInit:00000078 $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:552    .text.FMC_NANDStructInit:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:557    .text.FMC_NANDStructInit:00000000 FMC_NANDStructInit
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:619    .text.FMC_NANDCmd:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:624    .text.FMC_NANDCmd:00000000 FMC_NANDCmd
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:662    .text.FMC_NANDCmd:00000028 $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:669    .text.FMC_NANDECCCmd:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:674    .text.FMC_NANDECCCmd:00000000 FMC_NANDECCCmd
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:712    .text.FMC_NANDECCCmd:00000028 $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:719    .text.FMC_GetECC:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:724    .text.FMC_GetECC:00000000 FMC_GetECC
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:746    .text.FMC_GetECC:0000000c $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:752    .text.FMC_PCCARDDeInit:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:757    .text.FMC_PCCARDDeInit:00000000 FMC_PCCARDDeInit
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:786    .text.FMC_PCCARDDeInit:00000018 $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:791    .text.FMC_PCCARDInit:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:796    .text.FMC_PCCARDInit:00000000 FMC_PCCARDInit
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:886    .text.FMC_PCCARDInit:00000064 $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:891    .text.FMC_PCCARDStructInit:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:896    .text.FMC_PCCARDStructInit:00000000 FMC_PCCARDStructInit
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:960    .text.FMC_PCCARDCmd:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:965    .text.FMC_PCCARDCmd:00000000 FMC_PCCARDCmd
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:992    .text.FMC_PCCARDCmd:00000018 $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:998    .text.FMC_SDRAMDeInit:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1003   .text.FMC_SDRAMDeInit:00000000 FMC_SDRAMDeInit
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1047   .text.FMC_SDRAMDeInit:00000028 $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1052   .text.FMC_SDRAMInit:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1057   .text.FMC_SDRAMInit:00000000 FMC_SDRAMInit
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1240   .text.FMC_SDRAMInit:000000c0 $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1245   .text.FMC_SDRAMStructInit:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1250   .text.FMC_SDRAMStructInit:00000000 FMC_SDRAMStructInit
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1320   .text.FMC_SDRAMCmdConfig:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1325   .text.FMC_SDRAMCmdConfig:00000000 FMC_SDRAMCmdConfig
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1361   .text.FMC_SDRAMCmdConfig:0000001c $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1366   .text.FMC_GetModeStatus:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1371   .text.FMC_GetModeStatus:00000000 FMC_GetModeStatus
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1402   .text.FMC_GetModeStatus:00000018 $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1407   .text.FMC_SetRefreshCount:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1412   .text.FMC_SetRefreshCount:00000000 FMC_SetRefreshCount
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1430   .text.FMC_SetRefreshCount:0000000c $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1435   .text.FMC_SetAutoRefresh_Number:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1440   .text.FMC_SetAutoRefresh_Number:00000000 FMC_SetAutoRefresh_Number
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1458   .text.FMC_SetAutoRefresh_Number:0000000c $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1463   .text.FMC_SDRAMWriteProtectionConfig:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1468   .text.FMC_SDRAMWriteProtectionConfig:00000000 FMC_SDRAMWriteProtectionConfig
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1497   .text.FMC_ITConfig:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1502   .text.FMC_ITConfig:00000000 FMC_ITConfig
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1611   .text.FMC_ITConfig:0000007c $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1619   .text.FMC_GetFlagStatus:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1624   .text.FMC_GetFlagStatus:00000000 FMC_GetFlagStatus
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1677   .text.FMC_GetFlagStatus:00000034 $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1685   .text.FMC_ClearFlag:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1690   .text.FMC_ClearFlag:00000000 FMC_ClearFlag
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1744   .text.FMC_ClearFlag:00000040 $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1752   .text.FMC_GetITStatus:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1757   .text.FMC_GetITStatus:00000000 FMC_GetITStatus
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1853   .text.FMC_GetITStatus:00000054 $d
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1861   .text.FMC_ClearITPendingBit:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1866   .text.FMC_ClearITPendingBit:00000000 FMC_ClearITPendingBit
C:\Users\Student\AppData\Local\Temp\ccEITBHC.s:1918   .text.FMC_ClearITPendingBit:00000040 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
