<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1296" height="1000" x="24" y="52" />
 <systemtable filter="All Interfaces" />
 <library expandedCategories="Project,Library,Existing IP Variants" />
 <generation
   path=""
   greybox="0"
   synthesis="VHDL"
   simulation="VHDL"
   vcs="0"
   modelsim="1"
   clear_previous="1" />
</preferences>
