Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sat Mar 23 00:08:29 2024
| Host              : audacity running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -file ./Impl/TopDown/top-post-place-timing-summary.txt
| Design            : mkPcieTop
| Device            : xcvu095-ffva2104
| Speed File        : -2  PRODUCTION 1.26 12-04-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.420        0.000                      0                45557       -0.428      -35.417                    572                45557        0.000        0.000                       0                 19702  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                       ------------           ----------      --------------
pci_refclk                                  {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]                        {0.000 0.100}          0.200           5000.001        
  qpll1outclk_out[0]_1                      {0.000 0.100}          0.200           5000.001        
  qpll1outrefclk_out[0]                     {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_1                   {0.000 5.000}          10.000          100.000         
  txoutclk_out[3]                           {0.000 1.000}          2.000           500.000         
    host_pcieHostTop_ep7_CLK_epPortalClock  {0.000 2.000}          4.000           250.000         
    mcap_clk                                {0.000 4.000}          8.000           125.000         
    pipe_clk                                {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pci_refclk                                        8.228        0.000                      0                  175        0.028        0.000                      0                  175        3.200        0.000                       0                   230  
  txoutclk_out[3]                                 0.420        0.000                      0                 1172       -0.076       -3.967                    172                 1172        0.000        0.000                       0                    37  
    host_pcieHostTop_ep7_CLK_epPortalClock        0.557        0.000                      0                39535       -0.098       -0.767                     20                39535        0.000        0.000                       0                 17348  
    mcap_clk                                                                                                                                                                                  0.000        0.000                       0                     1  
    pipe_clk                                      1.494        0.000                      0                 3618       -0.428      -30.683                    380                 3618        0.000        0.000                       0                  2086  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
host_pcieHostTop_ep7_CLK_epPortalClock  pipe_clk                                      1.414        0.000                      0                  974        0.240        0.000                      0                  974  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              ----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                       host_pcieHostTop_ep7_CLK_epPortalClock  host_pcieHostTop_ep7_CLK_epPortalClock        2.271        0.000                      0                   58        0.217        0.000                      0                   58  
**async_default**                       pci_refclk                              pci_refclk                                    9.119        0.000                      0                   25        0.199        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :            0  Failing Endpoints,  Worst Slack        8.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pci_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pci_refclk rise@10.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.325ns (19.951%)  route 1.304ns (80.049%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 12.317 - 10.000 ) 
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.750ns, distribution 1.269ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.680ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, estimated)        0.082     0.445    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=237, estimated)      2.019     2.779    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X139Y21        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y21        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.896 f  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, estimated)        0.681     3.577    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[7][2]
    SLICE_X139Y51        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.073     3.650 f  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/fsm[2]_i_3/O
                         net (fo=2, estimated)        0.585     4.235    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X139Y74        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.135     4.370 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[7]_i_1/O
                         net (fo=1, routed)           0.038     4.408    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus_n_2
    SLICE_X139Y74        FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, estimated)        0.046    10.254    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=237, estimated)      1.780    12.317    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X139Y74        FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism              0.293    12.610    
                         clock uncertainty           -0.035    12.575    
    SLICE_X139Y74        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    12.636    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                  8.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                            (rising edge-triggered cell FDPE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pci_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pci_refclk rise@0.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.680%)  route 0.132ns (73.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      0.909ns (routing 0.393ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.445ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, estimated)        0.018     0.183    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=237, estimated)      0.909     1.192    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X139Y75        FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y75        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.240 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_reg/Q
                         net (fo=1, estimated)        0.132     1.372    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset__0
    SLICE_X139Y75        SRL16E                                       r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, estimated)        0.035     0.288    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=237, estimated)      1.082     1.500    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X139Y75        SRL16E                                       r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
                         clock pessimism             -0.276     1.225    
    SLICE_X139Y75        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.345    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pci_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_pci_sys_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
Hold  :          172  Failing Endpoints,  Worst Slack       -0.076ns,  Total Violation       -3.967ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.336ns (42.424%)  route 0.456ns (57.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 4.288 - 2.000 ) 
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.840ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.762ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, estimated)       2.209     2.606    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMREADADDRESSAL[0])
                                                      0.336     2.942 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADADDRESSAL[0]
                         net (fo=2, estimated)        0.456     3.398    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_raddr0_i[0]
    RAMB18_X16Y9         RAMB18E2                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.046     2.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, estimated)       1.959     4.288    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y9         RAMB18E2                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
                         clock pessimism              0.209     4.497    
                         clock uncertainty           -0.035     4.461    
    RAMB18_X16Y9         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.643     3.818    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                  0.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[49]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.137ns (43.625%)  route 0.177ns (56.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      0.999ns (routing 0.444ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.499ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.018     0.018    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, estimated)       0.999     1.117    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y10        RAMB18E2                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y10        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.137     1.254 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/DOUTBDOUT[12]
                         net (fo=1, estimated)        0.177     1.431    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[49]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[49]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.035     0.035    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, estimated)       1.164     1.329    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.163     1.166    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[49])
                                                      0.341     1.507    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                 -0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/CORECLK    n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a               0.980         1.000       0.020      RAMB18_X16Y3   host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a               0.980         1.000       0.020      RAMB18_X16Y5   host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
Max Skew          Fast    PCIE_3_1/CORECLK    PCIE_3_1/PIPECLK  0.374         0.257       0.117      PCIE_3_1_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  host_pcieHostTop_ep7_CLK_epPortalClock
  To Clock:  host_pcieHostTop_ep7_CLK_epPortalClock

Setup :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
Hold  :           20  Failing Endpoints,  Worst Slack       -0.098ns,  Total Violation       -0.767ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 host_pcieHostTop_pciehost/csr/csrWagBeatFifo/data0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_pciehost/csr/msix_entry_6_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             host_pcieHostTop_ep7_CLK_epPortalClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (host_pcieHostTop_ep7_CLK_epPortalClock rise@4.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.415ns (13.018%)  route 2.773ns (86.982%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 6.294 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 0.843ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.767ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=17348, estimated)    2.214     2.611    host_pcieHostTop_pciehost/csr/csrWagBeatFifo/CLK_epPortalClock
    SLICE_X123Y51        FDRE                                         r  host_pcieHostTop_pciehost/csr/csrWagBeatFifo/data0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y51        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.725 f  host_pcieHostTop_pciehost/csr/csrWagBeatFifo/data0_reg_reg[0]/Q
                         net (fo=4, estimated)        0.372     3.097    host_pcieHostTop_pciehost/csr/csrWagBeatFifo/D_OUT[0]
    SLICE_X123Y51        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     3.230 f  host_pcieHostTop_pciehost/csr/csrWagBeatFifo/data1_reg[203]_i_3/O
                         net (fo=1, estimated)        0.240     3.470    host_pcieHostTop_pciehost/csr/csrWagOneHotFifo768/data0_reg_reg[7]_1
    SLICE_X123Y51        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     3.513 r  host_pcieHostTop_pciehost/csr/csrWagOneHotFifo768/data1_reg[203]_i_2/O
                         net (fo=35, estimated)       0.367     3.880    host_pcieHostTop_pciehost/csr/csrWagBeatFifo/full_reg_reg_0
    SLICE_X123Y52        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.042     3.922 f  host_pcieHostTop_pciehost/csr/csrWagBeatFifo/msix_entry_0[31]_i_3/O
                         net (fo=2, estimated)        0.237     4.159    host_pcieHostTop_pciehost/csr/csrWagBeatFifo/msix_entry_0[31]_i_3_n_0
    SLICE_X123Y52        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.043     4.202 r  host_pcieHostTop_pciehost/csr/csrWagBeatFifo/msix_entry_0[31]_i_2/O
                         net (fo=32, estimated)       0.635     4.837    host_pcieHostTop_pciehost/csr/csrWagBeatFifo/data0_reg_reg[24]_1
    SLICE_X127Y52        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     4.877 r  host_pcieHostTop_pciehost/csr/csrWagBeatFifo/msix_entry_6[31]_i_1/O
                         net (fo=30, estimated)       0.922     5.799    host_pcieHostTop_pciehost/csr/msix_entry_6_EN
    SLICE_X123Y66        FDRE                                         r  host_pcieHostTop_pciehost/csr/msix_entry_6_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.046     4.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=17348, estimated)    1.965     6.294    host_pcieHostTop_pciehost/csr/CLK_epPortalClock
    SLICE_X123Y66        FDRE                                         r  host_pcieHostTop_pciehost/csr/msix_entry_6_reg[28]/C
                         clock pessimism              0.144     6.438    
                         clock uncertainty           -0.035     6.403    
    SLICE_X123Y66        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     6.356    host_pcieHostTop_pciehost/csr/msix_entry_6_reg[28]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  0.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.098ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/intrFifo/data0_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGINTERRUPTMSIXADDRESS[29]
                            (rising edge-triggered cell PCIE_3_1 clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             host_pcieHostTop_ep7_CLK_epPortalClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.049ns (36.219%)  route 0.086ns (63.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      0.994ns (routing 0.439ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.495ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.018     0.018    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=17348, estimated)    0.994     1.112    host_pcieHostTop_ep7/intrFifo/user_clk
    SLICE_X126Y56        FDRE                                         r  host_pcieHostTop_ep7/intrFifo/data0_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y56        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.161 r  host_pcieHostTop_ep7/intrFifo/data0_reg_reg[61]/Q
                         net (fo=2, estimated)        0.086     1.247    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_interrupt_msix_address[29]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGINTERRUPTMSIXADDRESS[29]
  -------------------------------------------------------------------    -------------------

                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.035     0.035    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=17348, estimated)    1.142     1.307    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism             -0.186     1.121    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_USERCLK_CFGINTERRUPTMSIXADDRESS[29])
                                                      0.224     1.345    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                 -0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         host_pcieHostTop_ep7_CLK_epPortalClock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/USERCLK    n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X16Y8   host_pcieHostTop_pciehost/csr/changeFifo_memory/RAM_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X16Y8   host_pcieHostTop_pciehost/csr/changeFifo_memory/RAM_reg/CLKBWRCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.374         0.235       0.139      PCIE_3_1_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.494ns,  Total Violation        0.000ns
Hold  :          380  Failing Endpoints,  Worst Slack       -0.428ns,  Total Violation      -30.683ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_syncheader_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.988ns (40.392%)  route 1.458ns (59.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 6.325 - 4.000 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 0.835ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.758ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=2086, estimated)     2.159     2.556    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_PIPECLK_PIPETX3SYNCHEADER[1])
                                                      0.988     3.544 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX3SYNCHEADER[1]
                         net (fo=1, estimated)        1.458     5.002    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0[1]
    SLICE_X138Y66        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_syncheader_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.046     4.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=2086, estimated)     1.996     6.325    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X138Y66        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_syncheader_q_reg[1]/C
                         clock pessimism              0.145     6.470    
                         clock uncertainty           -0.035     6.435    
    SLICE_X138Y66        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.496    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_syncheader_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.496    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  1.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.428ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX2EQLPNEWTXCOEFFORPRESET[2]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.103ns (32.518%)  route 0.214ns (67.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Net Delay (Source):      1.942ns (routing 0.758ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.159ns (routing 0.835ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.046     0.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=2086, estimated)     1.942     2.271    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/CLK
    SLICE_X127Y24        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y24        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     2.374 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]/Q
                         net (fo=1, estimated)        0.214     2.588    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PIPERX2EQLPNEWTXCOEFFORPRESET[0]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX2EQLPNEWTXCOEFFORPRESET[2]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=2086, estimated)     2.159     2.556    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.206     2.350    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPERX2EQLPNEWTXCOEFFORPRESET[2])
                                                      0.666     3.016    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                 -0.428    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                 Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK        n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0       host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X0Y4  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X0Y3  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    PCIE_3_1/PIPECLK        PCIE_3_1/USERCLK  0.374         0.213       0.161      PCIE_3_1_X0Y0       host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  host_pcieHostTop_ep7_CLK_epPortalClock
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.247ns (11.830%)  route 1.841ns (88.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 6.262 - 4.000 ) 
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.246ns (routing 0.843ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.758ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=17348, estimated)    2.246     2.643    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X136Y23        FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y23        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.757 f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, estimated)        0.364     3.121    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X136Y23        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.254 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, estimated)      1.477     4.731    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X125Y51        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.046     4.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=2086, estimated)     1.933     6.262    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X125Y51        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]/C
                         clock pessimism              0.000     6.262    
                         clock uncertainty           -0.035     6.227    
    SLICE_X125Y51        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082     6.145    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]
  -------------------------------------------------------------------
                         required time                          6.145    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                  1.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.086ns (18.523%)  route 0.378ns (81.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.009ns (routing 0.439ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.494ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.018     0.018    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=17348, estimated)    1.009     1.127    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X136Y23        FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y23        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.175 f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, estimated)        0.123     1.298    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X136Y23        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.336 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, estimated)      0.255     1.591    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X139Y23        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.035     0.035    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=2086, estimated)     1.181     1.346    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/CLK
    SLICE_X139Y23        FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]/C
                         clock pessimism              0.000     1.346    
    SLICE_X139Y23        FDRE (Hold_EFF_SLICEM_C_R)
                                                      0.005     1.351    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  host_pcieHostTop_ep7_CLK_epPortalClock
  To Clock:  host_pcieHostTop_ep7_CLK_epPortalClock

Setup :            0  Failing Endpoints,  Worst Slack        2.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (recovery check against rising-edge clock host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (host_pcieHostTop_ep7_CLK_epPortalClock rise@4.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.247ns (16.803%)  route 1.223ns (83.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 6.298 - 4.000 ) 
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.246ns (routing 0.843ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.767ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=17348, estimated)    2.246     2.643    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X136Y23        FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y23        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.757 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, estimated)        0.364     3.121    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X136Y23        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.254 f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, estimated)      0.859     4.113    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X131Y12        FDCE                                         f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.046     4.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=17348, estimated)    1.969     6.298    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
    SLICE_X131Y12        FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism              0.204     6.502    
                         clock uncertainty           -0.035     6.466    
    SLICE_X131Y12        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     6.384    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                          6.384    
                         arrival time                          -4.113    
  -------------------------------------------------------------------
                         slack                                  2.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.049ns (19.365%)  route 0.204ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.012ns (routing 0.439ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.495ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.018     0.018    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=17348, estimated)    1.012     1.130    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X136Y22        FDSE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y22        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.179 f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, estimated)        0.204     1.383    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X136Y23        FDCE                                         f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, estimated)        0.035     0.035    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=17348, estimated)    1.185     1.350    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X136Y23        FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism             -0.189     1.161    
    SLICE_X136Y23        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.166    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :            0  Failing Endpoints,  Worst Slack        9.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.119ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR
                            (recovery check against rising-edge clock pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pci_refclk rise@10.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.114ns (18.182%)  route 0.513ns (81.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 12.318 - 10.000 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.750ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.680ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, estimated)        0.082     0.445    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=237, estimated)      2.047     2.807    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X137Y76        FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y76        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.921 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, estimated)       0.513     3.434    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X139Y74        FDCE                                         f  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, estimated)        0.046    10.254    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=237, estimated)      1.781    12.318    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X139Y74        FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism              0.352    12.670    
                         clock uncertainty           -0.035    12.635    
    SLICE_X139Y74        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    12.553    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  9.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR
                            (removal check against rising-edge clock pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pci_refclk rise@0.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.049ns (18.599%)  route 0.214ns (81.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      0.907ns (routing 0.393ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.445ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, estimated)        0.018     0.183    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=237, estimated)      0.907     1.190    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X137Y76        FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y76        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.239 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, estimated)       0.214     1.454    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X139Y76        FDCE                                         f  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, estimated)        0.035     0.288    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=237, estimated)      1.077     1.495    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X139Y76        FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.245     1.250    
    SLICE_X139Y76        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     1.255    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.199    





