// Seed: 1465301330
module module_0;
  reg id_1;
  always @(id_1 or negedge 1) id_1 <= 1;
  module_2 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge 1 or posedge id_2);
  wire id_5;
  always @(posedge id_2) id_5 = id_4;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
  wire id_6, id_7;
endmodule
module module_2 ();
  assign id_1 = 1;
  always @(1 or 1);
  supply0 id_2 = 1'b0;
  supply0 id_3 = id_1;
endmodule
