{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611524906691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611524906701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 24 15:48:26 2021 " "Processing started: Sun Jan 24 15:48:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611524906701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524906701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BinToSevenSegment -c BinToSevenSegment " "Command: quartus_map --read_settings_files=on --write_settings_files=off BinToSevenSegment -c BinToSevenSegment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524906701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611524908899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611524908899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintosevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file bintosevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinToSevenSegment " "Found entity 1: BinToSevenSegment" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611524920471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524920471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BinToSevenSegment " "Elaborating entity \"BinToSevenSegment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611524920558 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "BinToSevenSegment.v(5) " "Verilog HDL Case Statement warning at BinToSevenSegment.v(5): incomplete case statement has no default case item" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1611524920559 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"h\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611524920560 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611524920560 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611524920560 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611524920560 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"l\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611524920560 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"m\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611524920560 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"n\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611524920561 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611524920561 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611524920561 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611524920561 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611524920561 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611524920561 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611524920561 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611524920561 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g BinToSevenSegment.v(4) " "Inferred latch for \"g\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524920562 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f BinToSevenSegment.v(4) " "Inferred latch for \"f\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524920562 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e BinToSevenSegment.v(4) " "Inferred latch for \"e\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524920562 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d BinToSevenSegment.v(4) " "Inferred latch for \"d\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524920562 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c BinToSevenSegment.v(4) " "Inferred latch for \"c\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524920562 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b BinToSevenSegment.v(4) " "Inferred latch for \"b\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524920562 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a BinToSevenSegment.v(4) " "Inferred latch for \"a\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524920562 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n BinToSevenSegment.v(4) " "Inferred latch for \"n\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524920563 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m BinToSevenSegment.v(4) " "Inferred latch for \"m\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524920563 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l BinToSevenSegment.v(4) " "Inferred latch for \"l\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524920563 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k BinToSevenSegment.v(4) " "Inferred latch for \"k\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524920563 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j BinToSevenSegment.v(4) " "Inferred latch for \"j\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524920563 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i BinToSevenSegment.v(4) " "Inferred latch for \"i\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524920563 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h BinToSevenSegment.v(4) " "Inferred latch for \"h\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524920564 "|BinToSevenSegment"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\$latch " "Latch a\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA z " "Ports D and ENA on the latch are fed by the same signal z" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611524921389 ""}  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611524921389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\$latch " "Latch b\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA z " "Ports D and ENA on the latch are fed by the same signal z" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611524921389 ""}  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611524921389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c\$latch " "Latch c\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611524921389 ""}  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611524921389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d\$latch " "Latch d\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA z " "Ports D and ENA on the latch are fed by the same signal z" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611524921390 ""}  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611524921390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e\$latch " "Latch e\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA z " "Ports D and ENA on the latch are fed by the same signal z" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611524921390 ""}  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611524921390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "f\$latch " "Latch f\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA z " "Ports D and ENA on the latch are fed by the same signal z" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611524921390 ""}  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611524921390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g\$latch " "Latch g\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA z " "Ports D and ENA on the latch are fed by the same signal z" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611524921390 ""}  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611524921390 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "h GND " "Pin \"h\" is stuck at GND" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611524921396 "|BinToSevenSegment|h"} { "Warning" "WMLS_MLS_STUCK_PIN" "i GND " "Pin \"i\" is stuck at GND" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611524921396 "|BinToSevenSegment|i"} { "Warning" "WMLS_MLS_STUCK_PIN" "j GND " "Pin \"j\" is stuck at GND" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611524921396 "|BinToSevenSegment|j"} { "Warning" "WMLS_MLS_STUCK_PIN" "k GND " "Pin \"k\" is stuck at GND" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611524921396 "|BinToSevenSegment|k"} { "Warning" "WMLS_MLS_STUCK_PIN" "l GND " "Pin \"l\" is stuck at GND" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611524921396 "|BinToSevenSegment|l"} { "Warning" "WMLS_MLS_STUCK_PIN" "m GND " "Pin \"m\" is stuck at GND" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611524921396 "|BinToSevenSegment|m"} { "Warning" "WMLS_MLS_STUCK_PIN" "n VCC " "Pin \"n\" is stuck at VCC" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611524921396 "|BinToSevenSegment|n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611524921396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611524921487 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611524922878 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611524922878 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611524923169 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611524923169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611524923169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611524923169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611524923224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 24 15:48:43 2021 " "Processing ended: Sun Jan 24 15:48:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611524923224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611524923224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611524923224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611524923224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1611524925158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611524925169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 24 15:48:44 2021 " "Processing started: Sun Jan 24 15:48:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611524925169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1611524925169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BinToSevenSegment -c BinToSevenSegment " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BinToSevenSegment -c BinToSevenSegment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1611524925169 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1611524925320 ""}
{ "Info" "0" "" "Project  = BinToSevenSegment" {  } {  } 0 0 "Project  = BinToSevenSegment" 0 0 "Fitter" 0 0 1611524925321 ""}
{ "Info" "0" "" "Revision = BinToSevenSegment" {  } {  } 0 0 "Revision = BinToSevenSegment" 0 0 "Fitter" 0 0 1611524925321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1611524925917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1611524925919 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BinToSevenSegment 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"BinToSevenSegment\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1611524925962 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611524926006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611524926006 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1611524926426 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1611524926454 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1611524926823 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1611524938569 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611524938593 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1611524938594 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611524938595 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611524938595 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1611524938595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1611524938595 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1611524938595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1611524938596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1611524938596 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1611524938596 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611524938614 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1611524944807 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BinToSevenSegment.sdc " "Synopsys Design Constraints File file not found: 'BinToSevenSegment.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1611524944809 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1611524944809 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1611524944810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1611524944811 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1611524944811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1611524944815 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1611524944917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611524948035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1611524951568 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1611524954710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611524954710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1611524955900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1611524959263 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1611524959263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1611524960044 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1611524960044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611524960049 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1611524961173 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611524961208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611524961533 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611524961533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611524961936 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611524964847 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/Spring2021/Advanced Digital Logic/output_files/BinToSevenSegment.fit.smsg " "Generated suppressed messages file /Desktop/Spring2021/Advanced Digital Logic/output_files/BinToSevenSegment.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1611524965168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7001 " "Peak virtual memory: 7001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611524966248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 24 15:49:26 2021 " "Processing ended: Sun Jan 24 15:49:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611524966248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611524966248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611524966248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611524966248 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1611524967931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611524967953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 24 15:49:27 2021 " "Processing started: Sun Jan 24 15:49:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611524967953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1611524967953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BinToSevenSegment -c BinToSevenSegment " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BinToSevenSegment -c BinToSevenSegment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1611524967953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1611524969315 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1611524974567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611524975440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 24 15:49:35 2021 " "Processing ended: Sun Jan 24 15:49:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611524975440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611524975440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611524975440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1611524975440 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1611524976214 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1611524977266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611524977276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 24 15:49:36 2021 " "Processing started: Sun Jan 24 15:49:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611524977276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1611524977276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BinToSevenSegment -c BinToSevenSegment " "Command: quartus_sta BinToSevenSegment -c BinToSevenSegment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1611524977276 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1611524977420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1611524978690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1611524978690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611524978737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611524978737 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1611524979255 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BinToSevenSegment.sdc " "Synopsys Design Constraints File file not found: 'BinToSevenSegment.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1611524979370 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1611524979371 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name w w " "create_clock -period 1.000 -name w w" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611524979371 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611524979371 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1611524979375 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611524979375 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1611524979375 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1611524979454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611524979492 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611524979492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.388 " "Worst-case setup slack is -3.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524979505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524979505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.388             -22.206 w  " "   -3.388             -22.206 w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524979505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611524979505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.216 " "Worst-case hold slack is 1.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524979520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524979520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.216               0.000 w  " "    1.216               0.000 w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524979520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611524979520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611524979537 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611524979552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.266 " "Worst-case minimum pulse width slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524979565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524979565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 w  " "    0.266               0.000 w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524979565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611524979565 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1611524979592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1611524979621 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1611524980398 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611524980588 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611524980647 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611524980647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.278 " "Worst-case setup slack is -3.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524980673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524980673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.278             -21.261 w  " "   -3.278             -21.261 w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524980673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611524980673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.016 " "Worst-case hold slack is 1.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524980689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524980689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.016               0.000 w  " "    1.016               0.000 w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524980689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611524980689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611524980705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611524980720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.282 " "Worst-case minimum pulse width slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524980735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524980735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 w  " "    0.282               0.000 w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524980735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611524980735 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1611524980755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1611524980936 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1611524981585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611524981724 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611524981726 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611524981726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.310 " "Worst-case setup slack is -2.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524981753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524981753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.310             -14.756 w  " "   -2.310             -14.756 w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524981753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611524981753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.764 " "Worst-case hold slack is 0.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524981768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524981768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764               0.000 w  " "    0.764               0.000 w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524981768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611524981768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611524981785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611524981801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.011 " "Worst-case minimum pulse width slack is 0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524981816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524981816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 w  " "    0.011               0.000 w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524981816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611524981816 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1611524981836 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611524982029 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611524982031 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611524982031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.073 " "Worst-case setup slack is -2.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524982044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524982044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.073             -13.272 w  " "   -2.073             -13.272 w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524982044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611524982044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.600 " "Worst-case hold slack is 0.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524982059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524982059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600               0.000 w  " "    0.600               0.000 w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524982059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611524982059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611524982073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611524982088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.025 " "Worst-case minimum pulse width slack is 0.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524982102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524982102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 w  " "    0.025               0.000 w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611524982102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611524982102 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1611524983664 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1611524983664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5172 " "Peak virtual memory: 5172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611524983989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 24 15:49:43 2021 " "Processing ended: Sun Jan 24 15:49:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611524983989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611524983989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611524983989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1611524983989 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Quartus Prime Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1611524985516 ""}
