`timescale 1ns/1ps
`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
//
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
//
// System configuration name is AXI2FullDuplexMuxModule_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module AXI2FullDuplexMuxModule_TopLevel
(
	// [BEGIN USER PORTS]
	// [END USER PORTS]
	input wire iM2S0_IsActive,
	input wire [7:0] iM2S0_Payload_Data,
	input wire iM2S0_Payload_DataFlag,
	input wire iM2S1_IsActive,
	input wire [7:0] iM2S1_Payload_Data,
	input wire iM2S1_Payload_DataFlag,
	input wire iM2S2_IsActive,
	input wire [7:0] iM2S2_Payload_Data,
	input wire iM2S2_Payload_DataFlag,
	input wire iM2S3_IsActive,
	input wire [7:0] iM2S3_Payload_Data,
	input wire iM2S3_Payload_DataFlag,
	input wire iM2S4_IsActive,
	input wire [7:0] iM2S4_Payload_Data,
	input wire iM2S4_Payload_DataFlag,
	input wire iM2S5_IsActive,
	input wire [7:0] iM2S5_Payload_Data,
	input wire iM2S5_Payload_DataFlag,
	input wire iM2S6_IsActive,
	input wire [7:0] iM2S6_Payload_Data,
	input wire iM2S6_Payload_DataFlag,
	input wire iM2S7_IsActive,
	input wire [7:0] iM2S7_Payload_Data,
	input wire iM2S7_Payload_DataFlag,
	input wire [2:0] iM2SAddr,
	input wire iM2SAddrValid,
	input wire iS2M0_IsActive,
	input wire [7:0] iS2M0_Payload_Data,
	input wire iS2M0_Payload_DataFlag,
	input wire iS2M1_IsActive,
	input wire [7:0] iS2M1_Payload_Data,
	input wire iS2M1_Payload_DataFlag,
	input wire iS2M2_IsActive,
	input wire [7:0] iS2M2_Payload_Data,
	input wire iS2M2_Payload_DataFlag,
	input wire iS2M3_IsActive,
	input wire [7:0] iS2M3_Payload_Data,
	input wire iS2M3_Payload_DataFlag,
	input wire [1:0] iS2MAddr,
	input wire iS2MAddrValid,
	output wire oM2S0_IsActive,
	output wire [7:0] oM2S0_Payload_Data,
	output wire oM2S0_Payload_DataFlag,
	output wire oM2S1_IsActive,
	output wire [7:0] oM2S1_Payload_Data,
	output wire oM2S1_Payload_DataFlag,
	output wire oM2S2_IsActive,
	output wire [7:0] oM2S2_Payload_Data,
	output wire oM2S2_Payload_DataFlag,
	output wire oM2S3_IsActive,
	output wire [7:0] oM2S3_Payload_Data,
	output wire oM2S3_Payload_DataFlag,
	output wire oS2M0_IsActive,
	output wire [7:0] oS2M0_Payload_Data,
	output wire oS2M0_Payload_DataFlag,
	output wire oS2M1_IsActive,
	output wire [7:0] oS2M1_Payload_Data,
	output wire oS2M1_Payload_DataFlag,
	output wire oS2M2_IsActive,
	output wire [7:0] oS2M2_Payload_Data,
	output wire oS2M2_Payload_DataFlag,
	output wire oS2M3_IsActive,
	output wire [7:0] oS2M3_Payload_Data,
	output wire oS2M3_Payload_DataFlag,
	output wire oS2M4_IsActive,
	output wire [7:0] oS2M4_Payload_Data,
	output wire oS2M4_Payload_DataFlag,
	output wire oS2M5_IsActive,
	output wire [7:0] oS2M5_Payload_Data,
	output wire oS2M5_Payload_DataFlag,
	output wire oS2M6_IsActive,
	output wire [7:0] oS2M6_Payload_Data,
	output wire oS2M6_Payload_DataFlag,
	output wire oS2M7_IsActive,
	output wire [7:0] oS2M7_Payload_Data,
	output wire oS2M7_Payload_DataFlag
);
	// [BEGIN USER SIGNALS]
	// [END USER SIGNALS]
	localparam HiSignal = 1'b1;
	localparam LoSignal = 1'b0;
	wire Zero = 1'b0;
	wire One = 1'b1;
	wire true = 1'b1;
	wire false = 1'b0;
	wire [3: 0] mCount = 4'b1000;
	wire [2: 0] sCount = 3'b100;
	wire AXILikeMuxModule_L17F32T37_Expr = 1'b0;
	wire AXILikeMuxModule_L12F28T41_Expr = 1'b0;
	wire AXILikeMuxModule_L11F32T37_Expr = 1'b0;
	wire AXILikeMuxModule_L23F32T37_Expr = 1'b0;
	wire Prefilled0 = 1'b0;
	wire Prefilled1 = 1'b1;
	wire [1: 0] Prefilled2 = 2'b10;
	wire [1: 0] Prefilled3 = 2'b11;
	wire [2: 0] Prefilled4 = 3'b100;
	wire [2: 0] Prefilled5 = 3'b101;
	wire [2: 0] Prefilled6 = 3'b110;
	wire [2: 0] Prefilled7 = 3'b111;
	wire [2: 0] Inputs_iM2SAddr;
	wire Inputs_iM2SAddrValid;
	wire [1: 0] Inputs_iS2MAddr;
	wire Inputs_iS2MAddrValid;
	wire mEmptyM2SData_IsActive;
	wire [7: 0] mEmptyM2SData_Payload_Data;
	wire mEmptyM2SData_Payload_DataFlag;
	wire mEmptyS2MData_IsActive;
	wire [7: 0] mEmptyS2MData_Payload_Data;
	wire mEmptyS2MData_Payload_DataFlag;
	wire FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr;
	wire FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr_1;
	wire FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr_2;
	wire FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr;
	wire FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr_1;
	wire FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr_2;
	wire FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr;
	wire FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr_1;
	wire FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr_2;
	wire FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr;
	wire FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr_1;
	wire FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr_2;
	wire FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr;
	wire FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr_1;
	wire FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr_2;
	wire FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr;
	wire FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr_1;
	wire FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr_2;
	wire FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr;
	wire FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr_1;
	wire FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr_2;
	wire FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr;
	wire FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr_1;
	wire FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr_2;
	wire FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr;
	wire FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr_1;
	wire FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr_2;
	wire FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_Expr;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprLhs;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprRhs;
	wire FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_Expr;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprLhs;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprRhs;
	wire FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_Expr;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprLhs;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprRhs;
	wire FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_Expr;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprLhs;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprRhs;
	wire FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_Expr;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprLhs;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprRhs;
	wire FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_Expr;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprLhs;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprRhs;
	wire FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_Expr;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprLhs;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprRhs;
	wire FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_Expr;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprLhs;
	wire signed [3: 0] FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprRhs;
	wire FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_Expr;
	wire signed [2: 0] FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprLhs;
	wire signed [2: 0] FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprRhs;
	wire FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_Expr;
	wire signed [2: 0] FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprLhs;
	wire signed [2: 0] FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprRhs;
	wire FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_Expr;
	wire signed [2: 0] FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprLhs;
	wire signed [2: 0] FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprRhs;
	wire FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_Expr;
	wire signed [2: 0] FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprLhs;
	wire signed [2: 0] FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprRhs;
	wire [9 : 0] Inputs_iM2S [0 : 7];
	wire [9 : 0] Inputs_iS2M [0 : 3];
	wire [9 : 0] mInM2SData [0 : 7];
	wire [9 : 0] mInS2MData [0 : 3];
	reg [9 : 0] mOutM2SData [0 : 3];
	integer mOutM2SData_i;
	initial
	begin : Init_mOutM2SData
		for (mOutM2SData_i = 0; mOutM2SData_i < 4; mOutM2SData_i = mOutM2SData_i + 1)
			mOutM2SData[mOutM2SData_i] = 0;
	end
	reg [9 : 0] mOutS2MData [0 : 7];
	integer mOutS2MData_i;
	initial
	begin : Init_mOutS2MData
		for (mOutS2MData_i = 0; mOutS2MData_i < 8; mOutS2MData_i = mOutS2MData_i + 1)
			mOutS2MData[mOutS2MData_i] = 0;
	end
	assign FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_Expr = FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprLhs == FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprRhs ? 1'b1 : 1'b0;
	assign FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_Expr = FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprLhs == FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprRhs ? 1'b1 : 1'b0;
	assign FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_Expr = FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprLhs == FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprRhs ? 1'b1 : 1'b0;
	assign FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_Expr = FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprLhs == FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprRhs ? 1'b1 : 1'b0;
	assign FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_Expr = FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprLhs == FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprRhs ? 1'b1 : 1'b0;
	assign FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_Expr = FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprLhs == FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprRhs ? 1'b1 : 1'b0;
	assign FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_Expr = FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprLhs == FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprRhs ? 1'b1 : 1'b0;
	assign FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_Expr = FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprLhs == FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprRhs ? 1'b1 : 1'b0;
	assign FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_Expr = FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprLhs == FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprRhs ? 1'b1 : 1'b0;
	assign FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_Expr = FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprLhs == FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprRhs ? 1'b1 : 1'b0;
	assign FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_Expr = FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprLhs == FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprRhs ? 1'b1 : 1'b0;
	assign FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_Expr = FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprLhs == FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprRhs ? 1'b1 : 1'b0;
	assign FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr = FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr_1 & FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr_2;
	assign FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr = FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr_1 & FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr_2;
	assign FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr = FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr_1 & FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr_2;
	assign FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr = FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr_1 & FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr_2;
	assign FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr = FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr_1 & FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr_2;
	assign FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr = FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr_1 & FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr_2;
	assign FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr = FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr_1 & FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr_2;
	assign FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr = FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr_1 & FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr_2;
	assign FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr = FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr_1 & FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr_2;
	assign FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr = FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr_1 & FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr_2;
	assign FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr = FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr_1 & FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr_2;
	assign FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr = FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr_1 & FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr_2;
	assign FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr = FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr_1 & FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr_2;
	assign FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr = FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr_1 & FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr_2;
	assign FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr = FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr_1 & FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr_2;
	assign FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr = FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr_1 & FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr_2;
	assign FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr = FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr_1 & FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr_2;
	assign FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr = FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr_1 & FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr_2;
	assign FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr = FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr_1 & FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr_2;
	assign FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr = FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr_1 & FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr_2;
	assign FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr = FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr_1 & FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr_2;
	assign FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr = FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr_1 & FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr_2;
	assign FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr = FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr_1 & FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr_2;
	assign FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr = FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr_1 & FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr_2;
	always @ (*)
	begin
		if ((FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr == 1))
		begin
			mOutS2MData[0] = mInS2MData[Inputs_iS2MAddr];
		end
		else
		begin
			mOutS2MData[0][9] = mEmptyS2MData_Payload_DataFlag;
			mOutS2MData[0][8:1] = mEmptyS2MData_Payload_Data;
			mOutS2MData[0][0] = mEmptyS2MData_IsActive;
		end
	end
	always @ (*)
	begin
		if ((FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr == 1))
		begin
			mOutS2MData[1] = mInS2MData[Inputs_iS2MAddr];
		end
		else
		begin
			mOutS2MData[1][9] = mEmptyS2MData_Payload_DataFlag;
			mOutS2MData[1][8:1] = mEmptyS2MData_Payload_Data;
			mOutS2MData[1][0] = mEmptyS2MData_IsActive;
		end
	end
	always @ (*)
	begin
		if ((FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr == 1))
		begin
			mOutS2MData[2] = mInS2MData[Inputs_iS2MAddr];
		end
		else
		begin
			mOutS2MData[2][9] = mEmptyS2MData_Payload_DataFlag;
			mOutS2MData[2][8:1] = mEmptyS2MData_Payload_Data;
			mOutS2MData[2][0] = mEmptyS2MData_IsActive;
		end
	end
	always @ (*)
	begin
		if ((FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr == 1))
		begin
			mOutS2MData[3] = mInS2MData[Inputs_iS2MAddr];
		end
		else
		begin
			mOutS2MData[3][9] = mEmptyS2MData_Payload_DataFlag;
			mOutS2MData[3][8:1] = mEmptyS2MData_Payload_Data;
			mOutS2MData[3][0] = mEmptyS2MData_IsActive;
		end
	end
	always @ (*)
	begin
		if ((FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr == 1))
		begin
			mOutS2MData[4] = mInS2MData[Inputs_iS2MAddr];
		end
		else
		begin
			mOutS2MData[4][9] = mEmptyS2MData_Payload_DataFlag;
			mOutS2MData[4][8:1] = mEmptyS2MData_Payload_Data;
			mOutS2MData[4][0] = mEmptyS2MData_IsActive;
		end
	end
	always @ (*)
	begin
		if ((FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr == 1))
		begin
			mOutS2MData[5] = mInS2MData[Inputs_iS2MAddr];
		end
		else
		begin
			mOutS2MData[5][9] = mEmptyS2MData_Payload_DataFlag;
			mOutS2MData[5][8:1] = mEmptyS2MData_Payload_Data;
			mOutS2MData[5][0] = mEmptyS2MData_IsActive;
		end
	end
	always @ (*)
	begin
		if ((FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr == 1))
		begin
			mOutS2MData[6] = mInS2MData[Inputs_iS2MAddr];
		end
		else
		begin
			mOutS2MData[6][9] = mEmptyS2MData_Payload_DataFlag;
			mOutS2MData[6][8:1] = mEmptyS2MData_Payload_Data;
			mOutS2MData[6][0] = mEmptyS2MData_IsActive;
		end
	end
	always @ (*)
	begin
		if ((FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr == 1))
		begin
			mOutS2MData[7] = mInS2MData[Inputs_iS2MAddr];
		end
		else
		begin
			mOutS2MData[7][9] = mEmptyS2MData_Payload_DataFlag;
			mOutS2MData[7][8:1] = mEmptyS2MData_Payload_Data;
			mOutS2MData[7][0] = mEmptyS2MData_IsActive;
		end
	end
	always @ (*)
	begin
		if ((FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr == 1))
		begin
			mOutM2SData[0] = mInM2SData[Inputs_iM2SAddr];
		end
		else
		begin
			mOutM2SData[0][9] = mEmptyM2SData_Payload_DataFlag;
			mOutM2SData[0][8:1] = mEmptyM2SData_Payload_Data;
			mOutM2SData[0][0] = mEmptyM2SData_IsActive;
		end
	end
	always @ (*)
	begin
		if ((FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr == 1))
		begin
			mOutM2SData[1] = mInM2SData[Inputs_iM2SAddr];
		end
		else
		begin
			mOutM2SData[1][9] = mEmptyM2SData_Payload_DataFlag;
			mOutM2SData[1][8:1] = mEmptyM2SData_Payload_Data;
			mOutM2SData[1][0] = mEmptyM2SData_IsActive;
		end
	end
	always @ (*)
	begin
		if ((FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr == 1))
		begin
			mOutM2SData[2] = mInM2SData[Inputs_iM2SAddr];
		end
		else
		begin
			mOutM2SData[2][9] = mEmptyM2SData_Payload_DataFlag;
			mOutM2SData[2][8:1] = mEmptyM2SData_Payload_Data;
			mOutM2SData[2][0] = mEmptyM2SData_IsActive;
		end
	end
	always @ (*)
	begin
		if ((FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr == 1))
		begin
			mOutM2SData[3] = mInM2SData[Inputs_iM2SAddr];
		end
		else
		begin
			mOutM2SData[3][9] = mEmptyM2SData_Payload_DataFlag;
			mOutM2SData[3][8:1] = mEmptyM2SData_Payload_Data;
			mOutM2SData[3][0] = mEmptyM2SData_IsActive;
		end
	end
	assign FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprLhs = { 1'b0, Inputs_iM2SAddr };
	assign FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprRhs = { {3{1'b0}}, Prefilled0 };
	assign FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprLhs = { 1'b0, Inputs_iM2SAddr };
	assign FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprRhs = { {3{1'b0}}, Prefilled1 };
	assign FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprLhs = { 1'b0, Inputs_iM2SAddr };
	assign FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprRhs = { {2{1'b0}}, Prefilled2 };
	assign FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprLhs = { 1'b0, Inputs_iM2SAddr };
	assign FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprRhs = { {2{1'b0}}, Prefilled3 };
	assign FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprLhs = { 1'b0, Inputs_iM2SAddr };
	assign FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprRhs = { 1'b0, Prefilled4 };
	assign FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprLhs = { 1'b0, Inputs_iM2SAddr };
	assign FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprRhs = { 1'b0, Prefilled5 };
	assign FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprLhs = { 1'b0, Inputs_iM2SAddr };
	assign FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprRhs = { 1'b0, Prefilled6 };
	assign FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprLhs = { 1'b0, Inputs_iM2SAddr };
	assign FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprRhs = { 1'b0, Prefilled7 };
	assign FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprLhs = { 1'b0, Inputs_iS2MAddr };
	assign FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprRhs = { {2{1'b0}}, Prefilled0 };
	assign FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprLhs = { 1'b0, Inputs_iS2MAddr };
	assign FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprRhs = { {2{1'b0}}, Prefilled1 };
	assign FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprLhs = { 1'b0, Inputs_iS2MAddr };
	assign FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprRhs = { 1'b0, Prefilled2 };
	assign FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprLhs = { 1'b0, Inputs_iS2MAddr };
	assign FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprRhs = { 1'b0, Prefilled3 };
	assign FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr_1 = FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr_2 = FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr_1 = Inputs_iM2SAddrValid;
	assign FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr_2 = Inputs_iS2MAddrValid;
	assign FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr_1 = FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr_2 = FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr_1 = Inputs_iM2SAddrValid;
	assign FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr_2 = Inputs_iS2MAddrValid;
	assign FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr_1 = FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr_2 = FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr_1 = Inputs_iM2SAddrValid;
	assign FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr_2 = Inputs_iS2MAddrValid;
	assign FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr_1 = FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr_2 = FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr_1 = Inputs_iM2SAddrValid;
	assign FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr_2 = Inputs_iS2MAddrValid;
	assign FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr_1 = FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr_2 = FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr_1 = Inputs_iM2SAddrValid;
	assign FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr_2 = Inputs_iS2MAddrValid;
	assign FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr_1 = FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr_2 = FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr_1 = Inputs_iM2SAddrValid;
	assign FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr_2 = Inputs_iS2MAddrValid;
	assign FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr_1 = FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr_2 = FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr_1 = Inputs_iM2SAddrValid;
	assign FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr_2 = Inputs_iS2MAddrValid;
	assign FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr_1 = FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr_2 = FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_Expr;
	assign FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr_1 = Inputs_iM2SAddrValid;
	assign FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr_2 = Inputs_iS2MAddrValid;
	assign FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr_1 = FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr;
	assign FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr_2 = FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_Expr;
	assign FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr_1 = Inputs_iM2SAddrValid;
	assign FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr_2 = Inputs_iS2MAddrValid;
	assign FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr_1 = FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr;
	assign FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr_2 = FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_Expr;
	assign FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr_1 = Inputs_iM2SAddrValid;
	assign FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr_2 = Inputs_iS2MAddrValid;
	assign FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr_1 = FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr;
	assign FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr_2 = FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_Expr;
	assign FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr_1 = Inputs_iM2SAddrValid;
	assign FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr_2 = Inputs_iS2MAddrValid;
	assign FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr_1 = FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr;
	assign FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr_2 = FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_Expr;
	assign FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr_1 = Inputs_iM2SAddrValid;
	assign FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr_2 = Inputs_iS2MAddrValid;
	assign Inputs_iM2S[0][9] = iM2S0_Payload_DataFlag;
	assign Inputs_iM2S[0][8:1] = iM2S0_Payload_Data;
	assign Inputs_iM2S[0][0] = iM2S0_IsActive;
	assign Inputs_iM2S[1][9] = iM2S1_Payload_DataFlag;
	assign Inputs_iM2S[1][8:1] = iM2S1_Payload_Data;
	assign Inputs_iM2S[1][0] = iM2S1_IsActive;
	assign Inputs_iM2S[2][9] = iM2S2_Payload_DataFlag;
	assign Inputs_iM2S[2][8:1] = iM2S2_Payload_Data;
	assign Inputs_iM2S[2][0] = iM2S2_IsActive;
	assign Inputs_iM2S[3][9] = iM2S3_Payload_DataFlag;
	assign Inputs_iM2S[3][8:1] = iM2S3_Payload_Data;
	assign Inputs_iM2S[3][0] = iM2S3_IsActive;
	assign Inputs_iM2S[4][9] = iM2S4_Payload_DataFlag;
	assign Inputs_iM2S[4][8:1] = iM2S4_Payload_Data;
	assign Inputs_iM2S[4][0] = iM2S4_IsActive;
	assign Inputs_iM2S[5][9] = iM2S5_Payload_DataFlag;
	assign Inputs_iM2S[5][8:1] = iM2S5_Payload_Data;
	assign Inputs_iM2S[5][0] = iM2S5_IsActive;
	assign Inputs_iM2S[6][9] = iM2S6_Payload_DataFlag;
	assign Inputs_iM2S[6][8:1] = iM2S6_Payload_Data;
	assign Inputs_iM2S[6][0] = iM2S6_IsActive;
	assign Inputs_iM2S[7][9] = iM2S7_Payload_DataFlag;
	assign Inputs_iM2S[7][8:1] = iM2S7_Payload_Data;
	assign Inputs_iM2S[7][0] = iM2S7_IsActive;
	assign Inputs_iM2SAddr = iM2SAddr;
	assign Inputs_iM2SAddrValid = iM2SAddrValid;
	assign Inputs_iS2M[0][9] = iS2M0_Payload_DataFlag;
	assign Inputs_iS2M[0][8:1] = iS2M0_Payload_Data;
	assign Inputs_iS2M[0][0] = iS2M0_IsActive;
	assign Inputs_iS2M[1][9] = iS2M1_Payload_DataFlag;
	assign Inputs_iS2M[1][8:1] = iS2M1_Payload_Data;
	assign Inputs_iS2M[1][0] = iS2M1_IsActive;
	assign Inputs_iS2M[2][9] = iS2M2_Payload_DataFlag;
	assign Inputs_iS2M[2][8:1] = iS2M2_Payload_Data;
	assign Inputs_iS2M[2][0] = iS2M2_IsActive;
	assign Inputs_iS2M[3][9] = iS2M3_Payload_DataFlag;
	assign Inputs_iS2M[3][8:1] = iS2M3_Payload_Data;
	assign Inputs_iS2M[3][0] = iS2M3_IsActive;
	assign Inputs_iS2MAddr = iS2MAddr;
	assign Inputs_iS2MAddrValid = iS2MAddrValid;
	assign mEmptyM2SData_IsActive = AXILikeMuxModule_L17F32T37_Expr;
	assign mEmptyM2SData_Payload_Data = { {7{1'b0}}, AXILikeMuxModule_L12F28T41_Expr };
	assign mEmptyM2SData_Payload_DataFlag = AXILikeMuxModule_L11F32T37_Expr;
	assign mEmptyS2MData_IsActive = AXILikeMuxModule_L23F32T37_Expr;
	assign mEmptyS2MData_Payload_Data = { {7{1'b0}}, AXILikeMuxModule_L12F28T41_Expr };
	assign mEmptyS2MData_Payload_DataFlag = AXILikeMuxModule_L11F32T37_Expr;
	assign mInM2SData[0] = Inputs_iM2S[0];
	assign mInM2SData[1] = Inputs_iM2S[1];
	assign mInM2SData[2] = Inputs_iM2S[2];
	assign mInM2SData[3] = Inputs_iM2S[3];
	assign mInM2SData[4] = Inputs_iM2S[4];
	assign mInM2SData[5] = Inputs_iM2S[5];
	assign mInM2SData[6] = Inputs_iM2S[6];
	assign mInM2SData[7] = Inputs_iM2S[7];
	assign mInS2MData[0] = Inputs_iS2M[0];
	assign mInS2MData[1] = Inputs_iS2M[1];
	assign mInS2MData[2] = Inputs_iS2M[2];
	assign mInS2MData[3] = Inputs_iS2M[3];
	assign oM2S0_Payload_DataFlag = mOutM2SData[0][9];
	assign oM2S0_Payload_Data = mOutM2SData[0][8:1];
	assign oM2S0_IsActive = mOutM2SData[0][0];
	assign oM2S1_Payload_DataFlag = mOutM2SData[1][9];
	assign oM2S1_Payload_Data = mOutM2SData[1][8:1];
	assign oM2S1_IsActive = mOutM2SData[1][0];
	assign oM2S2_Payload_DataFlag = mOutM2SData[2][9];
	assign oM2S2_Payload_Data = mOutM2SData[2][8:1];
	assign oM2S2_IsActive = mOutM2SData[2][0];
	assign oM2S3_Payload_DataFlag = mOutM2SData[3][9];
	assign oM2S3_Payload_Data = mOutM2SData[3][8:1];
	assign oM2S3_IsActive = mOutM2SData[3][0];
	assign oS2M0_Payload_DataFlag = mOutS2MData[0][9];
	assign oS2M0_Payload_Data = mOutS2MData[0][8:1];
	assign oS2M0_IsActive = mOutS2MData[0][0];
	assign oS2M1_Payload_DataFlag = mOutS2MData[1][9];
	assign oS2M1_Payload_Data = mOutS2MData[1][8:1];
	assign oS2M1_IsActive = mOutS2MData[1][0];
	assign oS2M2_Payload_DataFlag = mOutS2MData[2][9];
	assign oS2M2_Payload_Data = mOutS2MData[2][8:1];
	assign oS2M2_IsActive = mOutS2MData[2][0];
	assign oS2M3_Payload_DataFlag = mOutS2MData[3][9];
	assign oS2M3_Payload_Data = mOutS2MData[3][8:1];
	assign oS2M3_IsActive = mOutS2MData[3][0];
	assign oS2M4_Payload_DataFlag = mOutS2MData[4][9];
	assign oS2M4_Payload_Data = mOutS2MData[4][8:1];
	assign oS2M4_IsActive = mOutS2MData[4][0];
	assign oS2M5_Payload_DataFlag = mOutS2MData[5][9];
	assign oS2M5_Payload_Data = mOutS2MData[5][8:1];
	assign oS2M5_IsActive = mOutS2MData[5][0];
	assign oS2M6_Payload_DataFlag = mOutS2MData[6][9];
	assign oS2M6_Payload_Data = mOutS2MData[6][8:1];
	assign oS2M6_IsActive = mOutS2MData[6][0];
	assign oS2M7_Payload_DataFlag = mOutS2MData[7][9];
	assign oS2M7_Payload_Data = mOutS2MData[7][8:1];
	assign oS2M7_IsActive = mOutS2MData[7][0];
	// [BEGIN USER ARCHITECTURE]
	// [END USER ARCHITECTURE]
endmodule
