$date
	Fri Sep 13 10:11:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_tb $end
$var wire 1 ! y $end
$var reg 4 " d [3:0] $end
$var reg 2 # s [1:0] $end
$scope module uut $end
$var wire 4 $ d [3:0] $end
$var wire 1 % d0 $end
$var wire 1 & d1 $end
$var wire 1 ' d2 $end
$var wire 1 ( d3 $end
$var wire 1 ) ns0 $end
$var wire 1 * ns1 $end
$var wire 2 + s [1:0] $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
1*
1)
0(
0'
0&
0%
b1100 $
b0 #
b1100 "
0!
$end
#10
0)
b1 #
b1 +
#20
1!
1'
1)
0*
b10 #
b10 +
#30
0'
0)
1(
b11 #
b11 +
#40
