<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>X86-64 on Infinity Architect</title><link>https://cesun.info/tags/x86-64/</link><description>Recent content in X86-64 on Infinity Architect</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Mon, 29 Jul 2024 00:00:00 +0000</lastBuildDate><atom:link href="https://cesun.info/tags/x86-64/index.xml" rel="self" type="application/rss+xml"/><item><title>Evolution of x86 Memory Organization</title><link>https://cesun.info/cpu/x86/memory/</link><pubDate>Fri, 01 Sep 2023 00:00:00 +0000</pubDate><guid>https://cesun.info/cpu/x86/memory/</guid><description>&lt;p>This article discusses the memory organization from an x86 CPU&amp;rsquo;s perspective.&lt;/p>
&lt;p>The physical memory, for all CPU designs, can always be modeled as a flat continuous byte array.
Ultimately, the CPU talks to the memory module through the memory bus, and the physical memory - the &amp;ldquo;flat&amp;rdquo; space can be scanned through by incrementing the numeric value on the address bus. There is no magic.&lt;/p></description></item></channel></rss>