{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565721217777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565721217794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 13 14:33:37 2019 " "Processing started: Tue Aug 13 14:33:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565721217794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1565721217794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc R32V2020 -c R32V2020 " "Command: quartus_drc R32V2020 -c R32V2020" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1565721217794 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Design Assistant" 0 -1 1565721219771 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565721220009 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565721220009 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565721220009 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1565721220009 ""}
{ "Info" "ISTA_SDC_FOUND" "../SDC1.sdc " "Reading SDC File: '../SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1565721220068 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1565721220076 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_CLOCK_50 " "Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ANSIDisplayVGA:SVGA\|videoB1 i_CLOCK_50 " "Register R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ANSIDisplayVGA:SVGA\|videoB1 is being clocked by i_CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565721220106 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1565721220106 "|R32V2020_A4CE10_top|i_CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|ram_block3a0~porta_address_reg0 " "Node: R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|ram_block3a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ANSIDisplayVGA:SVGA\|dispByteLatch\[1\] R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|ram_block3a0~porta_address_reg0 " "Register R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ANSIDisplayVGA:SVGA\|dispByteLatch\[1\] is being clocked by R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|ram_block3a0~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565721220107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1565721220107 "|R32V2020_A4CE10_top|R32V2020_top:R32V2020_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_mf54:auto_generated|altsyncram_t063:altsyncram1|ram_block3a0~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|w_SPI_Clk " "Node: R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|w_SPI_Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|spi:spiMaster\|shift_reg\[7\] R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|w_SPI_Clk " "Register R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|spi:spiMaster\|shift_reg\[7\] is being clocked by R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|w_SPI_Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565721220107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1565721220107 "|R32V2020_A4CE10_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_SPI_Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Node: R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[0\] R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Register R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[0\] is being clocked by R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565721220107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1565721220107 "|R32V2020_A4CE10_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1565721220146 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "i_CLOCK_50 " "Virtual clock i_CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Design Assistant" 0 -1 1565721220158 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme 4 " "(Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 4 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~1 " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221347 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~0 " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221347 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~2 " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~2\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221347 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~3 " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~3\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221347 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1565721221347 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 64 " "(High) Rule A108: Design should not contain latches. Found 64 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[34\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[34\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[35\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[35\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[33\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[33\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[36\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[36\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[27\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[27\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[17\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[17\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[26\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[26\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[5\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[5\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[21\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[21\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[2\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[2\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[3\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[3\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[31\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[31\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[29\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[29\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[25\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[25\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[30\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[30\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[7\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[7\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[24\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[24\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[18\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[18\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[16\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[16\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[10\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[10\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[9\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[9\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[19\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[19\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[14\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[14\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[11\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[11\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[1\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[1\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[22\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[22\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[28\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[28\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[6\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[6\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[12\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[12\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[8\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|multResult\[8\]\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221349 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1565721221349 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1565721221349 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 1 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|spi:spiMaster\|process_1~0 " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|spi:spiMaster\|process_1~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 7096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221353 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1565721221353 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 8 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 8 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|state\[3\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|state\[3\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221354 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|state\[2\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|state\[2\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221354 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[2\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[2\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221354 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[3\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[3\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221354 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[0\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[0\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221354 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[1\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[1\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221354 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|state\[1\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|state\[1\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221354 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|state\[0\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|state\[0\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221354 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1565721221354 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 4 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 4 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~1 " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221356 ""} { "Warning" "WDRC_NODES_WARNING" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~0 " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221356 ""} { "Warning" "WDRC_NODES_WARNING" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~2 " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~2\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221356 ""} { "Warning" "WDRC_NODES_WARNING" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~3 " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~3\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221356 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1565721221356 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 3 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 3 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~1 " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|comb~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221358 ""} { "Warning" "WDRC_NODES_WARNING" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|w_SPI_Clk " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|w_SPI_Clk\"" {  } { { "../../Components/PeripheralInterface/PeripheralInterface-V002.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221358 ""} { "Warning" "WDRC_NODES_WARNING" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result\"" {  } { { "../../Components/PS2KB/debounce.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221358 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1565721221358 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 3 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 3 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " i_CLOCK_50 " "Node  \"i_CLOCK_50\"" {  } { { "R32V2020_A4CE10_top.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/R32V2020_A4CE10_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Warning" "WDRC_NODES_WARNING" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|w_SPI_Clk " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|w_SPI_Clk\"" {  } { { "../../Components/PeripheralInterface/PeripheralInterface-V002.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Warning" "WDRC_NODES_WARNING" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result\"" {  } { { "../../Components/PS2KB/debounce.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1565721221360 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 72 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 72 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " i_CLOCK_50~inputclkctrl " "Node  \"i_CLOCK_50~inputclkctrl\"" {  } { { "R32V2020_A4CE10_top.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/R32V2020_A4CE10_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 13394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ANSIDisplayVGA:SVGA\|cursorVert\[0\] " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ANSIDisplayVGA:SVGA\|cursorVert\[0\]\"" {  } { { "../../Components/TERMINAL/ANSIDisplayVGA.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd" 538 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|Debouncer:DebounceResetSwitch\|o_PinOut " "Node  \"R32V2020_top:R32V2020_top\|Debouncer:DebounceResetSwitch\|o_PinOut\"" {  } { { "../../Components/Debounce/Debounce.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Debounce/Debounce.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ANSIDisplayVGA:SVGA\|display_store~17 " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ANSIDisplayVGA:SVGA\|display_store~17\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 5228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|RegisterFile:RegisterFile\|COUNT_32_Load124:peripheralAddress\|Pre_Q\[0\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|RegisterFile:RegisterFile\|COUNT_32_Load124:peripheralAddress\|Pre_Q\[0\]\"" {  } { { "../../Components/COUNTER/COUNTER_32_Load124.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32_Load124.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|RegisterFile:RegisterFile\|comb~8 " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|RegisterFile:RegisterFile\|comb~8\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 3981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[5\]~1 " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[5\]~1\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 3752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 12635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 13387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 12634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 12760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 12765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 564 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 12726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|Wrap_Data_Ram:Data_RAM_Wrap\|BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_th54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[11\]~1 " "Node  \"R32V2020_top:R32V2020_top\|Wrap_Data_Ram:Data_RAM_Wrap\|BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_th54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[11\]~1\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 3781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|Wrap_Data_Ram:Data_RAM_Wrap\|BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_th54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Node  \"R32V2020_top:R32V2020_top\|Wrap_Data_Ram:Data_RAM_Wrap\|BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_th54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 3778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[16\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[16\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[17\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[17\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[18\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[18\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[19\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[19\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[26\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[26\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[27\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[27\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[28\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[28\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[12\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[12\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[13\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[13\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[14\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[14\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[15\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[15\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[24\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[24\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[25\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[25\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 3749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|state\[3\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|state\[3\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221360 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1565721221360 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1565721221360 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " i_CLOCK_50~inputclkctrl " "Node  \"i_CLOCK_50~inputclkctrl\"" {  } { { "R32V2020_A4CE10_top.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/R32V2020_A4CE10_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 13394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|Debouncer:DebounceResetSwitch\|o_PinOut~clkctrl " "Node  \"R32V2020_top:R32V2020_top\|Debouncer:DebounceResetSwitch\|o_PinOut~clkctrl\"" {  } { { "../../Components/Debounce/Debounce.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Debounce/Debounce.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 13397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 13387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[12\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[12\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[13\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[13\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[24\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[24\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[16\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[16\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[3\] " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[3\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[17\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[17\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[0\] " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[0\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[4\] " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[4\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[1\] " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[1\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[5\] " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[5\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[27\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[27\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[6\] " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[6\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[2\] " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[2\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[7\] " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[7\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|RegisterFile:RegisterFile\|COUNT_32_Load124:peripheralAddress\|Pre_Q\[0\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|RegisterFile:RegisterFile\|COUNT_32_Load124:peripheralAddress\|Pre_Q\[0\]\"" {  } { { "../../Components/COUNTER/COUNTER_32_Load124.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32_Load124.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 12765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|RegisterFile:RegisterFile\|COUNT_32_Load124:peripheralAddress\|Pre_Q\[1\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|RegisterFile:RegisterFile\|COUNT_32_Load124:peripheralAddress\|Pre_Q\[1\]\"" {  } { { "../../Components/COUNTER/COUNTER_32_Load124.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32_Load124.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|state\[3\] " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|OneHotStateMachine:StateMachine\|state\[3\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 2003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[28\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[28\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[25\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[25\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|w_CarrySet~6clkctrl " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|w_CarrySet~6clkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 13393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[19\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[19\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[15\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[15\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[14\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[14\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|o_ALUDataOut\[30\]~2 " "Node  \"R32V2020_top:R32V2020_top\|R32V2020:R32V2020_CPU\|ALU:ALU\|o_ALUDataOut\[30\]~2\"" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 3788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[26\] " "Node  \"R32V2020_top:R32V2020_top\|BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_mf54:auto_generated\|altsyncram_t063:altsyncram1\|q_a\[26\]\"" {  } { { "db/altsyncram_t063.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/db/altsyncram_t063.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_NODES_INFO" " R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|bufferedUART:UART\|func_reset " "Node  \"R32V2020_top:R32V2020_top\|PeripheralInterface:Peripherals\|bufferedUART:UART\|func_reset\"" {  } { { "../../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE10/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1565721221376 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1565721221376 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1565721221376 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "122 87 " "Design Assistant information: finished post-fitting analysis of current design -- generated 122 information messages and 87 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1565721221380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 66 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565721221533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 13 14:33:41 2019 " "Processing ended: Tue Aug 13 14:33:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565721221533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565721221533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565721221533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1565721221533 ""}
