INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Downloads/AnodeDec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AnodeDec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Downloads/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Downloads/bcd11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/DL202010_Yi/lab 10/project_1/project_1.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Downloads/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Downloads/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/DL202010_Yi/lab 10/project_1/project_1.srcs/sources_1/new/sseg4_TDM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_TDM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Downloads/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/DL202010_Yi/lab 10/project_1/project_1.srcs/sim_2/new/sseg_TDM_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_TDM_test
