// Seed: 3523157547
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    output logic id_2,
    output logic id_3,
    input id_4,
    input id_5
    , id_7,
    output id_6
);
  assign id_3 = id_0 ? id_5 : 1;
  logic id_8;
endmodule
