{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557219425428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557219425429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 10:57:05 2019 " "Processing started: Tue May 07 10:57:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557219425429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557219425429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557219425429 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557219425823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA-logic " "Found design unit 1: FPGA-logic" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557219426354 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Found entity 1: FPGA" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557219426354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557219426354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA " "Elaborating entity \"FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557219426432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ecg_rx_data FPGA.vhd(52) " "Verilog HDL or VHDL warning at FPGA.vhd(52): object \"ecg_rx_data\" assigned a value but never read" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557219426448 "|FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rec_tx_load_data FPGA.vhd(62) " "VHDL Signal Declaration warning at FPGA.vhd(62): used implicit default value for signal \"rec_tx_load_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1557219426448 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(88) " "VHDL Process Statement warning at FPGA.vhd(88): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426448 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(101) " "VHDL Process Statement warning at FPGA.vhd(101): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426448 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(106) " "VHDL Process Statement warning at FPGA.vhd(106): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426448 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_st_load_ecg_trdy FPGA.vhd(111) " "VHDL Process Statement warning at FPGA.vhd(111): signal \"ecg_st_load_ecg_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426448 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(111) " "VHDL Process Statement warning at FPGA.vhd(111): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426448 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_st_load_ecg_trdy FPGA.vhd(113) " "VHDL Process Statement warning at FPGA.vhd(113): signal \"ecg_st_load_ecg_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426464 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_wr_add FPGA.vhd(115) " "VHDL Process Statement warning at FPGA.vhd(115): signal \"ecg_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426464 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(115) " "VHDL Process Statement warning at FPGA.vhd(115): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426464 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_rd_add FPGA.vhd(117) " "VHDL Process Statement warning at FPGA.vhd(117): signal \"ecg_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426464 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(117) " "VHDL Process Statement warning at FPGA.vhd(117): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426464 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_st_load_ecg_rrdy FPGA.vhd(122) " "VHDL Process Statement warning at FPGA.vhd(122): signal \"ecg_st_load_ecg_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426464 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(122) " "VHDL Process Statement warning at FPGA.vhd(122): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426464 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_st_load_ecg_rrdy FPGA.vhd(124) " "VHDL Process Statement warning at FPGA.vhd(124): signal \"ecg_st_load_ecg_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426464 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_wr_add FPGA.vhd(126) " "VHDL Process Statement warning at FPGA.vhd(126): signal \"ecg_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426464 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(126) " "VHDL Process Statement warning at FPGA.vhd(126): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426464 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_wr_add FPGA.vhd(128) " "VHDL Process Statement warning at FPGA.vhd(128): signal \"ecg_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(128) " "VHDL Process Statement warning at FPGA.vhd(128): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_st_load_ecg_roe FPGA.vhd(133) " "VHDL Process Statement warning at FPGA.vhd(133): signal \"ecg_st_load_ecg_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(133) " "VHDL Process Statement warning at FPGA.vhd(133): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_st_load_ecg_roe FPGA.vhd(135) " "VHDL Process Statement warning at FPGA.vhd(135): signal \"ecg_st_load_ecg_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_rrdy FPGA.vhd(137) " "VHDL Process Statement warning at FPGA.vhd(137): signal \"ecg_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_wr_add FPGA.vhd(137) " "VHDL Process Statement warning at FPGA.vhd(137): signal \"ecg_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(137) " "VHDL Process Statement warning at FPGA.vhd(137): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_wr_add FPGA.vhd(139) " "VHDL Process Statement warning at FPGA.vhd(139): signal \"ecg_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(139) " "VHDL Process Statement warning at FPGA.vhd(139): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(145) " "VHDL Process Statement warning at FPGA.vhd(145): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_wr_add FPGA.vhd(149) " "VHDL Process Statement warning at FPGA.vhd(149): signal \"ecg_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(149) " "VHDL Process Statement warning at FPGA.vhd(149): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(155) " "VHDL Process Statement warning at FPGA.vhd(155): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_rx_buf FPGA.vhd(158) " "VHDL Process Statement warning at FPGA.vhd(158): signal \"ecg_rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(162) " "VHDL Process Statement warning at FPGA.vhd(162): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_tx_load_data FPGA.vhd(165) " "VHDL Process Statement warning at FPGA.vhd(165): signal \"ecg_tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_rd_add FPGA.vhd(166) " "VHDL Process Statement warning at FPGA.vhd(166): signal \"ecg_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(166) " "VHDL Process Statement warning at FPGA.vhd(166): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(171) " "VHDL Process Statement warning at FPGA.vhd(171): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_rd_add FPGA.vhd(173) " "VHDL Process Statement warning at FPGA.vhd(173): signal \"ecg_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_rd_add FPGA.vhd(180) " "VHDL Process Statement warning at FPGA.vhd(180): signal \"ecg_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(180) " "VHDL Process Statement warning at FPGA.vhd(180): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426479 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(201) " "VHDL Process Statement warning at FPGA.vhd(201): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426511 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(214) " "VHDL Process Statement warning at FPGA.vhd(214): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426511 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(219) " "VHDL Process Statement warning at FPGA.vhd(219): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st_load_rec_trdy FPGA.vhd(224) " "VHDL Process Statement warning at FPGA.vhd(224): signal \"rec_st_load_rec_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(224) " "VHDL Process Statement warning at FPGA.vhd(224): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st_load_rec_trdy FPGA.vhd(226) " "VHDL Process Statement warning at FPGA.vhd(226): signal \"rec_st_load_rec_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_wr_add FPGA.vhd(228) " "VHDL Process Statement warning at FPGA.vhd(228): signal \"rec_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(228) " "VHDL Process Statement warning at FPGA.vhd(228): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_rd_add FPGA.vhd(230) " "VHDL Process Statement warning at FPGA.vhd(230): signal \"rec_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(230) " "VHDL Process Statement warning at FPGA.vhd(230): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st_load_rec_rrdy FPGA.vhd(235) " "VHDL Process Statement warning at FPGA.vhd(235): signal \"rec_st_load_rec_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(235) " "VHDL Process Statement warning at FPGA.vhd(235): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st_load_rec_rrdy FPGA.vhd(237) " "VHDL Process Statement warning at FPGA.vhd(237): signal \"rec_st_load_rec_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_wr_add FPGA.vhd(239) " "VHDL Process Statement warning at FPGA.vhd(239): signal \"rec_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(239) " "VHDL Process Statement warning at FPGA.vhd(239): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_wr_add FPGA.vhd(241) " "VHDL Process Statement warning at FPGA.vhd(241): signal \"rec_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(241) " "VHDL Process Statement warning at FPGA.vhd(241): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st_load_rec_roe FPGA.vhd(246) " "VHDL Process Statement warning at FPGA.vhd(246): signal \"rec_st_load_rec_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(246) " "VHDL Process Statement warning at FPGA.vhd(246): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st_load_rec_roe FPGA.vhd(248) " "VHDL Process Statement warning at FPGA.vhd(248): signal \"rec_st_load_rec_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_rrdy FPGA.vhd(250) " "VHDL Process Statement warning at FPGA.vhd(250): signal \"rec_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_wr_add FPGA.vhd(250) " "VHDL Process Statement warning at FPGA.vhd(250): signal \"rec_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(250) " "VHDL Process Statement warning at FPGA.vhd(250): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_wr_add FPGA.vhd(252) " "VHDL Process Statement warning at FPGA.vhd(252): signal \"rec_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(252) " "VHDL Process Statement warning at FPGA.vhd(252): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(258) " "VHDL Process Statement warning at FPGA.vhd(258): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_wr_add FPGA.vhd(262) " "VHDL Process Statement warning at FPGA.vhd(262): signal \"rec_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(262) " "VHDL Process Statement warning at FPGA.vhd(262): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(268) " "VHDL Process Statement warning at FPGA.vhd(268): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_rx_buf FPGA.vhd(271) " "VHDL Process Statement warning at FPGA.vhd(271): signal \"rec_rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(275) " "VHDL Process Statement warning at FPGA.vhd(275): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_tx_load_data FPGA.vhd(278) " "VHDL Process Statement warning at FPGA.vhd(278): signal \"rec_tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_rd_add FPGA.vhd(279) " "VHDL Process Statement warning at FPGA.vhd(279): signal \"rec_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(279) " "VHDL Process Statement warning at FPGA.vhd(279): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(284) " "VHDL Process Statement warning at FPGA.vhd(284): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_rd_add FPGA.vhd(286) " "VHDL Process Statement warning at FPGA.vhd(286): signal \"rec_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_rd_add FPGA.vhd(293) " "VHDL Process Statement warning at FPGA.vhd(293): signal \"rec_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(293) " "VHDL Process Statement warning at FPGA.vhd(293): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rec_rx_data FPGA.vhd(210) " "VHDL Process Statement warning at FPGA.vhd(210): inferring latch(es) for signal or variable \"rec_rx_data\", which holds its previous value in one or more paths through the process" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[0\] FPGA.vhd(210) " "Inferred latch for \"rec_rx_data\[0\]\" at FPGA.vhd(210)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[1\] FPGA.vhd(210) " "Inferred latch for \"rec_rx_data\[1\]\" at FPGA.vhd(210)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[2\] FPGA.vhd(210) " "Inferred latch for \"rec_rx_data\[2\]\" at FPGA.vhd(210)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[3\] FPGA.vhd(210) " "Inferred latch for \"rec_rx_data\[3\]\" at FPGA.vhd(210)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[4\] FPGA.vhd(210) " "Inferred latch for \"rec_rx_data\[4\]\" at FPGA.vhd(210)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[5\] FPGA.vhd(210) " "Inferred latch for \"rec_rx_data\[5\]\" at FPGA.vhd(210)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[6\] FPGA.vhd(210) " "Inferred latch for \"rec_rx_data\[6\]\" at FPGA.vhd(210)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[7\] FPGA.vhd(210) " "Inferred latch for \"rec_rx_data\[7\]\" at FPGA.vhd(210)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219426526 "|FPGA"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 91 -1 0 } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 204 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1557219427542 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1557219427542 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_trdy~reg0 ecg_trdy~reg0_emulated ecg_trdy~1 " "Register \"ecg_trdy~reg0\" is converted into an equivalent circuit using register \"ecg_trdy~reg0_emulated\" and latch \"ecg_trdy~1\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219427557 "|FPGA|ecg_trdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_rrdy~reg0 ecg_rrdy~reg0_emulated ecg_rrdy~1 " "Register \"ecg_rrdy~reg0\" is converted into an equivalent circuit using register \"ecg_rrdy~reg0_emulated\" and latch \"ecg_rrdy~1\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219427557 "|FPGA|ecg_rrdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_roe~reg0 ecg_roe~reg0_emulated ecg_roe~1 " "Register \"ecg_roe~reg0\" is converted into an equivalent circuit using register \"ecg_roe~reg0_emulated\" and latch \"ecg_roe~1\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219427557 "|FPGA|ecg_roe~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rec_trdy~reg0 rec_trdy~reg0_emulated rec_trdy~1 " "Register \"rec_trdy~reg0\" is converted into an equivalent circuit using register \"rec_trdy~reg0_emulated\" and latch \"rec_trdy~1\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219427557 "|FPGA|rec_trdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rec_rrdy~reg0 rec_rrdy~reg0_emulated rec_rrdy~1 " "Register \"rec_rrdy~reg0\" is converted into an equivalent circuit using register \"rec_rrdy~reg0_emulated\" and latch \"rec_rrdy~1\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219427557 "|FPGA|rec_rrdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rec_roe~reg0 rec_roe~reg0_emulated rec_roe~1 " "Register \"rec_roe~reg0\" is converted into an equivalent circuit using register \"rec_roe~reg0_emulated\" and latch \"rec_roe~1\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219427557 "|FPGA|rec_roe~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[7\] ecg_tx_buf\[7\]~_emulated ecg_tx_buf\[7\]~1 " "Register \"ecg_tx_buf\[7\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[7\]~_emulated\" and latch \"ecg_tx_buf\[7\]~1\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219427557 "|FPGA|ecg_tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[6\] ecg_tx_buf\[6\]~_emulated ecg_tx_buf\[6\]~6 " "Register \"ecg_tx_buf\[6\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[6\]~_emulated\" and latch \"ecg_tx_buf\[6\]~6\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219427557 "|FPGA|ecg_tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[5\] ecg_tx_buf\[5\]~_emulated ecg_tx_buf\[5\]~11 " "Register \"ecg_tx_buf\[5\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[5\]~_emulated\" and latch \"ecg_tx_buf\[5\]~11\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219427557 "|FPGA|ecg_tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[4\] ecg_tx_buf\[4\]~_emulated ecg_tx_buf\[4\]~16 " "Register \"ecg_tx_buf\[4\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[4\]~_emulated\" and latch \"ecg_tx_buf\[4\]~16\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219427557 "|FPGA|ecg_tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[3\] ecg_tx_buf\[3\]~_emulated ecg_tx_buf\[3\]~21 " "Register \"ecg_tx_buf\[3\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[3\]~_emulated\" and latch \"ecg_tx_buf\[3\]~21\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219427557 "|FPGA|ecg_tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[2\] ecg_tx_buf\[2\]~_emulated ecg_tx_buf\[2\]~26 " "Register \"ecg_tx_buf\[2\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[2\]~_emulated\" and latch \"ecg_tx_buf\[2\]~26\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219427557 "|FPGA|ecg_tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[1\] ecg_tx_buf\[1\]~_emulated ecg_tx_buf\[1\]~31 " "Register \"ecg_tx_buf\[1\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[1\]~_emulated\" and latch \"ecg_tx_buf\[1\]~31\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219427557 "|FPGA|ecg_tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[0\] ecg_tx_buf\[0\]~_emulated ecg_tx_buf\[0\]~36 " "Register \"ecg_tx_buf\[0\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[0\]~_emulated\" and latch \"ecg_tx_buf\[0\]~36\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219427557 "|FPGA|ecg_tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1557219427557 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1557219427855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557219428510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557219428510 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557219428995 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557219428995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557219428995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557219428995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557219429057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 10:57:09 2019 " "Processing ended: Tue May 07 10:57:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557219429057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557219429057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557219429057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557219429057 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557219432041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557219432041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 10:57:11 2019 " "Processing started: Tue May 07 10:57:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557219432041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557219432041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA -c FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557219432041 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557219433057 ""}
{ "Info" "0" "" "Project  = FPGA" {  } {  } 0 0 "Project  = FPGA" 0 0 "Fitter" 0 0 1557219433057 ""}
{ "Info" "0" "" "Revision = FPGA" {  } {  } 0 0 "Revision = FPGA" 0 0 "Fitter" 0 0 1557219433057 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1557219433167 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557219433182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557219433292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557219433292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557219433292 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557219433526 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557219433542 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1557219433901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1557219433901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1557219433901 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557219433901 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557219433901 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557219433901 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 303 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557219433901 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557219433901 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557219433901 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557219433901 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557219433901 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 45 " "No exact pin location assignment(s) for 45 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_trdy " "Pin ecg_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_trdy } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_rrdy " "Pin ecg_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_rrdy } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_roe " "Pin ecg_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_roe } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_busy " "Pin ecg_busy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_busy } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_miso " "Pin ecg_miso not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_miso } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_trdy " "Pin rec_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_trdy } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 41 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rrdy " "Pin rec_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rrdy } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 42 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_roe " "Pin rec_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_roe } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 43 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[0\] " "Pin rec_rx_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[0] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[1\] " "Pin rec_rx_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[1] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[2\] " "Pin rec_rx_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[2] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[3\] " "Pin rec_rx_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[3] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[4\] " "Pin rec_rx_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[4] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[5\] " "Pin rec_rx_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[5] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[6\] " "Pin rec_rx_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[6] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[7\] " "Pin rec_rx_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[7] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 210 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_busy " "Pin rec_busy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_busy } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_miso " "Pin rec_miso not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_miso } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_ss_n " "Pin ecg_ss_n not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_ss_n } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_ss_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_ss_n " "Pin rec_ss_n not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_ss_n } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_ss_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_req " "Pin rec_rx_req not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_req } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 35 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_mosi " "Pin ecg_mosi not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_mosi } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_mosi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_sclk " "Pin ecg_sclk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_sclk } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_st_load_ecg_trdy " "Pin ecg_st_load_ecg_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_st_load_ecg_trdy } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_st_load_ecg_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_en " "Pin ecg_tx_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_en } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_st_load_en " "Pin ecg_st_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_st_load_en } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_st_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_rx_req " "Pin ecg_rx_req not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_rx_req } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_rx_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_st_load_ecg_rrdy " "Pin ecg_st_load_ecg_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_st_load_ecg_rrdy } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_st_load_ecg_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_st_load_ecg_roe " "Pin ecg_st_load_ecg_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_st_load_ecg_roe } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_st_load_ecg_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_mosi " "Pin rec_mosi not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_mosi } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_mosi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_sclk " "Pin rec_sclk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_sclk } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_st_load_rec_trdy " "Pin rec_st_load_rec_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_st_load_rec_trdy } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_st_load_rec_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_tx_load_en " "Pin rec_tx_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_tx_load_en } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_tx_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_st_load_en " "Pin rec_st_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_st_load_en } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_st_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_st_load_rec_rrdy " "Pin rec_st_load_rec_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_st_load_rec_rrdy } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_st_load_rec_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_st_load_rec_roe " "Pin rec_st_load_rec_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_st_load_rec_roe } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_st_load_rec_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[7\] " "Pin ecg_tx_load_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[7] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[6\] " "Pin ecg_tx_load_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[6] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[5\] " "Pin ecg_tx_load_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[5] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[4\] " "Pin ecg_tx_load_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[4] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[3\] " "Pin ecg_tx_load_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[3] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[2\] " "Pin ecg_tx_load_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[2] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[1\] " "Pin ecg_tx_load_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[1] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[0\] " "Pin ecg_tx_load_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[0] } } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557219435104 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1557219435104 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1557219435417 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA.sdc " "Synopsys Design Constraints File file not found: 'FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557219435417 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557219435417 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1557219435417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1557219435417 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1557219435417 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ecg_sclk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node ecg_sclk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""}  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_sclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557219435480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rec_sclk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rec_sclk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""}  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_sclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557219435480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ecg_tx_buf\[0\]~43  " "Automatically promoted node ecg_tx_buf\[0\]~43 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecg_tx_buf\[7\]~0 " "Destination node ecg_tx_buf\[7\]~0" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_buf[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecg_tx_buf\[7\]~2 " "Destination node ecg_tx_buf\[7\]~2" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_buf[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecg_tx_buf\[6\]~7 " "Destination node ecg_tx_buf\[6\]~7" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_buf[6]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecg_tx_buf\[5\]~12 " "Destination node ecg_tx_buf\[5\]~12" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_buf[5]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecg_tx_buf\[4\]~17 " "Destination node ecg_tx_buf\[4\]~17" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_buf[4]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecg_tx_buf\[3\]~22 " "Destination node ecg_tx_buf\[3\]~22" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_buf[3]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecg_tx_buf\[2\]~27 " "Destination node ecg_tx_buf\[2\]~27" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_buf[2]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecg_tx_buf\[1\]~32 " "Destination node ecg_tx_buf\[1\]~32" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_buf[1]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecg_tx_buf\[0\]~37 " "Destination node ecg_tx_buf\[0\]~37" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_buf[0]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1557219435480 ""}  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_buf[0]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 244 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557219435480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_3~2  " "Automatically promoted node process_3~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_3~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557219435480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset_n~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "process_1~1 " "Destination node process_1~1" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "process_1~5 " "Destination node process_1~5" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_1~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "process_1~6 " "Destination node process_1~6" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_1~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "process_0~0 " "Destination node process_0~0" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "process_3~4 " "Destination node process_3~4" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_3~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "process_3~7 " "Destination node process_3~7" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_3~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "process_3~8 " "Destination node process_3~8" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_3~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "process_3~9 " "Destination node process_3~9" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_3~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecg_tx_buf\[7\]~2 " "Destination node ecg_tx_buf\[7\]~2" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_buf[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecg_tx_buf\[7\]~0 " "Destination node ecg_tx_buf\[7\]~0" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_buf[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1557219435480 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1557219435480 ""}  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557219435480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_3~9  " "Automatically promoted node process_3~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557219435480 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_3~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557219435480 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557219435792 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557219435792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557219435792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557219435792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557219435792 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557219435808 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557219435808 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557219435808 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557219436042 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1557219436042 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557219436042 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 24 18 0 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 24 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1557219436042 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1557219436042 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1557219436042 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557219436042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 47 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557219436042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557219436042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557219436042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557219436042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557219436042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557219436042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557219436042 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1557219436042 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1557219436042 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557219436088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557219437261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557219437401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557219437401 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557219438620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557219438620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557219438932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "C:/altera/13.1/projects/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1557219439807 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557219439807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557219441011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1557219441011 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557219441011 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1557219441026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557219441104 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557219441542 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557219441588 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557219441807 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557219442667 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/projects/FPGA/output_files/FPGA.fit.smsg " "Generated suppressed messages file C:/altera/13.1/projects/FPGA/output_files/FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557219444151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "850 " "Peak virtual memory: 850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557219444620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 10:57:24 2019 " "Processing ended: Tue May 07 10:57:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557219444620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557219444620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557219444620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557219444620 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557219447057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557219447057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 10:57:26 2019 " "Processing started: Tue May 07 10:57:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557219447057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557219447057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA -c FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557219447057 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557219448120 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557219448151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557219448651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 10:57:28 2019 " "Processing ended: Tue May 07 10:57:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557219448651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557219448651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557219448651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557219448651 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557219449433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557219451042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 10:57:30 2019 " "Processing started: Tue May 07 10:57:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557219451042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557219451042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA -c FPGA " "Command: quartus_sta FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557219451042 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1557219451167 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557219451354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1557219451354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1557219451432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1557219451432 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1557219451620 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA.sdc " "Synopsys Design Constraints File file not found: 'FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1557219451729 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1557219451729 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ecg_sclk ecg_sclk " "create_clock -period 1.000 -name ecg_sclk ecg_sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ecg_ss_n ecg_ss_n " "create_clock -period 1.000 -name ecg_ss_n ecg_ss_n" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rec_rx_req rec_rx_req " "create_clock -period 1.000 -name rec_rx_req rec_rx_req" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rec_sclk rec_sclk " "create_clock -period 1.000 -name rec_sclk rec_sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451729 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451729 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1557219451916 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451916 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1557219451916 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1557219451932 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1557219451979 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1557219451979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.062 " "Worst-case setup slack is -3.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.062             -34.671 ecg_sclk  " "   -3.062             -34.671 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.537             -11.541 rec_sclk  " "   -1.537             -11.541 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 rec_rx_req  " "    0.094               0.000 rec_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557219451979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.376 " "Worst-case hold slack is -0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.376              -2.562 rec_rx_req  " "   -0.376              -2.562 rec_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 rec_sclk  " "    0.083               0.000 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 ecg_sclk  " "    0.358               0.000 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557219451979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.768 " "Worst-case recovery slack is -0.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.768              -3.187 ecg_sclk  " "   -0.768              -3.187 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.044 rec_sclk  " "   -0.044              -0.044 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557219451995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.085 " "Worst-case removal slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.943 ecg_sclk  " "   -0.085              -0.943 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 rec_sclk  " "    0.262               0.000 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219451995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557219451995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219452026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219452026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.000 ecg_sclk  " "   -3.000             -34.000 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219452026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.000 rec_sclk  " "   -3.000             -34.000 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219452026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ecg_ss_n  " "   -3.000              -3.000 ecg_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219452026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rec_rx_req  " "   -3.000              -3.000 rec_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219452026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557219452026 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1557219452276 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1557219452307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1557219452886 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1557219452963 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1557219452979 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1557219452979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.688 " "Worst-case setup slack is -2.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219452979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219452979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.688             -29.471 ecg_sclk  " "   -2.688             -29.471 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219452979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.333              -8.855 rec_sclk  " "   -1.333              -8.855 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219452979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 rec_rx_req  " "    0.175               0.000 rec_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219452979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557219452979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.289 " "Worst-case hold slack is -0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289              -1.931 rec_rx_req  " "   -0.289              -1.931 rec_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 rec_sclk  " "    0.097               0.000 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 ecg_sclk  " "    0.312               0.000 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557219453057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.683 " "Worst-case recovery slack is -0.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.683              -2.545 ecg_sclk  " "   -0.683              -2.545 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019              -0.019 rec_sclk  " "   -0.019              -0.019 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557219453057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.028 " "Worst-case removal slack is -0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028              -0.308 ecg_sclk  " "   -0.028              -0.308 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 rec_sclk  " "    0.237               0.000 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557219453073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.000 ecg_sclk  " "   -3.000             -34.000 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.000 rec_sclk  " "   -3.000             -34.000 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ecg_ss_n  " "   -3.000              -3.000 ecg_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rec_rx_req  " "   -3.000              -3.000 rec_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557219453089 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1557219453432 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453651 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1557219453698 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1557219453698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.862 " "Worst-case setup slack is -1.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.862             -17.745 ecg_sclk  " "   -1.862             -17.745 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.934              -2.049 rec_sclk  " "   -0.934              -2.049 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 rec_rx_req  " "    0.511               0.000 rec_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557219453807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.343 " "Worst-case hold slack is -0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -2.435 rec_rx_req  " "   -0.343              -2.435 rec_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.068 rec_sclk  " "   -0.041              -0.068 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 ecg_sclk  " "    0.185               0.000 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557219453823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.107 " "Worst-case recovery slack is -0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107              -1.918 ecg_sclk  " "   -0.107              -1.918 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 rec_sclk  " "    0.568               0.000 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557219453839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.163 " "Worst-case removal slack is -0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.163              -3.120 ecg_sclk  " "   -0.163              -3.120 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 rec_sclk  " "    0.077               0.000 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557219453854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.354 rec_sclk  " "   -3.000             -36.354 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.981 ecg_sclk  " "   -3.000             -35.981 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ecg_ss_n  " "   -3.000              -3.000 ecg_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rec_rx_req  " "   -3.000              -3.000 rec_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557219453886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557219453886 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1557219454448 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1557219454448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557219454682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 10:57:34 2019 " "Processing ended: Tue May 07 10:57:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557219454682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557219454682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557219454682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557219454682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557219457229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557219457229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 10:57:37 2019 " "Processing started: Tue May 07 10:57:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557219457229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557219457229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA -c FPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557219457229 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_6_1200mv_85c_slow.vho C:/altera/13.1/projects/FPGA/simulation/modelsim/ simulation " "Generated file FPGA_6_1200mv_85c_slow.vho in folder \"C:/altera/13.1/projects/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557219457870 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_6_1200mv_0c_slow.vho C:/altera/13.1/projects/FPGA/simulation/modelsim/ simulation " "Generated file FPGA_6_1200mv_0c_slow.vho in folder \"C:/altera/13.1/projects/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557219457948 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_min_1200mv_0c_fast.vho C:/altera/13.1/projects/FPGA/simulation/modelsim/ simulation " "Generated file FPGA_min_1200mv_0c_fast.vho in folder \"C:/altera/13.1/projects/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557219458011 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA.vho C:/altera/13.1/projects/FPGA/simulation/modelsim/ simulation " "Generated file FPGA.vho in folder \"C:/altera/13.1/projects/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557219458089 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_6_1200mv_85c_vhd_slow.sdo C:/altera/13.1/projects/FPGA/simulation/modelsim/ simulation " "Generated file FPGA_6_1200mv_85c_vhd_slow.sdo in folder \"C:/altera/13.1/projects/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557219458182 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_6_1200mv_0c_vhd_slow.sdo C:/altera/13.1/projects/FPGA/simulation/modelsim/ simulation " "Generated file FPGA_6_1200mv_0c_vhd_slow.sdo in folder \"C:/altera/13.1/projects/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557219458292 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_min_1200mv_0c_vhd_fast.sdo C:/altera/13.1/projects/FPGA/simulation/modelsim/ simulation " "Generated file FPGA_min_1200mv_0c_vhd_fast.sdo in folder \"C:/altera/13.1/projects/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557219458386 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_vhd.sdo C:/altera/13.1/projects/FPGA/simulation/modelsim/ simulation " "Generated file FPGA_vhd.sdo in folder \"C:/altera/13.1/projects/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557219458464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557219458573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 10:57:38 2019 " "Processing ended: Tue May 07 10:57:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557219458573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557219458573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557219458573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557219458573 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus II Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557219459307 ""}
