module top_module (
    input [7:0] in,
    output [31:0] out
);
    // Replicate the most significant bit (bit 7) 24 times and concatenate with the original 8 bits
    assign out = { {24{in[7]}}, in };
    
endmodule