#--- source.hlsl
RWStructuredBuffer<uint> _participant_bit : register(u0);
RWStructuredBuffer<uint> _wave_op_index : register(u1);

[numthreads(64, 1, 1)]
void main(uint3 tid : SV_DispatchThreadID) {
  uint result = 0;
  for (uint i0 = 0; (i0 < 3); i0 = (i0 + 1)) {
    if (((WaveGetLaneIndex() & 1) == 1)) {
      result = (result + WaveActiveMax(1));
      uint temp = 0;
      InterlockedAdd(_wave_op_index[0], 3, temp);
      _participant_bit[temp] = ((16 << 6) | (i0 << 4));
      uint4 ballot = WaveActiveBallot(1);
      _participant_bit[(temp + 1)] = ballot.x;
      _participant_bit[(temp + 2)] = ballot.y;
    }
    uint counter1 = 0;
    while ((counter1 < 2)) {
      counter1 = (counter1 + 1);
      if ((WaveGetLaneIndex() >= 29)) {
        result = (result + WaveActiveMin(result));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (((30 << 6) | (i0 << 4)) | (counter1 << 2));
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      if ((WaveGetLaneIndex() == 7)) {
        if ((WaveGetLaneIndex() == 1)) {
          result = (result + WaveActiveMin(WaveGetLaneIndex()));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (((40 << 6) | (i0 << 4)) | (counter1 << 2));
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
      }
      if ((WaveGetLaneIndex() >= 18)) {
        result = (result + WaveActiveSum(WaveGetLaneIndex()));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (((47 << 6) | (i0 << 4)) | (counter1 << 2));
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
    }
  }
}

#--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]  # Single dispatch for 64 threads
Buffers:
  - Name: _participant_bit
    Format: UInt32
    Stride: 4
    Fill: 0
    Size: 900
  - Name: expected_bit_patterns
    Format: UInt32
    Stride: 4
    Data: [1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1924, 3758096384, 0, 1924, 3758096384, 0, 1924, 3758096384, 0, 1928, 3758096384, 0, 1928, 3758096384, 0, 1928, 3758096384, 0, 1940, 3758096384, 0, 1940, 3758096384, 0, 1940, 3758096384, 0, 1944, 3758096384, 0, 1944, 3758096384, 0, 1944, 3758096384, 0, 1956, 3758096384, 0, 1956, 3758096384, 0, 1956, 3758096384, 0, 1960, 3758096384, 0, 1960, 3758096384, 0, 1960, 3758096384, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1024, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1040, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1056, 2863311530, 0, 1924, 3758096384, 0, 1924, 3758096384, 0, 1924, 3758096384, 0, 1928, 3758096384, 0, 1928, 3758096384, 0, 1928, 3758096384, 0, 1940, 3758096384, 0, 1940, 3758096384, 0, 1940, 3758096384, 0, 1944, 3758096384, 0, 1944, 3758096384, 0, 1944, 3758096384, 0, 1956, 3758096384, 0, 1956, 3758096384, 0, 1956, 3758096384, 0, 1960, 3758096384, 0, 1960, 3758096384, 0, 1960, 3758096384, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3012, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3016, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3028, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3032, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3044, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0, 3048, 4294705152, 0]
  - Name: _wave_op_index
    Format: UInt32
    Stride: 4
    Data: [0]
Results:
  - Result: BitTrackingValidation
    Rule: BufferParticipantPattern
    GroupSize: 3
    Actual: _participant_bit
    Expected: expected_bit_patterns
DescriptorSets:
  - Resources:
    - Name: _participant_bit
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: _wave_op_index
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
