memory-map:
  bus: BUS
  name: all1_NAME
  x-hdl:
    busgroup: True
    pipeline: PIPELINE
  children:
  - reg:
      name: reg1
      description: A register
      type: unsigned
      width: 32
      access: rw
      preset: 0x12340000
  - reg:
      name: reg2
      type: unsigned
      width: 32
      access: rw
      preset: 0x12340002
  - array:
      name: ram1
      repeat: 8
      children:
      - reg:
          name: val
          access: rw
          width: 32
  - submap:
      name: sub1_wb
      size: 0x1000
      description: A WB bus
      interface: wb-32-be
  - submap:
      name: sub2_axi4
      size: 0x1000
      description: An AXI4-Lite bus
      interface: axi4-lite-32
  - submap:
      name: sub3_cernbe
      size: 0x1000
      description: A CERN-BE bus
      interface: cern-be-vme-32
