# Microsemi Tcl Script
#These tcl commands reads the all register associated with PCIe Instance in the design .
#The register set description is in "PolarFireÂ® FPGA and PolarFire SoC FPGA PCI Express" Handbook.

#xcvr_read_register [-deviceName {device name}] \
# -inst_name {instanse name} \
# -reg_name [<reg_name> | <reg_name:field_name>]

#Paramater 
# deviceName    -> Optional user-defined device name.
#inst_name      ->  Specify the lane instance name used in the design
# reg name      -> Specify the <reg_name> for register name or

# First read the device status

read_device_status 

# Add the registers to read 

xcvr_add_register -reg_name {SERDES0:PMACMN:TXPLL_JA_RST,SERDES0:PMACMN:TXPLL_JA_9,SERDES0:PMACMN:TXPLL_JA_8,SERDES0:PMACMN:TXPLL_JA_7,SERDES0:PMACMN:TXPLL_JA_6,SERDES0:PMACMN:TXPLL_JA_5,SERDES0:PMACMN:TXPLL_JA_4,SERDES0:PMACMN:TXPLL_JA_3,SERDES0:PMACMN:TXPLL_JA_2,SERDES0:PMACMN:TXPLL_JA_10,SERDES0:PMACMN:TXPLL_JA_1,SERDES0:PMACMN:TXPLL_DIV_2,SERDES0:PMACMN:TXPLL_DIV_1,SERDES0:PMACMN:TXPLL_CTRL,SERDES0:PMACMN:TXPLL_CLKBUF,SERDES0:PMACMN:TXPLL_CLK_SEL,SERDES0:PMACMN:SOFT_RESET,SERDES0:PMACMN:SERDES_SSMOD,SERDES0:PMACMN:SERDES_RTT,SERDES0:PMACMN:SERDES_RTERM,SERDES0:PCSCMN:SOFT_RESET,SERDES0:PCSCMN:QRST_R0,SERDES0:PCSCMN:QDBG_R0,SERDES0:PCSCMN:GSSCLK_CTRL,SERDES0:PCIE_CTRL_1:TEST_BUS_IN_63_32,SERDES0:PCIE_CTRL_1:TEST_BUS_IN_31_0,SERDES0:PCIE_CTRL_1:SPARE,SERDES0:PCIE_CTRL_1:SOFT_RESET_DEBUG_INFO,SERDES0:PCIE_CTRL_1:SOFT_RESET_CTLR,SERDES0:PCIE_CTRL_1:SOFT_RESET,SERDES0:PCIE_CTRL_1:SEC_ERROR_INT_MASK,SERDES0:PCIE_CTRL_1:SEC_ERROR_INT,SERDES0:PCIE_CTRL_1:SEC_ERROR_EVENT_CNT,SERDES0:PCIE_CTRL_1:RAM_POWER_CONTROL,SERDES0:PCIE_CTRL_1:RAM_MARGIN_2,SERDES0:PCIE_CTRL_1:RAM_MARGIN_1,SERDES0:PCIE_CTRL_1:PL_WAKECLKREQ,SERDES0:PCIE_CTRL_1:PL_TX_LANEIF_0,SERDES0:PCIE_CTRL_1:PL_RX_LANEIF_0,SERDES0:PCIE_CTRL_1:PHY_COMMON_INTERFACE,SERDES0:PCIE_CTRL_1:PCIE_PEX_SPC,SERDES0:PCIE_CTRL_1:PCIE_PEX_DEV_LINK_SPC2,SERDES0:PCIE_CTRL_1:PCIE_EVENT_INT,SERDES0:PCIE_CTRL_1:PCIE_BAR_WIN,SERDES0:PCIE_CTRL_1:PCIE_BAR_45,SERDES0:PCIE_CTRL_1:PCIE_BAR_23,SERDES0:PCIE_CTRL_1:PCIE_BAR_01,SERDES0:PCIE_CTRL_1:PCIE_AXI_MASTER_ATR_CFG2,SERDES0:PCIE_CTRL_1:PCIE_AXI_MASTER_ATR_CFG1,SERDES0:PCIE_CTRL_1:PCIE_AXI_MASTER_ATR_CFG0,SERDES0:PCIE_CTRL_1:PCICONF_PCI_IDS_OVERRIDE,SERDES0:PCIE_CTRL_1:PCICONF_PCI_IDS_95_64,SERDES0:PCIE_CTRL_1:PCICONF_PCI_IDS_63_32,SERDES0:PCIE_CTRL_1:PCICONF_PCI_IDS_31_0,SERDES0:PCIE_CTRL_1:LTSSM_STATE,SERDES0:PCIE_CTRL_1:ECC_ERR_LOC,SERDES0:PCIE_CTRL_1:ECC_CONTROL,SERDES0:PCIE_CTRL_1:DEV_CONTROL,SERDES0:PCIE_CTRL_1:DED_ERROR_INT_MASK,SERDES0:PCIE_CTRL_1:DED_ERROR_INT,SERDES0:PCIE_CTRL_1:DED_ERROR_EVENT_CNT,SERDES0:PCIE_CTRL_1:DEBUG_SEL,SERDES0:PCIE_CTRL_1:CLOCK_CONTROL,SERDES0:PCIE_CTRL_1:AXI_SLAVE_PCIE_ATR_CFG2,SERDES0:PCIE_CTRL_1:AXI_SLAVE_PCIE_ATR_CFG1,SERDES0:PCIE_CTRL_1:AXI_SLAVE_PCIE_ATR_CFG0,SERDES0:MAIN:TEST_DLL,SERDES0:MAIN:SPARE,SERDES0:MAIN:SOFT_RESET,SERDES0:MAIN:QMUX_R0,SERDES0:MAIN:OVRLY,SERDES0:MAIN:MAJOR,SERDES0:MAIN:INT_PIPE_CLK_CTRL,SERDES0:MAIN:EXT_PIPE_CLK_CTRL,SERDES0:MAIN:DLL_STAT2,SERDES0:MAIN:DLL_STAT1,SERDES0:MAIN:DLL_STAT0,SERDES0:MAIN:DLL_CTRL1,SERDES0:MAIN:DLL_CTRL0,SERDES0:MAIN:CLK_CTRL,SERDES0:LANE3:PMA:SOFT_RESET,SERDES0:LANE3:PMA:SERDES_RTL_CTRL,SERDES0:LANE3:PMA:SER_TEST_BUS,SERDES0:LANE3:PMA:SER_TERM_CTRL,SERDES0:LANE3:PMA:SER_STATIC_MSB,SERDES0:LANE3:PMA:SER_STATIC_LSB,SERDES0:LANE3:PMA:SER_RXDET_OUT,SERDES0:LANE3:PMA:SER_RXDET_CTRL,SERDES0:LANE3:PMA:SER_RSTPD,SERDES0:LANE3:PMA:SER_DRV_DATA_CTRL,SERDES0:LANE3:PMA:SER_DRV_CTRL_SEL,SERDES0:LANE3:PMA:SER_DRV_CTRL_M5,SERDES0:LANE3:PMA:SER_DRV_CTRL_M4,SERDES0:LANE3:PMA:SER_DRV_CTRL_M3,SERDES0:LANE3:PMA:SER_DRV_CTRL_M2,SERDES0:LANE3:PMA:SER_DRV_CTRL_M1,SERDES0:LANE3:PMA:SER_DRV_CTRL_M0,SERDES0:LANE3:PMA:SER_DRV_CTRL,SERDES0:LANE3:PMA:SER_DRV_BYP,SERDES0:LANE3:PMA:SER_CTRL,SERDES0:LANE3:PMA:SER_CLK_CTRL,SERDES0:LANE3:PMA:DES_TEST_BUS,SERDES0:LANE3:PMA:DES_SATA3_RXPLL_DIV,SERDES0:LANE3:PMA:DES_SATA1_2_RXPLL_DIV,SERDES0:LANE3:PMA:DES_RXPLL_DIV,SERDES0:LANE3:PMA:DES_RTL_LOCK_CTRL,SERDES0:LANE3:PMA:DES_RTL_ERR_CHK,SERDES0:LANE3:PMA:DES_RTL_EM,SERDES0:LANE3:PMA:DES_RSTPD,SERDES0:LANE3:PMA:DES_PKDET,SERDES0:LANE3:PMA:DES_PCIE1_2_RXPLL_DIV,SERDES0:LANE3:PMA:DES_IN_TERM,SERDES0:LANE3:PMA:DES_EM_CTRL_2,SERDES0:LANE3:PMA:DES_EM_CTRL_1,SERDES0:LANE3:PMA:DES_DFEEM_CTRL_3,SERDES0:LANE3:PMA:DES_DFEEM_CTRL_2,SERDES0:LANE3:PMA:DES_DFEEM_CTRL_1,SERDES0:LANE3:PMA:DES_DFE_CTRL_2,SERDES0:LANE3:PMA:DES_DFE_CTRL_1,SERDES0:LANE3:PMA:DES_DFE_COEFF_MON_1,SERDES0:LANE3:PMA:DES_DFE_COEFF_MON_0,SERDES0:LANE3:PMA:DES_DFE_CDRH0_MON,SERDES0:LANE3:PMA:DES_DFE_CAL_ST_1,SERDES0:LANE3:PMA:DES_DFE_CAL_ST_0,SERDES0:LANE3:PMA:DES_DFE_CAL_OS_MON,SERDES0:LANE3:PMA:DES_DFE_CAL_FLAG,SERDES0:LANE3:PMA:DES_DFE_CAL_EYE_DATA,SERDES0:LANE3:PMA:DES_DFE_CAL_CTRL_2,SERDES0:LANE3:PMA:DES_DFE_CAL_CTRL_1,SERDES0:LANE3:PMA:DES_DFE_CAL_CTRL_0,SERDES0:LANE3:PMA:DES_DFE_CAL_CMD,SERDES0:LANE3:PMA:DES_DFE_CAL_BYPASS,SERDES0:LANE3:PMA:DES_CLK_CTRL,SERDES0:LANE3:PMA:DES_CDR_CTRL_3,SERDES0:LANE3:PMA:DES_CDR_CTRL_2,SERDES0:LANE3:PMA:DES_CDR_CTRL_1,SERDES0:LANE3:PCS:SOFT_RESET,SERDES0:LANE3:PCS:PMA_CTRL_R2,SERDES0:LANE3:PCS:PMA_CTRL_R1,SERDES0:LANE3:PCS:PMA_CTRL_R0,SERDES0:LANE3:PCS:OOB_R3,SERDES0:LANE3:PCS:OOB_R2,SERDES0:LANE3:PCS:OOB_R1,SERDES0:LANE3:PCS:OOB_R0,SERDES0:LANE3:PCS:MSTR_CTRL,SERDES0:LANE3:PCS:LRST_R0,SERDES0:LANE3:PCS:LRST_OPT,SERDES0:LANE3:PCS:LPIP_R0,SERDES0:LANE3:PCS:LOVR_R0,SERDES0:LANE3:PCS:LNTV_R0,SERDES0:LANE3:PCS:LFWF_R0,SERDES0:LANE3:PCS:LCLK_R1,SERDES0:LANE3:PCS:LCLK_R0,SERDES0:LANE3:PCS:L8_R0,SERDES0:LANE3:PCS:L64_R9,SERDES0:LANE3:PCS:L64_R8,SERDES0:LANE3:PCS:L64_R7,SERDES0:LANE3:PCS:L64_R6,SERDES0:LANE3:PCS:L64_R5,SERDES0:LANE3:PCS:L64_R4,SERDES0:LANE3:PCS:L64_R3,SERDES0:LANE3:PCS:L64_R2,SERDES0:LANE3:PCS:L64_R10,SERDES0:LANE3:PCS:L64_R1,SERDES0:LANE3:PCS:L64_R0,SERDES0:LANE2:PMA:SOFT_RESET,SERDES0:LANE2:PMA:SERDES_RTL_CTRL,SERDES0:LANE2:PMA:SER_TEST_BUS,SERDES0:LANE2:PMA:SER_TERM_CTRL,SERDES0:LANE2:PMA:SER_STATIC_MSB,SERDES0:LANE2:PMA:SER_STATIC_LSB,SERDES0:LANE2:PMA:SER_RXDET_OUT,SERDES0:LANE2:PMA:SER_RXDET_CTRL,SERDES0:LANE2:PMA:SER_RSTPD,SERDES0:LANE2:PMA:SER_DRV_DATA_CTRL,SERDES0:LANE2:PMA:SER_DRV_CTRL_SEL,SERDES0:LANE2:PMA:SER_DRV_CTRL_M5,SERDES0:LANE2:PMA:SER_DRV_CTRL_M4,SERDES0:LANE2:PMA:SER_DRV_CTRL_M3,SERDES0:LANE2:PMA:SER_DRV_CTRL_M2,SERDES0:LANE2:PMA:SER_DRV_CTRL_M1,SERDES0:LANE2:PMA:SER_DRV_CTRL_M0,SERDES0:LANE2:PMA:SER_DRV_CTRL,SERDES0:LANE2:PMA:SER_DRV_BYP,SERDES0:LANE2:PMA:SER_CTRL,SERDES0:LANE2:PMA:SER_CLK_CTRL,SERDES0:LANE2:PMA:DES_TEST_BUS,SERDES0:LANE2:PMA:DES_SATA3_RXPLL_DIV,SERDES0:LANE2:PMA:DES_SATA1_2_RXPLL_DIV,SERDES0:LANE2:PMA:DES_RXPLL_DIV,SERDES0:LANE2:PMA:DES_RTL_LOCK_CTRL,SERDES0:LANE2:PMA:DES_RTL_ERR_CHK,SERDES0:LANE2:PMA:DES_RTL_EM,SERDES0:LANE2:PMA:DES_RSTPD,SERDES0:LANE2:PMA:DES_PKDET,SERDES0:LANE2:PMA:DES_PCIE1_2_RXPLL_DIV,SERDES0:LANE2:PMA:DES_IN_TERM,SERDES0:LANE2:PMA:DES_EM_CTRL_2,SERDES0:LANE2:PMA:DES_EM_CTRL_1,SERDES0:LANE2:PMA:DES_DFEEM_CTRL_3,SERDES0:LANE2:PMA:DES_DFEEM_CTRL_2,SERDES0:LANE2:PMA:DES_DFEEM_CTRL_1,SERDES0:LANE2:PMA:DES_DFE_CTRL_2,SERDES0:LANE2:PMA:DES_DFE_CTRL_1,SERDES0:LANE2:PMA:DES_DFE_COEFF_MON_1,SERDES0:LANE2:PMA:DES_DFE_COEFF_MON_0,SERDES0:LANE2:PMA:DES_DFE_CDRH0_MON,SERDES0:LANE2:PMA:DES_DFE_CAL_ST_1,SERDES0:LANE2:PMA:DES_DFE_CAL_ST_0,SERDES0:LANE2:PMA:DES_DFE_CAL_OS_MON,SERDES0:LANE2:PMA:DES_DFE_CAL_FLAG,SERDES0:LANE2:PMA:DES_DFE_CAL_EYE_DATA,SERDES0:LANE2:PMA:DES_DFE_CAL_CTRL_2,SERDES0:LANE2:PMA:DES_DFE_CAL_CTRL_1,SERDES0:LANE2:PMA:DES_DFE_CAL_CTRL_0,SERDES0:LANE2:PMA:DES_DFE_CAL_CMD,SERDES0:LANE2:PMA:DES_DFE_CAL_BYPASS,SERDES0:LANE2:PMA:DES_CLK_CTRL,SERDES0:LANE2:PMA:DES_CDR_CTRL_3,SERDES0:LANE2:PMA:DES_CDR_CTRL_2,SERDES0:LANE2:PMA:DES_CDR_CTRL_1,SERDES0:LANE2:PCS:SOFT_RESET,SERDES0:LANE2:PCS:PMA_CTRL_R2,SERDES0:LANE2:PCS:PMA_CTRL_R1,SERDES0:LANE2:PCS:PMA_CTRL_R0,SERDES0:LANE2:PCS:OOB_R3,SERDES0:LANE2:PCS:OOB_R2,SERDES0:LANE2:PCS:OOB_R1,SERDES0:LANE2:PCS:OOB_R0,SERDES0:LANE2:PCS:MSTR_CTRL,SERDES0:LANE2:PCS:LRST_R0,SERDES0:LANE2:PCS:LRST_OPT,SERDES0:LANE2:PCS:LPIP_R0,SERDES0:LANE2:PCS:LOVR_R0,SERDES0:LANE2:PCS:LNTV_R0,SERDES0:LANE2:PCS:LFWF_R0,SERDES0:LANE2:PCS:LCLK_R1,SERDES0:LANE2:PCS:LCLK_R0,SERDES0:LANE2:PCS:L8_R0,SERDES0:LANE2:PCS:L64_R9,SERDES0:LANE2:PCS:L64_R8,SERDES0:LANE2:PCS:L64_R7,SERDES0:LANE2:PCS:L64_R6,SERDES0:LANE2:PCS:L64_R5,SERDES0:LANE2:PCS:L64_R4,SERDES0:LANE2:PCS:L64_R3,SERDES0:LANE2:PCS:L64_R2,SERDES0:LANE2:PCS:L64_R10,SERDES0:LANE2:PCS:L64_R1,SERDES0:LANE2:PCS:L64_R0,SERDES0:LANE1:PMA:SOFT_RESET,SERDES0:LANE1:PMA:SERDES_RTL_CTRL,SERDES0:LANE1:PMA:SER_TEST_BUS,SERDES0:LANE1:PMA:SER_TERM_CTRL,SERDES0:LANE1:PMA:SER_STATIC_MSB,SERDES0:LANE1:PMA:SER_STATIC_LSB,SERDES0:LANE1:PMA:SER_RXDET_OUT,SERDES0:LANE1:PMA:SER_RXDET_CTRL,SERDES0:LANE1:PMA:SER_RSTPD,SERDES0:LANE1:PMA:SER_DRV_DATA_CTRL,SERDES0:LANE1:PMA:SER_DRV_CTRL_SEL,SERDES0:LANE1:PMA:SER_DRV_CTRL_M5,SERDES0:LANE1:PMA:SER_DRV_CTRL_M4,SERDES0:LANE1:PMA:SER_DRV_CTRL_M3,SERDES0:LANE1:PMA:SER_DRV_CTRL_M2,SERDES0:LANE1:PMA:SER_DRV_CTRL_M1,SERDES0:LANE1:PMA:SER_DRV_CTRL_M0,SERDES0:LANE1:PMA:SER_DRV_CTRL,SERDES0:LANE1:PMA:SER_DRV_BYP,SERDES0:LANE1:PMA:SER_CTRL,SERDES0:LANE1:PMA:SER_CLK_CTRL,SERDES0:LANE1:PMA:DES_TEST_BUS,SERDES0:LANE1:PMA:DES_SATA3_RXPLL_DIV,SERDES0:LANE1:PMA:DES_SATA1_2_RXPLL_DIV,SERDES0:LANE1:PMA:DES_RXPLL_DIV,SERDES0:LANE1:PMA:DES_RTL_LOCK_CTRL,SERDES0:LANE1:PMA:DES_RTL_ERR_CHK,SERDES0:LANE1:PMA:DES_RTL_EM,SERDES0:LANE1:PMA:DES_RSTPD,SERDES0:LANE1:PMA:DES_PKDET,SERDES0:LANE1:PMA:DES_PCIE1_2_RXPLL_DIV,SERDES0:LANE1:PMA:DES_IN_TERM,SERDES0:LANE1:PMA:DES_EM_CTRL_2,SERDES0:LANE1:PMA:DES_EM_CTRL_1,SERDES0:LANE1:PMA:DES_DFEEM_CTRL_3,SERDES0:LANE1:PMA:DES_DFEEM_CTRL_2,SERDES0:LANE1:PMA:DES_DFEEM_CTRL_1,SERDES0:LANE1:PMA:DES_DFE_CTRL_2,SERDES0:LANE1:PMA:DES_DFE_CTRL_1,SERDES0:LANE1:PMA:DES_DFE_COEFF_MON_1,SERDES0:LANE1:PMA:DES_DFE_COEFF_MON_0,SERDES0:LANE1:PMA:DES_DFE_CDRH0_MON,SERDES0:LANE1:PMA:DES_DFE_CAL_ST_1,SERDES0:LANE1:PMA:DES_DFE_CAL_ST_0,SERDES0:LANE1:PMA:DES_DFE_CAL_OS_MON,SERDES0:LANE1:PMA:DES_DFE_CAL_FLAG,SERDES0:LANE1:PMA:DES_DFE_CAL_EYE_DATA,SERDES0:LANE1:PMA:DES_DFE_CAL_CTRL_2,SERDES0:LANE1:PMA:DES_DFE_CAL_CTRL_1,SERDES0:LANE1:PMA:DES_DFE_CAL_CTRL_0,SERDES0:LANE1:PMA:DES_DFE_CAL_CMD,SERDES0:LANE1:PMA:DES_DFE_CAL_BYPASS,SERDES0:LANE1:PMA:DES_CLK_CTRL,SERDES0:LANE1:PMA:DES_CDR_CTRL_3,SERDES0:LANE1:PMA:DES_CDR_CTRL_2,SERDES0:LANE1:PMA:DES_CDR_CTRL_1,SERDES0:LANE1:PCS:SOFT_RESET,SERDES0:LANE1:PCS:PMA_CTRL_R2,SERDES0:LANE1:PCS:PMA_CTRL_R1,SERDES0:LANE1:PCS:PMA_CTRL_R0,SERDES0:LANE1:PCS:OOB_R3,SERDES0:LANE1:PCS:OOB_R2,SERDES0:LANE1:PCS:OOB_R1,SERDES0:LANE1:PCS:OOB_R0,SERDES0:LANE1:PCS:MSTR_CTRL,SERDES0:LANE1:PCS:LRST_R0,SERDES0:LANE1:PCS:LRST_OPT,SERDES0:LANE1:PCS:LPIP_R0,SERDES0:LANE1:PCS:LOVR_R0,SERDES0:LANE1:PCS:LNTV_R0,SERDES0:LANE1:PCS:LFWF_R0,SERDES0:LANE1:PCS:LCLK_R1,SERDES0:LANE1:PCS:LCLK_R0,SERDES0:LANE1:PCS:L8_R0,SERDES0:LANE1:PCS:L64_R9,SERDES0:LANE1:PCS:L64_R8,SERDES0:LANE1:PCS:L64_R7,SERDES0:LANE1:PCS:L64_R6,SERDES0:LANE1:PCS:L64_R5,SERDES0:LANE1:PCS:L64_R4,SERDES0:LANE1:PCS:L64_R3,SERDES0:LANE1:PCS:L64_R2,SERDES0:LANE1:PCS:L64_R10,SERDES0:LANE1:PCS:L64_R1,SERDES0:LANE1:PCS:L64_R0,SERDES0:LANE0:PMA:SOFT_RESET,SERDES0:LANE0:PMA:SERDES_RTL_CTRL,SERDES0:LANE0:PMA:SER_TEST_BUS,SERDES0:LANE0:PMA:SER_TERM_CTRL,SERDES0:LANE0:PMA:SER_STATIC_MSB,SERDES0:LANE0:PMA:SER_STATIC_LSB,SERDES0:LANE0:PMA:SER_RXDET_OUT,SERDES0:LANE0:PMA:SER_RXDET_CTRL,SERDES0:LANE0:PMA:SER_RSTPD,SERDES0:LANE0:PMA:SER_DRV_DATA_CTRL,SERDES0:LANE0:PMA:SER_DRV_CTRL_SEL,SERDES0:LANE0:PMA:SER_DRV_CTRL_M5,SERDES0:LANE0:PMA:SER_DRV_CTRL_M4,SERDES0:LANE0:PMA:SER_DRV_CTRL_M3,SERDES0:LANE0:PMA:SER_DRV_CTRL_M2,SERDES0:LANE0:PMA:SER_DRV_CTRL_M1,SERDES0:LANE0:PMA:SER_DRV_CTRL_M0,SERDES0:LANE0:PMA:SER_DRV_CTRL,SERDES0:LANE0:PMA:SER_DRV_BYP,SERDES0:LANE0:PMA:SER_CTRL,SERDES0:LANE0:PMA:SER_CLK_CTRL,SERDES0:LANE0:PMA:DES_TEST_BUS,SERDES0:LANE0:PMA:DES_SATA3_RXPLL_DIV,SERDES0:LANE0:PMA:DES_SATA1_2_RXPLL_DIV,SERDES0:LANE0:PMA:DES_RXPLL_DIV,SERDES0:LANE0:PMA:DES_RTL_LOCK_CTRL,SERDES0:LANE0:PMA:DES_RTL_ERR_CHK,SERDES0:LANE0:PMA:DES_RTL_EM,SERDES0:LANE0:PMA:DES_RSTPD,SERDES0:LANE0:PMA:DES_PKDET,SERDES0:LANE0:PMA:DES_PCIE1_2_RXPLL_DIV,SERDES0:LANE0:PMA:DES_IN_TERM,SERDES0:LANE0:PMA:DES_EM_CTRL_2,SERDES0:LANE0:PMA:DES_EM_CTRL_1,SERDES0:LANE0:PMA:DES_DFEEM_CTRL_3,SERDES0:LANE0:PMA:DES_DFEEM_CTRL_2,SERDES0:LANE0:PMA:DES_DFEEM_CTRL_1,SERDES0:LANE0:PMA:DES_DFE_CTRL_2,SERDES0:LANE0:PMA:DES_DFE_CTRL_1,SERDES0:LANE0:PMA:DES_DFE_COEFF_MON_1,SERDES0:LANE0:PMA:DES_DFE_COEFF_MON_0,SERDES0:LANE0:PMA:DES_DFE_CDRH0_MON,SERDES0:LANE0:PMA:DES_DFE_CAL_ST_1,SERDES0:LANE0:PMA:DES_DFE_CAL_ST_0,SERDES0:LANE0:PMA:DES_DFE_CAL_OS_MON,SERDES0:LANE0:PMA:DES_DFE_CAL_FLAG,SERDES0:LANE0:PMA:DES_DFE_CAL_EYE_DATA,SERDES0:LANE0:PMA:DES_DFE_CAL_CTRL_2,SERDES0:LANE0:PMA:DES_DFE_CAL_CTRL_1,SERDES0:LANE0:PMA:DES_DFE_CAL_CTRL_0,SERDES0:LANE0:PMA:DES_DFE_CAL_CMD,SERDES0:LANE0:PMA:DES_DFE_CAL_BYPASS,SERDES0:LANE0:PMA:DES_CLK_CTRL,SERDES0:LANE0:PMA:DES_CDR_CTRL_3,SERDES0:LANE0:PMA:DES_CDR_CTRL_2,SERDES0:LANE0:PMA:DES_CDR_CTRL_1,SERDES0:LANE0:PCS:SOFT_RESET,SERDES0:LANE0:PCS:PMA_CTRL_R2,SERDES0:LANE0:PCS:PMA_CTRL_R1,SERDES0:LANE0:PCS:PMA_CTRL_R0,SERDES0:LANE0:PCS:OOB_R3,SERDES0:LANE0:PCS:OOB_R2,SERDES0:LANE0:PCS:OOB_R1,SERDES0:LANE0:PCS:OOB_R0,SERDES0:LANE0:PCS:MSTR_CTRL,SERDES0:LANE0:PCS:LRST_R0,SERDES0:LANE0:PCS:LRST_OPT,SERDES0:LANE0:PCS:LPIP_R0,SERDES0:LANE0:PCS:LOVR_R0,SERDES0:LANE0:PCS:LNTV_R0,SERDES0:LANE0:PCS:LFWF_R0,SERDES0:LANE0:PCS:LCLK_R1,SERDES0:LANE0:PCS:LCLK_R0,SERDES0:LANE0:PCS:L8_R0,SERDES0:LANE0:PCS:L64_R9,SERDES0:LANE0:PCS:L64_R8,SERDES0:LANE0:PCS:L64_R7,SERDES0:LANE0:PCS:L64_R6,SERDES0:LANE0:PCS:L64_R5,SERDES0:LANE0:PCS:L64_R4,SERDES0:LANE0:PCS:L64_R3,SERDES0:LANE0:PCS:L64_R2,SERDES0:LANE0:PCS:L64_R10,SERDES0:LANE0:PCS:L64_R1,SERDES0:LANE0:PCS:L64_R0,SERDES0:GPSSMAIN:SPARE,SERDES0:GPSSMAIN:SOFT_RESET,SERDES0:BRIDGE_1:TESTC_BUS_OUT_63_32,SERDES0:BRIDGE_1:TESTC_BUS_OUT_447_416,SERDES0:BRIDGE_1:TESTC_BUS_OUT_415_384,SERDES0:BRIDGE_1:TESTC_BUS_OUT_351_320,SERDES0:BRIDGE_1:TESTC_BUS_OUT_31_0,SERDES0:BRIDGE_1:TESTC_BUS_OUT_287_256,SERDES0:BRIDGE_1:TESTC_BUS_OUT_255_224,SERDES0:BRIDGE_1:TESTC_BUS_OUT_223_192,SERDES0:BRIDGE_1:TESTC_BUS_OUT_191_160,SERDES0:BRIDGE_1:TESTC_BUS_OUT_159_128,SERDES0:BRIDGE_1:TESTC_BUS_OUT_127_96,SERDES0:BRIDGE_1:TESTB_BUS_OUT_95_64,SERDES0:BRIDGE_1:TESTB_BUS_OUT_63_32,SERDES0:BRIDGE_1:TESTB_BUS_OUT_31_0,SERDES0:BRIDGE_1:TESTB_BUS_OUT_255_224,SERDES0:BRIDGE_1:TESTB_BUS_OUT_223_192,SERDES0:BRIDGE_1:TESTB_BUS_OUT_191_160,SERDES0:BRIDGE_1:TESTB_BUS_OUT_159_128,SERDES0:BRIDGE_1:TESTB_BUS_OUT_127_96,SERDES0:BRIDGE_1:TEST_BUS_IN_63_32,SERDES0:BRIDGE_1:TEST_BUS_IN_31_0,SERDES0:BRIDGE_1:SOFT_RESET_DEBUG_INFO,SERDES0:BRIDGE_1:SOFT_RESET_CTLR,SERDES0:BRIDGE_1:SOFT_RESET,SERDES0:BRIDGE_1:SEC_ERROR_INT_MASK,SERDES0:BRIDGE_1:SEC_ERROR_INT,SERDES0:BRIDGE_1:SEC_ERROR_EVENT_CNT,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW9,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW8,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW7,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW6,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW5,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW4,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW3,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW2,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW15,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW14,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW13,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW12,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW11,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW10,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW1,SERDES0:BRIDGE_1:ROUTING_RULES_W_DW0,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW9,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW8,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW7,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW6,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW5,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW4,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW3,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW2,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW15,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW14,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW13,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW12,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW11,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW10,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW1,SERDES0:BRIDGE_1:ROUTING_RULES_R_DW0,SERDES0:BRIDGE_1:RESETS_ENCOUNTERED_MASK,SERDES0:BRIDGE_1:RESETS_ENCOUNTERED,SERDES0:BRIDGE_1:RAM_POWER_CONTROL,SERDES0:BRIDGE_1:RAM_MARGIN_2,SERDES0:BRIDGE_1:RAM_MARGIN_1,SERDES0:BRIDGE_1:PRIORITY_RULES_DW9,SERDES0:BRIDGE_1:PRIORITY_RULES_DW8,SERDES0:BRIDGE_1:PRIORITY_RULES_DW7,SERDES0:BRIDGE_1:PRIORITY_RULES_DW6,SERDES0:BRIDGE_1:PRIORITY_RULES_DW5,SERDES0:BRIDGE_1:PRIORITY_RULES_DW4,SERDES0:BRIDGE_1:PRIORITY_RULES_DW3,SERDES0:BRIDGE_1:PRIORITY_RULES_DW2,SERDES0:BRIDGE_1:PRIORITY_RULES_DW11,SERDES0:BRIDGE_1:PRIORITY_RULES_DW10,SERDES0:BRIDGE_1:PRIORITY_RULES_DW1,SERDES0:BRIDGE_1:PRIORITY_RULES_DW0,SERDES0:BRIDGE_1:PM_CONF_DW2,SERDES0:BRIDGE_1:PM_CONF_DW1,SERDES0:BRIDGE_1:PM_CONF_DW0,SERDES0:BRIDGE_1:PL_WAKECLKREQ,SERDES0:BRIDGE_1:PL_TX_LANEIF_0,SERDES0:BRIDGE_1:PL_RX_LANEIF_0,SERDES0:BRIDGE_1:PHY_COMMON_INTERFACE,SERDES0:BRIDGE_1:PCIE_VC_CRED_DW1,SERDES0:BRIDGE_1:PCIE_VC_CRED_DW0,SERDES0:BRIDGE_1:PCIE_SRIOV_DW7,SERDES0:BRIDGE_1:PCIE_SRIOV_DW6,SERDES0:BRIDGE_1:PCIE_SRIOV_DW5,SERDES0:BRIDGE_1:PCIE_SRIOV_DW4,SERDES0:BRIDGE_1:PCIE_SRIOV_DW3,SERDES0:BRIDGE_1:PCIE_SRIOV_DW2,SERDES0:BRIDGE_1:PCIE_SRIOV_DW1,SERDES0:BRIDGE_1:PCIE_SRIOV_DW0,SERDES0:BRIDGE_1:PCIE_PIPE_DW1,SERDES0:BRIDGE_1:PCIE_PIPE_DW0,SERDES0:BRIDGE_1:PCIE_PEX_SPC2,SERDES0:BRIDGE_1:PCIE_PEX_SPC,SERDES0:BRIDGE_1:PCIE_PEX_SLOT,SERDES0:BRIDGE_1:PCIE_PEX_ROOT_VC,SERDES0:BRIDGE_1:PCIE_PEX_NFTS,SERDES0:BRIDGE_1:PCIE_PEX_LINK,SERDES0:BRIDGE_1:PCIE_PEX_L1SS,SERDES0:BRIDGE_1:PCIE_PEX_DEV2,SERDES0:BRIDGE_1:PCIE_PEX_DEV_LINK_SPC2,SERDES0:BRIDGE_1:PCIE_PEX_DEV,SERDES0:BRIDGE_1:PCIE_PCI_LPM,SERDES0:BRIDGE_1:PCIE_PCI_IRQ_DW2,SERDES0:BRIDGE_1:PCIE_PCI_IRQ_DW1,SERDES0:BRIDGE_1:PCIE_PCI_IRQ_DW0,SERDES0:BRIDGE_1:PCIE_PCI_IOV_DW1,SERDES0:BRIDGE_1:PCIE_PCI_IOV_DW0,SERDES0:BRIDGE_1:PCIE_PCI_IDS_DW2,SERDES0:BRIDGE_1:PCIE_PCI_IDS_DW1,SERDES0:BRIDGE_1:PCIE_PCI_IDS_DW0,SERDES0:BRIDGE_1:PCIE_IF_CONF,SERDES0:BRIDGE_1:PCIE_EQ_PRESET_DW7,SERDES0:BRIDGE_1:PCIE_EQ_PRESET_DW6,SERDES0:BRIDGE_1:PCIE_EQ_PRESET_DW5,SERDES0:BRIDGE_1:PCIE_EQ_PRESET_DW4,SERDES0:BRIDGE_1:PCIE_EQ_PRESET_DW3,SERDES0:BRIDGE_1:PCIE_EQ_PRESET_DW2,SERDES0:BRIDGE_1:PCIE_EQ_PRESET_DW1,SERDES0:BRIDGE_1:PCIE_EQ_PRESET_DW0,SERDES0:BRIDGE_1:PCIE_CFGNUM,SERDES0:BRIDGE_1:PCIE_CFGCTRL,SERDES0:BRIDGE_1:PCIE_BASIC_STATUS,SERDES0:BRIDGE_1:PCIE_BASIC_CONF,SERDES0:BRIDGE_1:PCIE_BAR_WIN,SERDES0:BRIDGE_1:PCIE_BAR_45_DW1,SERDES0:BRIDGE_1:PCIE_BAR_45_DW0,SERDES0:BRIDGE_1:PCIE_BAR_45,SERDES0:BRIDGE_1:PCIE_BAR_23_DW1,SERDES0:BRIDGE_1:PCIE_BAR_23_DW0,SERDES0:BRIDGE_1:PCIE_BAR_23,SERDES0:BRIDGE_1:PCIE_BAR_01_DW1,SERDES0:BRIDGE_1:PCIE_BAR_01_DW0,SERDES0:BRIDGE_1:PCIE_BAR_01,SERDES0:BRIDGE_1:PCIE_AXI_MASTER_ATR_CFG2,SERDES0:BRIDGE_1:PCIE_AXI_MASTER_ATR_CFG1,SERDES0:BRIDGE_1:PCIE_AXI_MASTER_ATR_CFG0,SERDES0:BRIDGE_1:PCICONF_PCI_IDS_OVERRIDE,SERDES0:BRIDGE_1:PCICONF_PCI_IDS_95_64,SERDES0:BRIDGE_1:PCICONF_PCI_IDS_63_32,SERDES0:BRIDGE_1:PCICONF_PCI_IDS_31_0,SERDES0:BRIDGE_1:P2A_TC_QOS_CONV,SERDES0:BRIDGE_1:P2A_NC_BASE_ADDR_DW1,SERDES0:BRIDGE_1:P2A_NC_BASE_ADDR_DW0,SERDES0:BRIDGE_1:P2A_ATTR_CACHE_CONV,SERDES0:BRIDGE_1:LTSSM_STATE,SERDES0:BRIDGE_1:LTR_VALUES,SERDES0:BRIDGE_1:ISTATUS_PM,SERDES0:BRIDGE_1:ISTATUS_P_ADT_WIN1,SERDES0:BRIDGE_1:ISTATUS_P_ADT_WIN0,SERDES0:BRIDGE_1:ISTATUS_MSI,SERDES0:BRIDGE_1:ISTATUS_LOCAL,SERDES0:BRIDGE_1:ISTATUS_HOST,SERDES0:BRIDGE_1:ISTATUS_DMA1,SERDES0:BRIDGE_1:ISTATUS_DMA0,SERDES0:BRIDGE_1:ISTATUS_A_ADT_SLV3,SERDES0:BRIDGE_1:ISTATUS_A_ADT_SLV2,SERDES0:BRIDGE_1:ISTATUS_A_ADT_SLV1,SERDES0:BRIDGE_1:ISTATUS_A_ADT_SLV0,SERDES0:BRIDGE_1:IMSI_ADDR,SERDES0:BRIDGE_1:IMASK_LOCAL,SERDES0:BRIDGE_1:IMASK_HOST,SERDES0:BRIDGE_1:ICMD_PM,SERDES0:BRIDGE_1:GEN_SETTINGS,SERDES0:BRIDGE_1:ECC_ERR_LOC,SERDES0:BRIDGE_1:ECC_CONTROL,SERDES0:BRIDGE_1:DMA1_STATUS,SERDES0:BRIDGE_1:DMA1_SRCADDR_UDW,SERDES0:BRIDGE_1:DMA1_SRCADDR_LDW,SERDES0:BRIDGE_1:DMA1_SRC_PARAM,SERDES0:BRIDGE_1:DMA1_SHARE_ACCESS,SERDES0:BRIDGE_1:DMA1_PRC_LENGTH,SERDES0:BRIDGE_1:DMA1_LENGTH,SERDES0:BRIDGE_1:DMA1_DESTPARAM,SERDES0:BRIDGE_1:DMA1_DESTADDR_UDW,SERDES0:BRIDGE_1:DMA1_DESTADDR_LDW,SERDES0:BRIDGE_1:DMA1_CONTROL,SERDES0:BRIDGE_1:DMA0_STATUS,SERDES0:BRIDGE_1:DMA0_SRCADDR_UDW,SERDES0:BRIDGE_1:DMA0_SRCADDR_LDW,SERDES0:BRIDGE_1:DMA0_SRC_PARAM,SERDES0:BRIDGE_1:DMA0_SHARE_ACCESS,SERDES0:BRIDGE_1:DMA0_PRC_LENGTH,SERDES0:BRIDGE_1:DMA0_LENGTH,SERDES0:BRIDGE_1:DMA0_DESTPARAM,SERDES0:BRIDGE_1:DMA0_DESTADDR_UDW,SERDES0:BRIDGE_1:DMA0_DESTADDR_LDW,SERDES0:BRIDGE_1:DMA0_CONTROL,SERDES0:BRIDGE_1:DEV_CONTROL,SERDES0:BRIDGE_1:DED_ERROR_INT_MASK,SERDES0:BRIDGE_1:DED_ERROR_INT,SERDES0:BRIDGE_1:DED_ERROR_EVENT_CNT,SERDES0:BRIDGE_1:DEBUG_SEL,SERDES0:BRIDGE_1:CLOCK_CONTROL,SERDES0:BRIDGE_1:BRIDGE_VER,SERDES0:BRIDGE_1:BRIDGE_IMPL_IF,SERDES0:BRIDGE_1:BRIDGE_BUS,SERDES0:BRIDGE_1:AXI_SLVL_CONF,SERDES0:BRIDGE_1:AXI_SLV0_CONF,SERDES0:BRIDGE_1:AXI_SLAVE_PCIE_ATR_CFG2,SERDES0:BRIDGE_1:AXI_SLAVE_PCIE_ATR_CFG1,SERDES0:BRIDGE_1:AXI_SLAVE_PCIE_ATR_CFG0,SERDES0:BRIDGE_1:AXI_MST0_CONF,SERDES0:BRIDGE_1:ATS_PRI_REPORT,SERDES0:BRIDGE_1:ATR5_PCIE_WIN0_TRSL_PARAM,SERDES0:BRIDGE_1:ATR5_PCIE_WIN0_TRSL_MASK_DW1,SERDES0:BRIDGE_1:ATR5_PCIE_WIN0_TRSL_MASK_DW0,SERDES0:BRIDGE_1:ATR5_PCIE_WIN0_TRSL_ADDR_UDW,SERDES0:BRIDGE_1:ATR5_PCIE_WIN0_TRSL_ADDR_LSB,SERDES0:BRIDGE_1:ATR5_PCIE_WIN0_SRCADDR_PARAM,SERDES0:BRIDGE_1:ATR5_PCIE_WIN0_SRC_ADDR,SERDES0:BRIDGE_1:ATR5_AXI4_SLV0_TRSL_PARAM,SERDES0:BRIDGE_1:ATR5_AXI4_SLV0_TRSL_MASK_DW1,SERDES0:BRIDGE_1:ATR5_AXI4_SLV0_TRSL_MASK_DW0,SERDES0:BRIDGE_1:ATR5_AXI4_SLV0_TRSL_ADDR_UDW,SERDES0:BRIDGE_1:ATR5_AXI4_SLV0_TRSL_ADDR_LSB,SERDES0:BRIDGE_1:ATR5_AXI4_SLV0_SRCADDR_PARAM,SERDES0:BRIDGE_1:ATR5_AXI4_SLV0_SRC_ADDR,SERDES0:BRIDGE_1:ATR4_PCIE_WIN0_TRSL_PARAM,SERDES0:BRIDGE_1:ATR4_PCIE_WIN0_TRSL_MASK_DW1,SERDES0:BRIDGE_1:ATR4_PCIE_WIN0_TRSL_MASK_DW0,SERDES0:BRIDGE_1:ATR4_PCIE_WIN0_TRSL_ADDR_UDW,SERDES0:BRIDGE_1:ATR4_PCIE_WIN0_TRSL_ADDR_LSB,SERDES0:BRIDGE_1:ATR4_PCIE_WIN0_SRCADDR_PARAM,SERDES0:BRIDGE_1:ATR4_PCIE_WIN0_SRC_ADDR,SERDES0:BRIDGE_1:ATR4_AXI4_SLV0_TRSL_PARAM,SERDES0:BRIDGE_1:ATR4_AXI4_SLV0_TRSL_MASK_DW1,SERDES0:BRIDGE_1:ATR4_AXI4_SLV0_TRSL_MASK_DW0,SERDES0:BRIDGE_1:ATR4_AXI4_SLV0_TRSL_ADDR_UDW,SERDES0:BRIDGE_1:ATR4_AXI4_SLV0_TRSL_ADDR_LSB,SERDES0:BRIDGE_1:ATR4_AXI4_SLV0_SRCADDR_PARAM,SERDES0:BRIDGE_1:ATR4_AXI4_SLV0_SRC_ADDR,SERDES0:BRIDGE_1:ATR3_PCIE_WIN0_TRSL_PARAM,SERDES0:BRIDGE_1:ATR3_PCIE_WIN0_TRSL_MASK_DW1,SERDES0:BRIDGE_1:ATR3_PCIE_WIN0_TRSL_MASK_DW0,SERDES0:BRIDGE_1:ATR3_PCIE_WIN0_TRSL_ADDR_UDW,SERDES0:BRIDGE_1:ATR3_PCIE_WIN0_TRSL_ADDR_LSB,SERDES0:BRIDGE_1:ATR3_PCIE_WIN0_SRCADDR_PARAM,SERDES0:BRIDGE_1:ATR3_PCIE_WIN0_SRC_ADDR,SERDES0:BRIDGE_1:ATR3_AXI4_SLV0_TRSL_PARAM,SERDES0:BRIDGE_1:ATR3_AXI4_SLV0_TRSL_MASK_DW1,SERDES0:BRIDGE_1:ATR3_AXI4_SLV0_TRSL_MASK_DW0,SERDES0:BRIDGE_1:ATR3_AXI4_SLV0_TRSL_ADDR_UDW,SERDES0:BRIDGE_1:ATR3_AXI4_SLV0_TRSL_ADDR_LSB,SERDES0:BRIDGE_1:ATR3_AXI4_SLV0_SRCADDR_PARAM,SERDES0:BRIDGE_1:ATR3_AXI4_SLV0_SRC_ADDR,SERDES0:BRIDGE_1:ATR2_PCIE_WIN0_TRSL_PARAM,SERDES0:BRIDGE_1:ATR2_PCIE_WIN0_TRSL_MASK_DW1,SERDES0:BRIDGE_1:ATR2_PCIE_WIN0_TRSL_MASK_DW0,SERDES0:BRIDGE_1:ATR2_PCIE_WIN0_TRSL_ADDR_UDW,SERDES0:BRIDGE_1:ATR2_PCIE_WIN0_TRSL_ADDR_LSB,SERDES0:BRIDGE_1:ATR2_PCIE_WIN0_SRCADDR_PARAM,SERDES0:BRIDGE_1:ATR2_PCIE_WIN0_SRC_ADDR,SERDES0:BRIDGE_1:ATR2_AXI4_SLV0_TRSL_PARAM,SERDES0:BRIDGE_1:ATR2_AXI4_SLV0_TRSL_MASK_DW1,SERDES0:BRIDGE_1:ATR2_AXI4_SLV0_TRSL_MASK_DW0,SERDES0:BRIDGE_1:ATR2_AXI4_SLV0_TRSL_ADDR_UDW,SERDES0:BRIDGE_1:ATR2_AXI4_SLV0_TRSL_ADDR_LSB,SERDES0:BRIDGE_1:ATR2_AXI4_SLV0_SRCADDR_PARAM,SERDES0:BRIDGE_1:ATR2_AXI4_SLV0_SRC_ADDR,SERDES0:BRIDGE_1:ATR1_PCIE_WIN0_TRSL_PARAM,SERDES0:BRIDGE_1:ATR1_PCIE_WIN0_TRSL_MASK_DW1,SERDES0:BRIDGE_1:ATR1_PCIE_WIN0_TRSL_MASK_DW0,SERDES0:BRIDGE_1:ATR1_PCIE_WIN0_TRSL_ADDR_UDW,SERDES0:BRIDGE_1:ATR1_PCIE_WIN0_TRSL_ADDR_LSB,SERDES0:BRIDGE_1:ATR1_PCIE_WIN0_SRCADDR_PARAM,SERDES0:BRIDGE_1:ATR1_PCIE_WIN0_SRC_ADDR,SERDES0:BRIDGE_1:ATR1_AXI4_SLV0_TRSL_PARAM,SERDES0:BRIDGE_1:ATR1_AXI4_SLV0_TRSL_MASK_DW1,SERDES0:BRIDGE_1:ATR1_AXI4_SLV0_TRSL_MASK_DW0,SERDES0:BRIDGE_1:ATR1_AXI4_SLV0_TRSL_ADDR_UDW,SERDES0:BRIDGE_1:ATR1_AXI4_SLV0_TRSL_ADDR_LSB,SERDES0:BRIDGE_1:ATR1_AXI4_SLV0_SRCADDR_PARAM,SERDES0:BRIDGE_1:ATR1_AXI4_SLV0_SRC_ADDR,SERDES0:BRIDGE_1:ATR0_PCIE_WIN0_TRSL_PARAM,SERDES0:BRIDGE_1:ATR0_PCIE_WIN0_TRSL_MASK_DW1,SERDES0:BRIDGE_1:ATR0_PCIE_WIN0_TRSL_MASK_DW0,SERDES0:BRIDGE_1:ATR0_PCIE_WIN0_TRSL_ADDR_UDW,SERDES0:BRIDGE_1:ATR0_PCIE_WIN0_TRSL_ADDR_LSB,SERDES0:BRIDGE_1:ATR0_PCIE_WIN0_SRCADDR_PARAM,SERDES0:BRIDGE_1:ATR0_PCIE_WIN0_SRC_ADDR,SERDES0:BRIDGE_1:ATR0_AXI4_SLV0_TRSL_PARAM,SERDES0:BRIDGE_1:ATR0_AXI4_SLV0_TRSL_MASK_DW1,SERDES0:BRIDGE_1:ATR0_AXI4_SLV0_TRSL_MASK_DW0,SERDES0:BRIDGE_1:ATR0_AXI4_SLV0_TRSL_ADDR_UDW,SERDES0:BRIDGE_1:ATR0_AXI4_SLV0_TRSL_ADDR_LSB,SERDES0:BRIDGE_1:ATR0_AXI4_SLV0_SRCADDR_PARAM,SERDES0:BRIDGE_1:ATR0_AXI4_SLV0_SRC_ADDR,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW9,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW8,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW7,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW6,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW5,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW4,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW3,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW2,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW15,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW14,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW13,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW12,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW11,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW10,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW1,SERDES0:BRIDGE_1:ARBITRATION_RULES_DW0} 

# Read the registers associated with PCIe instance in the design .

xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW10} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW11} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW12} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW13} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW14} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW15} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW4} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW5} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW6} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW7} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW8} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ARBITRATION_RULES_DW9} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR0_AXI4_SLV0_SRCADDR_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR0_AXI4_SLV0_SRC_ADDR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR0_AXI4_SLV0_TRSL_ADDR_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR0_AXI4_SLV0_TRSL_ADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR0_AXI4_SLV0_TRSL_MASK_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR0_AXI4_SLV0_TRSL_MASK_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR0_AXI4_SLV0_TRSL_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR0_PCIE_WIN0_SRCADDR_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR0_PCIE_WIN0_SRC_ADDR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR0_PCIE_WIN0_TRSL_ADDR_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR0_PCIE_WIN0_TRSL_ADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR0_PCIE_WIN0_TRSL_MASK_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR0_PCIE_WIN0_TRSL_MASK_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR0_PCIE_WIN0_TRSL_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR1_AXI4_SLV0_SRCADDR_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR1_AXI4_SLV0_SRC_ADDR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR1_AXI4_SLV0_TRSL_ADDR_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR1_AXI4_SLV0_TRSL_ADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR1_AXI4_SLV0_TRSL_MASK_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR1_AXI4_SLV0_TRSL_MASK_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR1_AXI4_SLV0_TRSL_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR1_PCIE_WIN0_SRCADDR_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR1_PCIE_WIN0_SRC_ADDR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR1_PCIE_WIN0_TRSL_ADDR_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR1_PCIE_WIN0_TRSL_ADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR1_PCIE_WIN0_TRSL_MASK_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR1_PCIE_WIN0_TRSL_MASK_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR1_PCIE_WIN0_TRSL_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR2_AXI4_SLV0_SRCADDR_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR2_AXI4_SLV0_SRC_ADDR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR2_AXI4_SLV0_TRSL_ADDR_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR2_AXI4_SLV0_TRSL_ADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR2_AXI4_SLV0_TRSL_MASK_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR2_AXI4_SLV0_TRSL_MASK_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR2_AXI4_SLV0_TRSL_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR2_PCIE_WIN0_SRCADDR_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR2_PCIE_WIN0_SRC_ADDR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR2_PCIE_WIN0_TRSL_ADDR_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR2_PCIE_WIN0_TRSL_ADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR2_PCIE_WIN0_TRSL_MASK_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR2_PCIE_WIN0_TRSL_MASK_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR2_PCIE_WIN0_TRSL_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR3_AXI4_SLV0_SRCADDR_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR3_AXI4_SLV0_SRC_ADDR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR3_AXI4_SLV0_TRSL_ADDR_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR3_AXI4_SLV0_TRSL_ADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR3_AXI4_SLV0_TRSL_MASK_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR3_AXI4_SLV0_TRSL_MASK_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR3_AXI4_SLV0_TRSL_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR3_PCIE_WIN0_SRCADDR_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR3_PCIE_WIN0_SRC_ADDR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR3_PCIE_WIN0_TRSL_ADDR_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR3_PCIE_WIN0_TRSL_ADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR3_PCIE_WIN0_TRSL_MASK_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR3_PCIE_WIN0_TRSL_MASK_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR3_PCIE_WIN0_TRSL_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR4_AXI4_SLV0_SRCADDR_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR4_AXI4_SLV0_SRC_ADDR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR4_AXI4_SLV0_TRSL_ADDR_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR4_AXI4_SLV0_TRSL_ADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR4_AXI4_SLV0_TRSL_MASK_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR4_AXI4_SLV0_TRSL_MASK_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR4_AXI4_SLV0_TRSL_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR4_PCIE_WIN0_SRCADDR_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR4_PCIE_WIN0_SRC_ADDR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR4_PCIE_WIN0_TRSL_ADDR_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR4_PCIE_WIN0_TRSL_ADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR4_PCIE_WIN0_TRSL_MASK_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR4_PCIE_WIN0_TRSL_MASK_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR4_PCIE_WIN0_TRSL_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR5_AXI4_SLV0_SRCADDR_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR5_AXI4_SLV0_SRC_ADDR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR5_AXI4_SLV0_TRSL_ADDR_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR5_AXI4_SLV0_TRSL_ADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR5_AXI4_SLV0_TRSL_MASK_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR5_AXI4_SLV0_TRSL_MASK_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR5_AXI4_SLV0_TRSL_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR5_PCIE_WIN0_SRCADDR_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR5_PCIE_WIN0_SRC_ADDR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR5_PCIE_WIN0_TRSL_ADDR_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR5_PCIE_WIN0_TRSL_ADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR5_PCIE_WIN0_TRSL_MASK_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR5_PCIE_WIN0_TRSL_MASK_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATR5_PCIE_WIN0_TRSL_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ATS_PRI_REPORT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_AXI_MST0_CONF} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_AXI_SLAVE_PCIE_ATR_CFG0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_AXI_SLAVE_PCIE_ATR_CFG1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_AXI_SLAVE_PCIE_ATR_CFG2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_AXI_SLV0_CONF} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_AXI_SLVL_CONF} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_BRIDGE_BUS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_BRIDGE_IMPL_IF} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_BRIDGE_VER} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_CLOCK_CONTROL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DEBUG_SEL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DED_ERROR_EVENT_CNT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DED_ERROR_INT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DED_ERROR_INT_MASK} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DEV_CONTROL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA0_CONTROL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA0_DESTADDR_LDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA0_DESTADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA0_DESTPARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA0_LENGTH} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA0_PRC_LENGTH} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA0_SHARE_ACCESS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA0_SRCADDR_LDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA0_SRCADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA0_SRC_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA0_STATUS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA1_CONTROL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA1_DESTADDR_LDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA1_DESTADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA1_DESTPARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA1_LENGTH} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA1_PRC_LENGTH} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA1_SHARE_ACCESS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA1_SRCADDR_LDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA1_SRCADDR_UDW} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA1_SRC_PARAM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_DMA1_STATUS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ECC_CONTROL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ECC_ERR_LOC} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_GEN_SETTINGS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ICMD_PM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_IMASK_HOST} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_IMASK_LOCAL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_IMSI_ADDR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ISTATUS_A_ADT_SLV0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ISTATUS_A_ADT_SLV1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ISTATUS_A_ADT_SLV2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ISTATUS_A_ADT_SLV3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ISTATUS_DMA0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ISTATUS_DMA1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ISTATUS_HOST} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ISTATUS_LOCAL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ISTATUS_MSI} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ISTATUS_PM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ISTATUS_P_ADT_WIN0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ISTATUS_P_ADT_WIN1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_LTR_VALUES} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_LTSSM_STATE} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_P2A_ATTR_CACHE_CONV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_P2A_NC_BASE_ADDR_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_P2A_NC_BASE_ADDR_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_P2A_TC_QOS_CONV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCICONF_PCI_IDS_31_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCICONF_PCI_IDS_63_32} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCICONF_PCI_IDS_95_64} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCICONF_PCI_IDS_OVERRIDE} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_AXI_MASTER_ATR_CFG0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_AXI_MASTER_ATR_CFG1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_AXI_MASTER_ATR_CFG2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_BAR_01} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_BAR_01_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_BAR_01_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_BAR_23} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_BAR_23_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_BAR_23_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_BAR_45} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_BAR_45_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_BAR_45_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_BAR_WIN} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_BASIC_CONF} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_BASIC_STATUS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_CFGCTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_CFGNUM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_EQ_PRESET_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_EQ_PRESET_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_EQ_PRESET_DW2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_EQ_PRESET_DW3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_EQ_PRESET_DW4} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_EQ_PRESET_DW5} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_EQ_PRESET_DW6} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_EQ_PRESET_DW7} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_IF_CONF} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PCI_IDS_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PCI_IDS_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PCI_IDS_DW2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PCI_IOV_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PCI_IOV_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PCI_IRQ_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PCI_IRQ_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PCI_IRQ_DW2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PCI_LPM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PEX_DEV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PEX_DEV2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PEX_DEV_LINK_SPC2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PEX_L1SS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PEX_LINK} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PEX_NFTS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PEX_ROOT_VC} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PEX_SLOT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PEX_SPC} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PEX_SPC2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PIPE_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_PIPE_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_SRIOV_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_SRIOV_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_SRIOV_DW2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_SRIOV_DW3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_SRIOV_DW4} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_SRIOV_DW5} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_SRIOV_DW6} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_SRIOV_DW7} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_VC_CRED_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PCIE_VC_CRED_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PHY_COMMON_INTERFACE} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PL_RX_LANEIF_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PL_TX_LANEIF_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PL_WAKECLKREQ} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PM_CONF_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PM_CONF_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PM_CONF_DW2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PRIORITY_RULES_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PRIORITY_RULES_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PRIORITY_RULES_DW10} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PRIORITY_RULES_DW11} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PRIORITY_RULES_DW2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PRIORITY_RULES_DW3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PRIORITY_RULES_DW4} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PRIORITY_RULES_DW5} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PRIORITY_RULES_DW6} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PRIORITY_RULES_DW7} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PRIORITY_RULES_DW8} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_PRIORITY_RULES_DW9} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_RAM_MARGIN_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_RAM_MARGIN_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_RAM_POWER_CONTROL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_RESETS_ENCOUNTERED} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_RESETS_ENCOUNTERED_MASK} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW10} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW11} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW12} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW13} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW14} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW15} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW4} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW5} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW6} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW7} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW8} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_R_DW9} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW10} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW11} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW12} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW13} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW14} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW15} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW4} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW5} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW6} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW7} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW8} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_ROUTING_RULES_W_DW9} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_SEC_ERROR_EVENT_CNT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_SEC_ERROR_INT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_SEC_ERROR_INT_MASK} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_SOFT_RESET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_SOFT_RESET_CTLR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_SOFT_RESET_DEBUG_INFO} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTB_BUS_OUT_127_96} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTB_BUS_OUT_159_128} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTB_BUS_OUT_191_160} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTB_BUS_OUT_223_192} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTB_BUS_OUT_255_224} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTB_BUS_OUT_31_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTB_BUS_OUT_63_32} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTB_BUS_OUT_95_64} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTC_BUS_OUT_127_96} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTC_BUS_OUT_159_128} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTC_BUS_OUT_191_160} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTC_BUS_OUT_223_192} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTC_BUS_OUT_255_224} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTC_BUS_OUT_287_256} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTC_BUS_OUT_31_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTC_BUS_OUT_351_320} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTC_BUS_OUT_415_384} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTC_BUS_OUT_447_416} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TESTC_BUS_OUT_63_32} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TEST_BUS_IN_31_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {BRIDGE_1_TEST_BUS_IN_63_32} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {GPSS_MAIN_SOFT_RESET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SPARE} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {L64_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {L64_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {L64_R10} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {L64_R2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {L64_R3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {L64_R4} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {L64_R5} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {L64_R6} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {L64_R7} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {L64_R8} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {L64_R9} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {L8_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {LCLK_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {LCLK_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {LFWF_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {LNTV_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {LOVR_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {LPIP_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {LRST_OPT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {LRST_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {MSTR_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {OOB_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {OOB_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {OOB_R2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {OOB_R3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {PMA_CTRL_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {PMA_CTRL_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {PMA_CTRL_R2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {PCS_SOFT_RESET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_CDR_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_CDR_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_CDR_CTRL_3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_CLK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFEEM_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFEEM_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFEEM_CTRL_3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFE_CAL_BYPASS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFE_CAL_CMD} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFE_CAL_CTRL_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFE_CAL_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFE_CAL_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFE_CAL_EYE_DATA} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFE_CAL_FLAG} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFE_CAL_OS_MON} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFE_CAL_ST_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFE_CAL_ST_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFE_CDRH0_MON} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFE_COEFF_MON_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFE_COEFF_MON_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFE_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_DFE_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_EM_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_EM_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_IN_TERM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_PCIE1_2_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_PKDET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_RSTPD} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_RTL_EM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_RTL_ERR_CHK} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_RTL_LOCK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_SATA1_2_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_SATA3_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {DES_TEST_BUS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SERDES_RTL_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_CLK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_DRV_BYP} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_DRV_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_DRV_CTRL_M0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_DRV_CTRL_M1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_DRV_CTRL_M2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_DRV_CTRL_M3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_DRV_CTRL_M4} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_DRV_CTRL_M5} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_DRV_CTRL_SEL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_DRV_DATA_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_RSTPD} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_RXDET_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_RXDET_OUT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_STATIC_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_STATIC_MSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_TERM_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SER_TEST_BUS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {PMA_SOFT_RESET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {L64_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {L64_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {L64_R10} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {L64_R2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {L64_R3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {L64_R4} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {L64_R5} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {L64_R6} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {L64_R7} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {L64_R8} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {L64_R9} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {L8_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {LCLK_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {LCLK_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {LFWF_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {LNTV_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {LOVR_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {LPIP_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {LRST_OPT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {LRST_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {MSTR_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {OOB_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {OOB_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {OOB_R2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {OOB_R3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {PMA_CTRL_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {PMA_CTRL_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {PMA_CTRL_R2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {PCS_SOFT_RESET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_CDR_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_CDR_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_CDR_CTRL_3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_CLK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFEEM_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFEEM_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFEEM_CTRL_3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFE_CAL_BYPASS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFE_CAL_CMD} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFE_CAL_CTRL_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFE_CAL_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFE_CAL_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFE_CAL_EYE_DATA} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFE_CAL_FLAG} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFE_CAL_OS_MON} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFE_CAL_ST_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFE_CAL_ST_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFE_CDRH0_MON} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFE_COEFF_MON_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFE_COEFF_MON_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFE_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_DFE_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_EM_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_EM_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_IN_TERM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_PCIE1_2_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_PKDET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_RSTPD} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_RTL_EM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_RTL_ERR_CHK} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_RTL_LOCK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_SATA1_2_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_SATA3_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {DES_TEST_BUS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SERDES_RTL_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_CLK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_DRV_BYP} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_DRV_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_DRV_CTRL_M0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_DRV_CTRL_M1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_DRV_CTRL_M2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_DRV_CTRL_M3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_DRV_CTRL_M4} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_DRV_CTRL_M5} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_DRV_CTRL_SEL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_DRV_DATA_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_RSTPD} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_RXDET_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_RXDET_OUT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_STATIC_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_STATIC_MSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_TERM_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {SER_TEST_BUS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE1} -reg_name {PMA_SOFT_RESET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {L64_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {L64_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {L64_R10} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {L64_R2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {L64_R3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {L64_R4} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {L64_R5} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {L64_R6} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {L64_R7} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {L64_R8} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {L64_R9} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {L8_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {LCLK_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {LCLK_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {LFWF_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {LNTV_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {LOVR_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {LPIP_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {LRST_OPT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {LRST_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {MSTR_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {OOB_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {OOB_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {OOB_R2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {OOB_R3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PMA_CTRL_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PMA_CTRL_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PMA_CTRL_R2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCS_SOFT_RESET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_CDR_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_CDR_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_CDR_CTRL_3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_CLK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFEEM_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFEEM_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFEEM_CTRL_3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFE_CAL_BYPASS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFE_CAL_CMD} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFE_CAL_CTRL_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFE_CAL_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFE_CAL_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFE_CAL_EYE_DATA} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFE_CAL_FLAG} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFE_CAL_OS_MON} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFE_CAL_ST_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFE_CAL_ST_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFE_CDRH0_MON} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFE_COEFF_MON_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFE_COEFF_MON_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFE_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_DFE_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_EM_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_EM_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_IN_TERM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_PCIE1_2_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_PKDET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_RSTPD} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_RTL_EM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_RTL_ERR_CHK} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_RTL_LOCK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_SATA1_2_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_SATA3_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {DES_TEST_BUS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SERDES_RTL_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_CLK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_DRV_BYP} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_DRV_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_DRV_CTRL_M0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_DRV_CTRL_M1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_DRV_CTRL_M2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_DRV_CTRL_M3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_DRV_CTRL_M4} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_DRV_CTRL_M5} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_DRV_CTRL_SEL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_DRV_DATA_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_RSTPD} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_RXDET_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_RXDET_OUT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_STATIC_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_STATIC_MSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_TERM_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {SER_TEST_BUS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PMA_SOFT_RESET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {L64_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {L64_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {L64_R10} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {L64_R2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {L64_R3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {L64_R4} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {L64_R5} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {L64_R6} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {L64_R7} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {L64_R8} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {L64_R9} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {L8_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {LCLK_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {LCLK_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {LFWF_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {LNTV_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {LOVR_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {LPIP_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {LRST_OPT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {LRST_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {MSTR_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {OOB_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {OOB_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {OOB_R2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {OOB_R3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {PMA_CTRL_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {PMA_CTRL_R1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {PMA_CTRL_R2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {PCS_SOFT_RESET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_CDR_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_CDR_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_CDR_CTRL_3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_CLK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFEEM_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFEEM_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFEEM_CTRL_3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFE_CAL_BYPASS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFE_CAL_CMD} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFE_CAL_CTRL_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFE_CAL_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFE_CAL_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFE_CAL_EYE_DATA} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFE_CAL_FLAG} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFE_CAL_OS_MON} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFE_CAL_ST_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFE_CAL_ST_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFE_CDRH0_MON} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFE_COEFF_MON_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFE_COEFF_MON_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFE_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_DFE_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_EM_CTRL_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_EM_CTRL_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_IN_TERM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_PCIE1_2_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_PKDET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_RSTPD} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_RTL_EM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_RTL_ERR_CHK} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_RTL_LOCK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_SATA1_2_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_SATA3_RXPLL_DIV} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {DES_TEST_BUS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SERDES_RTL_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_CLK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_DRV_BYP} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_DRV_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_DRV_CTRL_M0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_DRV_CTRL_M1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_DRV_CTRL_M2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_DRV_CTRL_M3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_DRV_CTRL_M4} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_DRV_CTRL_M5} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_DRV_CTRL_SEL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_DRV_DATA_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_RSTPD} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_RXDET_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_RXDET_OUT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_STATIC_LSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_STATIC_MSB} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_TERM_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {SER_TEST_BUS} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE3} -reg_name {PMA_SOFT_RESET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {MAIN_CLK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {MAIN_DLL_CTRL0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {MAIN_DLL_CTRL1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {MAIN_DLL_STAT0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {MAIN_DLL_STAT1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {MAIN_DLL_STAT2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {MAIN_EXT_PIPE_CLK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {MAIN_INT_PIPE_CLK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {MAIN_MAJOR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {MAIN_OVRLY} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {MAIN_QMUX_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {MAIN_SOFT_RESET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {MAIN_SPARE} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {MAIN_TEST_DLL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_AXI_SLAVE_PCIE_ATR_CFG0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_AXI_SLAVE_PCIE_ATR_CFG1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_AXI_SLAVE_PCIE_ATR_CFG2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_CLOCK_CONTROL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_DEBUG_SEL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_DED_ERROR_EVENT_CNT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_DED_ERROR_INT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_DED_ERROR_INT_MASK} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_DEV_CONTROL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_ECC_CONTROL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_ECC_ERR_LOC} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_LTSSM_STATE} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PCICONF_PCI_IDS_31_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PCICONF_PCI_IDS_63_32} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PCICONF_PCI_IDS_95_64} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PCICONF_PCI_IDS_OVERRIDE} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PCIE_AXI_MASTER_ATR_CFG0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PCIE_AXI_MASTER_ATR_CFG1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PCIE_AXI_MASTER_ATR_CFG2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PCIE_BAR_01} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PCIE_BAR_23} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PCIE_BAR_45} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PCIE_BAR_WIN} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PCIE_EVENT_INT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PCIE_PEX_DEV_LINK_SPC2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PCIE_PEX_SPC} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PHY_COMMON_INTERFACE} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PL_RX_LANEIF_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PL_TX_LANEIF_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_PL_WAKECLKREQ} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_RAM_MARGIN_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_RAM_MARGIN_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_RAM_POWER_CONTROL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_SEC_ERROR_EVENT_CNT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_SEC_ERROR_INT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_SEC_ERROR_INT_MASK} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_SOFT_RESET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_SOFT_RESET_CTLR} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_SOFT_RESET_DEBUG_INFO} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_SPARE} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_TEST_BUS_IN_31_0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE2} -reg_name {PCIE_CTRL_1_TEST_BUS_IN_63_32} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {GSSCLK_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {QDBG_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {QRST_R0} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {PCSCMN_SOFT_RESET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SERDES_RTERM} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SERDES_RTT} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {SERDES_SSMOD} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {PMA_CMN_SOFT_RESET} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_CLKBUF} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_CLK_SEL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_CTRL} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_DIV_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_DIV_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_JA_1} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_JA_10} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_JA_2} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_JA_3} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_JA_4} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_JA_5} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_JA_6} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_JA_7} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_JA_8} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_JA_9} 
xcvr_read_register -inst_name {PCIe_EP_0/PCIex4_0/LANE0} -reg_name {TXPLL_JA_RST} 
