#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\Tools\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\Tools\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\Tools\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\Tools\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\Tools\iverilog\lib\ivl\va_math.vpi";
S_0000011f20584380 .scope module, "board" "board" 2 3;
 .timescale 0 0;
v0000011f20615790_0 .var "clk", 0 0;
v0000011f20615830_0 .net "dram_addr", 31 0, L_0000011f205a8c10;  1 drivers
v0000011f20615b50_0 .net "dram_data_in", 31 0, v0000011f205b3900_0;  1 drivers
v0000011f20615bf0_0 .net "dram_data_out", 31 0, L_0000011f205a90e0;  1 drivers
v0000011f20615d30_0 .net "dram_read", 0 0, L_0000011f205a8a50;  1 drivers
v0000011f20617480_0 .net "dram_write", 0 0, L_0000011f205a89e0;  1 drivers
v0000011f20616f80_0 .net "instruction", 31 0, L_0000011f205a8ac0;  1 drivers
v0000011f20616760_0 .net "pc", 31 0, v0000011f20615c90_0;  1 drivers
v0000011f20617020_0 .var "reset", 0 0;
S_0000011f205a2800 .scope module, "dram1" "dram" 2 47, 3 1 0, S_0000011f20584380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "dram_read";
    .port_info 2 /INPUT 1 "dram_write";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data";
v0000011f205b3040_0 .net "address", 31 0, L_0000011f205a8c10;  alias, 1 drivers
v0000011f205b3360_0 .net "dram_read", 0 0, L_0000011f205a8a50;  alias, 1 drivers
v0000011f205b3a40_0 .net "dram_write", 0 0, L_0000011f205a89e0;  alias, 1 drivers
v0000011f205b3860 .array "memory", 0 32, 31 0;
v0000011f205b3900_0 .var "read_data", 31 0;
v0000011f205b30e0_0 .net "write_data", 31 0, L_0000011f205a90e0;  alias, 1 drivers
v0000011f205b3860_0 .array/port v0000011f205b3860, 0;
v0000011f205b3860_1 .array/port v0000011f205b3860, 1;
E_0000011f205b1830/0 .event anyedge, v0000011f205b3360_0, v0000011f205b3040_0, v0000011f205b3860_0, v0000011f205b3860_1;
v0000011f205b3860_2 .array/port v0000011f205b3860, 2;
v0000011f205b3860_3 .array/port v0000011f205b3860, 3;
v0000011f205b3860_4 .array/port v0000011f205b3860, 4;
v0000011f205b3860_5 .array/port v0000011f205b3860, 5;
E_0000011f205b1830/1 .event anyedge, v0000011f205b3860_2, v0000011f205b3860_3, v0000011f205b3860_4, v0000011f205b3860_5;
v0000011f205b3860_6 .array/port v0000011f205b3860, 6;
v0000011f205b3860_7 .array/port v0000011f205b3860, 7;
v0000011f205b3860_8 .array/port v0000011f205b3860, 8;
v0000011f205b3860_9 .array/port v0000011f205b3860, 9;
E_0000011f205b1830/2 .event anyedge, v0000011f205b3860_6, v0000011f205b3860_7, v0000011f205b3860_8, v0000011f205b3860_9;
v0000011f205b3860_10 .array/port v0000011f205b3860, 10;
v0000011f205b3860_11 .array/port v0000011f205b3860, 11;
v0000011f205b3860_12 .array/port v0000011f205b3860, 12;
v0000011f205b3860_13 .array/port v0000011f205b3860, 13;
E_0000011f205b1830/3 .event anyedge, v0000011f205b3860_10, v0000011f205b3860_11, v0000011f205b3860_12, v0000011f205b3860_13;
v0000011f205b3860_14 .array/port v0000011f205b3860, 14;
v0000011f205b3860_15 .array/port v0000011f205b3860, 15;
v0000011f205b3860_16 .array/port v0000011f205b3860, 16;
v0000011f205b3860_17 .array/port v0000011f205b3860, 17;
E_0000011f205b1830/4 .event anyedge, v0000011f205b3860_14, v0000011f205b3860_15, v0000011f205b3860_16, v0000011f205b3860_17;
v0000011f205b3860_18 .array/port v0000011f205b3860, 18;
v0000011f205b3860_19 .array/port v0000011f205b3860, 19;
v0000011f205b3860_20 .array/port v0000011f205b3860, 20;
v0000011f205b3860_21 .array/port v0000011f205b3860, 21;
E_0000011f205b1830/5 .event anyedge, v0000011f205b3860_18, v0000011f205b3860_19, v0000011f205b3860_20, v0000011f205b3860_21;
v0000011f205b3860_22 .array/port v0000011f205b3860, 22;
v0000011f205b3860_23 .array/port v0000011f205b3860, 23;
v0000011f205b3860_24 .array/port v0000011f205b3860, 24;
v0000011f205b3860_25 .array/port v0000011f205b3860, 25;
E_0000011f205b1830/6 .event anyedge, v0000011f205b3860_22, v0000011f205b3860_23, v0000011f205b3860_24, v0000011f205b3860_25;
v0000011f205b3860_26 .array/port v0000011f205b3860, 26;
v0000011f205b3860_27 .array/port v0000011f205b3860, 27;
v0000011f205b3860_28 .array/port v0000011f205b3860, 28;
v0000011f205b3860_29 .array/port v0000011f205b3860, 29;
E_0000011f205b1830/7 .event anyedge, v0000011f205b3860_26, v0000011f205b3860_27, v0000011f205b3860_28, v0000011f205b3860_29;
v0000011f205b3860_30 .array/port v0000011f205b3860, 30;
v0000011f205b3860_31 .array/port v0000011f205b3860, 31;
v0000011f205b3860_32 .array/port v0000011f205b3860, 32;
E_0000011f205b1830/8 .event anyedge, v0000011f205b3860_30, v0000011f205b3860_31, v0000011f205b3860_32, v0000011f205b3a40_0;
E_0000011f205b1830/9 .event anyedge, v0000011f205b30e0_0;
E_0000011f205b1830 .event/or E_0000011f205b1830/0, E_0000011f205b1830/1, E_0000011f205b1830/2, E_0000011f205b1830/3, E_0000011f205b1830/4, E_0000011f205b1830/5, E_0000011f205b1830/6, E_0000011f205b1830/7, E_0000011f205b1830/8, E_0000011f205b1830/9;
S_0000011f205a2ac0 .scope module, "iram1" "iram" 2 45, 4 1 0, S_0000011f20584380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0000011f205a8ac0 .functor BUFZ 32, L_0000011f20617ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000011f205b3220_0 .net *"_ivl_0", 31 0, L_0000011f20617ca0;  1 drivers
v0000011f205b3540_0 .net "address", 31 0, v0000011f20615c90_0;  alias, 1 drivers
v0000011f205b3400_0 .net "instruction", 31 0, L_0000011f205a8ac0;  alias, 1 drivers
v0000011f205b32c0 .array "memory", 0 32, 31 0;
L_0000011f20617ca0 .array/port v0000011f205b32c0, v0000011f20615c90_0;
S_0000011f2059d7f0 .scope module, "riscv1" "riscv" 2 38, 5 1 0, S_0000011f20584380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "iram_addr";
    .port_info 3 /INPUT 32 "iram_data";
    .port_info 4 /OUTPUT 1 "dram_read";
    .port_info 5 /OUTPUT 1 "dram_write";
    .port_info 6 /OUTPUT 32 "dram_addr";
    .port_info 7 /OUTPUT 32 "dram_data_out";
    .port_info 8 /INPUT 32 "dram_data_in";
L_0000011f205a8580 .functor BUFZ 32, L_0000011f205a8ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000011f205a8c10 .functor BUFZ 32, v0000011f205b3ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000011f205a90e0 .functor BUFZ 32, L_0000011f20617840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000011f205a89e0 .functor BUFZ 1, v0000011f20614250_0, C4<0>, C4<0>, C4<0>;
L_0000011f205a8a50 .functor BUFZ 1, v0000011f20615dd0_0, C4<0>, C4<0>, C4<0>;
L_0000011f20640088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011f20614930_0 .net *"_ivl_11", 1 0, L_0000011f20640088;  1 drivers
v0000011f20614bb0_0 .net *"_ivl_13", 11 0, L_0000011f20616bc0;  1 drivers
v0000011f206144d0_0 .net *"_ivl_14", 31 0, L_0000011f20617e80;  1 drivers
L_0000011f206400d0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011f20615f10_0 .net *"_ivl_17", 19 0, L_0000011f206400d0;  1 drivers
v0000011f20614610_0 .net *"_ivl_18", 31 0, L_0000011f20616120;  1 drivers
v0000011f20614cf0_0 .net *"_ivl_21", 4 0, L_0000011f20616a80;  1 drivers
v0000011f20614f70_0 .net *"_ivl_22", 6 0, L_0000011f20617f20;  1 drivers
L_0000011f20640118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011f206146b0_0 .net *"_ivl_25", 1 0, L_0000011f20640118;  1 drivers
v0000011f20614390_0 .net *"_ivl_30", 31 0, L_0000011f20617840;  1 drivers
v0000011f206155b0_0 .net *"_ivl_33", 4 0, L_0000011f20617520;  1 drivers
v0000011f20614d90_0 .net *"_ivl_34", 6 0, L_0000011f20616260;  1 drivers
L_0000011f20640160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011f20615330_0 .net *"_ivl_37", 1 0, L_0000011f20640160;  1 drivers
v0000011f20615010_0 .net *"_ivl_7", 4 0, L_0000011f20617160;  1 drivers
v0000011f206150b0_0 .net *"_ivl_8", 6 0, L_0000011f20617200;  1 drivers
v0000011f20615970_0 .net "alu_ctr", 5 0, v0000011f205b3e00_0;  1 drivers
v0000011f20614e30_0 .net "alu_result", 31 0, v0000011f205b3ae0_0;  1 drivers
v0000011f20615a10_0 .net "alusrc", 0 0, v0000011f205b3f40_0;  1 drivers
v0000011f20614570_0 .net "branch", 0 0, v0000011f20614c50_0;  1 drivers
v0000011f20614070_0 .net "clk", 0 0, v0000011f20615790_0;  1 drivers
v0000011f20614750_0 .net "dram_addr", 31 0, L_0000011f205a8c10;  alias, 1 drivers
v0000011f206141b0_0 .net "dram_data_in", 31 0, v0000011f205b3900_0;  alias, 1 drivers
v0000011f206153d0_0 .net "dram_data_out", 31 0, L_0000011f205a90e0;  alias, 1 drivers
v0000011f20614ed0_0 .net "dram_read", 0 0, L_0000011f205a8a50;  alias, 1 drivers
v0000011f20614110_0 .net "dram_write", 0 0, L_0000011f205a89e0;  alias, 1 drivers
v0000011f20614430_0 .net "instruction", 31 0, L_0000011f205a8580;  1 drivers
v0000011f20615150_0 .net "iram_addr", 31 0, v0000011f20615c90_0;  alias, 1 drivers
v0000011f206147f0_0 .net "iram_data", 31 0, L_0000011f205a8ac0;  alias, 1 drivers
v0000011f20615290_0 .net "memread", 0 0, v0000011f20615dd0_0;  1 drivers
v0000011f20614890_0 .net "memtoreg", 0 0, v0000011f206158d0_0;  1 drivers
v0000011f206151f0_0 .net "memwrite", 0 0, v0000011f20614250_0;  1 drivers
v0000011f20615c90_0 .var "pc", 31 0;
v0000011f20615650 .array "registers", 31 0, 31 0;
v0000011f20615470_0 .net "regwrite", 0 0, v0000011f20615ab0_0;  1 drivers
v0000011f206142f0_0 .net "reset", 0 0, v0000011f20617020_0;  1 drivers
v0000011f20615510_0 .var "temp", 7 0;
v0000011f206156f0_0 .net "zero", 0 0, v0000011f205b3cc0_0;  1 drivers
E_0000011f205b17b0 .event posedge, v0000011f20614070_0;
L_0000011f206170c0 .array/port v0000011f20615650, L_0000011f20617200;
L_0000011f20617160 .part L_0000011f205a8580, 15, 5;
L_0000011f20617200 .concat [ 5 2 0 0], L_0000011f20617160, L_0000011f20640088;
L_0000011f20616bc0 .part L_0000011f205a8580, 20, 12;
L_0000011f20617e80 .concat [ 12 20 0 0], L_0000011f20616bc0, L_0000011f206400d0;
L_0000011f20616120 .array/port v0000011f20615650, L_0000011f20617f20;
L_0000011f20616a80 .part L_0000011f205a8580, 20, 5;
L_0000011f20617f20 .concat [ 5 2 0 0], L_0000011f20616a80, L_0000011f20640118;
L_0000011f20616080 .functor MUXZ 32, L_0000011f20616120, L_0000011f20617e80, v0000011f205b3f40_0, C4<>;
L_0000011f20617840 .array/port v0000011f20615650, L_0000011f20616260;
L_0000011f20617520 .part L_0000011f205a8580, 20, 5;
L_0000011f20616260 .concat [ 5 2 0 0], L_0000011f20617520, L_0000011f20640160;
S_0000011f2059d980 .scope module, "alu1" "alu" 5 54, 6 1 0, S_0000011f2059d7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 6 "alu_ctr";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 32 "alu_result";
v0000011f205b3d60_0 .net "alu_ctr", 5 0, v0000011f205b3e00_0;  alias, 1 drivers
v0000011f205b3ae0_0 .var "alu_result", 31 0;
v0000011f205b3b80_0 .net "data1", 31 0, L_0000011f206170c0;  1 drivers
v0000011f205b3ea0_0 .net "data2", 31 0, L_0000011f20616080;  1 drivers
v0000011f205b3c20_0 .net "instruction", 31 0, L_0000011f205a8580;  alias, 1 drivers
v0000011f205b3cc0_0 .var "zero", 0 0;
E_0000011f205b1870 .event anyedge, v0000011f205b3ae0_0;
E_0000011f205b18b0 .event anyedge, v0000011f205b3d60_0, v0000011f205b3b80_0, v0000011f205b3ea0_0, v0000011f205b3c20_0;
S_0000011f2058f190 .scope module, "decoder1" "decoder" 5 44, 7 1 0, S_0000011f2059d7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 6 "alu_ctr";
    .port_info 2 /OUTPUT 1 "alusrc";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "regwrite";
    .port_info 5 /OUTPUT 1 "memtoreg";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "memread";
v0000011f205b3e00_0 .var "alu_ctr", 5 0;
v0000011f205b3f40_0 .var "alusrc", 0 0;
v0000011f20614c50_0 .var "branch", 0 0;
v0000011f206149d0_0 .net "f3", 2 0, L_0000011f206161c0;  1 drivers
v0000011f20614a70_0 .net "f7", 6 0, L_0000011f20616440;  1 drivers
v0000011f20614b10_0 .net "instruction", 31 0, L_0000011f205a8580;  alias, 1 drivers
v0000011f20615dd0_0 .var "memread", 0 0;
v0000011f206158d0_0 .var "memtoreg", 0 0;
v0000011f20614250_0 .var "memwrite", 0 0;
v0000011f20615e70_0 .net "opcode", 6 0, L_0000011f206173e0;  1 drivers
v0000011f20615ab0_0 .var "regwrite", 0 0;
E_0000011f205b1130 .event anyedge, v0000011f20615e70_0, v0000011f20614a70_0, v0000011f206149d0_0;
L_0000011f206173e0 .part L_0000011f205a8580, 0, 7;
L_0000011f206161c0 .part L_0000011f205a8580, 12, 3;
L_0000011f20616440 .part L_0000011f205a8580, 25, 7;
    .scope S_0000011f2058f190;
T_0 ;
    %wait E_0000011f205b1130;
    %load/vec4 v0000011f20615e70_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f205b3f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f206158d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011f20615ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20614250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20614c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20615dd0_0, 0;
    %load/vec4 v0000011f20614a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0000011f206149d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000011f206149d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011f205b3f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f206158d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011f20615ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20614250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20614c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20615dd0_0, 0;
    %load/vec4 v0000011f206149d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %jmp T_0.26;
T_0.20 ;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.26;
T_0.21 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.26;
T_0.22 ;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.26;
T_0.23 ;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.26;
T_0.24 ;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.26;
T_0.25 ;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.26;
T_0.26 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011f205b3f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011f206158d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011f20615ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20614250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20614c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011f20615dd0_0, 0;
    %load/vec4 v0000011f206149d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %jmp T_0.28;
T_0.27 ;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.28;
T_0.28 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20615ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011f20614250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20614c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20615dd0_0, 0;
    %load/vec4 v0000011f206149d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %jmp T_0.30;
T_0.29 ;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.30;
T_0.30 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f205b3f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20615ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20614250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011f20614c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20615dd0_0, 0;
    %load/vec4 v0000011f206149d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %jmp T_0.32;
T_0.31 ;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.32;
T_0.32 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f206158d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011f20615ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20614250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20614c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20615dd0_0, 0;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v0000011f205b3e00_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000011f2059d980;
T_1 ;
    %wait E_0000011f205b18b0;
    %load/vec4 v0000011f205b3d60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %jmp T_1.18;
T_1.0 ;
    %load/vec4 v0000011f205b3b80_0;
    %load/vec4 v0000011f205b3ea0_0;
    %add;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.1 ;
    %load/vec4 v0000011f205b3b80_0;
    %load/vec4 v0000011f205b3ea0_0;
    %sub;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.2 ;
    %load/vec4 v0000011f205b3b80_0;
    %ix/getv 4, v0000011f205b3ea0_0;
    %shiftl 4;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.3 ;
    %load/vec4 v0000011f205b3b80_0;
    %ix/getv 4, v0000011f205b3ea0_0;
    %shiftr 4;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.4 ;
    %load/vec4 v0000011f205b3b80_0;
    %load/vec4 v0000011f205b3ea0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.5 ;
    %load/vec4 v0000011f205b3b80_0;
    %load/vec4 v0000011f205b3ea0_0;
    %xor;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.6 ;
    %load/vec4 v0000011f205b3b80_0;
    %load/vec4 v0000011f205b3ea0_0;
    %or;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.7 ;
    %load/vec4 v0000011f205b3b80_0;
    %load/vec4 v0000011f205b3ea0_0;
    %and;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.8 ;
    %load/vec4 v0000011f205b3b80_0;
    %load/vec4 v0000011f205b3ea0_0;
    %add;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.9 ;
    %load/vec4 v0000011f205b3b80_0;
    %load/vec4 v0000011f205b3ea0_0;
    %xor;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.10 ;
    %load/vec4 v0000011f205b3b80_0;
    %load/vec4 v0000011f205b3ea0_0;
    %or;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.11 ;
    %load/vec4 v0000011f205b3b80_0;
    %load/vec4 v0000011f205b3ea0_0;
    %and;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.12 ;
    %load/vec4 v0000011f205b3b80_0;
    %ix/getv 4, v0000011f205b3ea0_0;
    %shiftl 4;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.13 ;
    %load/vec4 v0000011f205b3b80_0;
    %ix/getv 4, v0000011f205b3ea0_0;
    %shiftr 4;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.14 ;
    %load/vec4 v0000011f205b3b80_0;
    %load/vec4 v0000011f205b3ea0_0;
    %add;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.15 ;
    %load/vec4 v0000011f205b3b80_0;
    %load/vec4 v0000011f205b3c20_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0000011f205b3c20_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %add;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.16 ;
    %load/vec4 v0000011f205b3b80_0;
    %load/vec4 v0000011f205b3ea0_0;
    %sub;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0000011f205b3c20_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0000011f205b3ae0_0, 0;
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000011f2059d980;
T_2 ;
    %wait E_0000011f205b1870;
    %load/vec4 v0000011f205b3ae0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f205b3cc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011f205b3cc0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000011f2059d7f0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000011f20615c90_0, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000011f20615510_0, 0, 8;
T_3.0 ;
    %load/vec4 v0000011f20615510_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0000011f20615510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011f20615650, 0, 4;
    %load/vec4 v0000011f20615510_0;
    %addi 1, 0, 8;
    %store/vec4 v0000011f20615510_0, 0, 8;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0000011f2059d7f0;
T_4 ;
    %wait E_0000011f205b17b0;
    %load/vec4 v0000011f206142f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000011f20615510_0, 0, 8;
T_4.2 ;
    %load/vec4 v0000011f20615510_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0000011f20615510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011f20615650, 0, 4;
    %load/vec4 v0000011f20615510_0;
    %addi 1, 0, 8;
    %store/vec4 v0000011f20615510_0, 0, 8;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000011f20615470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000011f20614890_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.6, 8;
    %load/vec4 v0000011f206141b0_0;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %load/vec4 v0000011f20614e30_0;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %load/vec4 v0000011f20614430_0;
    %parti/s 5, 7, 4;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011f20615650, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000011f2059d7f0;
T_5 ;
    %wait E_0000011f205b17b0;
    %load/vec4 v0000011f206142f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000011f20615c90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000011f20614570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0000011f206156f0_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000011f20615c90_0;
    %load/vec4 v0000011f20614430_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000011f20614430_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000011f20614430_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000011f20614430_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %add;
    %assign/vec4 v0000011f20615c90_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000011f20615c90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000011f20615c90_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000011f205a2ac0;
T_6 ;
    %pushi/vec4 3145875, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011f205b32c0, 0, 4;
    %pushi/vec4 1081651, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011f205b32c0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0000011f205a2800;
T_7 ;
    %wait E_0000011f205b1830;
    %load/vec4 v0000011f205b3360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0000011f205b3040_0;
    %load/vec4a v0000011f205b3860, 4;
    %assign/vec4 v0000011f205b3900_0, 0;
T_7.0 ;
    %load/vec4 v0000011f205b3a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000011f205b30e0_0;
    %ix/getv 3, v0000011f205b3040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011f205b3860, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000011f20584380;
T_8 ;
    %vpi_call 2 11 "$dumpfile", "build/wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000011f20584380 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011f20617020_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f20617020_0, 0;
    %delay 1000, 0;
    %vpi_call 2 17 "$stop" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000011f20584380;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011f20615790_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011f20615790_0, 0, 1;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "board.v";
    "dram.v";
    "iram.v";
    "riscv.v";
    "alu.v";
    "decoder.v";
