// Seed: 1940405034
module module_0 (
    input tri1 id_0
    , id_9, id_10,
    input supply1 id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri0 id_4,
    output tri id_5,
    output tri id_6,
    output supply0 id_7
);
  wire id_11, id_12;
  assign module_1.type_30 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input tri id_8,
    input uwire id_9,
    input uwire id_10,
    output wire id_11,
    output supply1 id_12,
    input supply1 id_13,
    output supply0 id_14,
    input supply0 id_15,
    input wor id_16,
    input wire id_17,
    output tri0 id_18,
    output wire id_19
);
  assign id_12 = id_7 - id_1;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_15,
      id_11,
      id_4,
      id_6,
      id_6,
      id_11
  );
  assign id_19 = 1;
  wire id_21;
endmodule
