Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: CORE_MS2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CORE_MS2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CORE_MS2"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : CORE_MS2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ816\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ816\CORE_MS2.vhd" into library work
Parsing entity <CORE_MS2>.
Parsing architecture <Behavioral> of entity <core_ms2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CORE_MS2> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CORE_MS2>.
    Related source file is "C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ816\CORE_MS2.vhd".
    Found 8-bit register for signal <Bout>.
    Found 4-bit register for signal <Cout>.
    Found 4-bit register for signal <MS2_STS>.
    Found 8-bit register for signal <Aout>.
    Found 8-bit 4-to-1 multiplexer for signal <MUXout> created at line 58.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CORE_MS2> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ816\ALU.vhd".
        N = 1
    Found 8-bit adder for signal <A[7]_GND_7_o_add_0_OUT> created at line 32.
    Found 8-bit adder for signal <A[7]_B[7]_add_1_OUT> created at line 33.
    Found 9-bit adder for signal <tmp> created at line 69.
    Found 8-bit subtractor for signal <GND_7_o_GND_7_o_sub_3_OUT<7:0>> created at line 34.
    Found 8-bit 16-to-1 multiplexer for signal <ALU_out> created at line 30.
    Found 8-bit comparator equal for signal <STS_out<2>> created at line 52
    Found 8-bit comparator greater for signal <STS_out<1>> created at line 57
    Found 8-bit comparator greater for signal <STS_out<0>> created at line 62
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit addsub                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 4
 4-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 3
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 14
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit addsub                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Comparators                                          : 3
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 14
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CORE_MS2> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CORE_MS2, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CORE_MS2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 145
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 9
#      LUT3                        : 9
#      LUT4                        : 17
#      LUT5                        : 26
#      LUT6                        : 42
#      MUXCY                       : 15
#      MUXF7                       : 14
#      XORCY                       : 8
# FlipFlops/Latches                : 24
#      FDRE                        : 24
# Clock Buffers                    : 4
#      BUFGP                       : 4
# IO Buffers                       : 42
#      IBUF                        : 30
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              20  out of  11440     0%  
 Number of Slice LUTs:                  107  out of   5720     1%  
    Number used as Logic:               107  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    115
   Number with an unused Flip Flop:      95  out of    115    82%  
   Number with an unused LUT:             8  out of    115     6%  
   Number of fully used LUT-FF pairs:    12  out of    115    10%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  46  out of    102    45%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
MS2_ms<3>                          | BUFGP                  | 8     |
MS2_ms<2>                          | BUFGP                  | 8     |
MS2_ms<1>                          | BUFGP                  | 4     |
MS2_ms<0>                          | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.736ns (Maximum Frequency: 267.644MHz)
   Minimum input arrival time before clock: 4.233ns
   Maximum output required time after clock: 6.924ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MS2_ms<3>'
  Clock period: 3.736ns (frequency: 267.644MHz)
  Total number of paths / destination ports: 195 / 8
-------------------------------------------------------------------------
Delay:               3.736ns (Levels of Logic = 4)
  Source:            Aout_1 (FF)
  Destination:       Aout_1 (FF)
  Source Clock:      MS2_ms<3> rising
  Destination Clock: MS2_ms<3> rising

  Data Path: Aout_1 to Aout_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.447   0.933  Aout_1 (Aout_1)
     LUT4:I3->O            5   0.205   0.819  U1/Mmux_ALU_out15_72 (U1/Mmux_ALU_out15_72)
     LUT6:I4->O            1   0.203   0.000  U1/S<3>11_SW2_G (N63)
     MUXF7:I1->O           1   0.140   0.684  U1/S<3>11_SW2 (N34)
     LUT5:I3->O            1   0.203   0.000  Mmux_MUXout21 (MUXout<1>)
     FDRE:D                    0.102          Aout_1
    ----------------------------------------
    Total                      3.736ns (1.300ns logic, 2.436ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MS2_ms<3>'
  Total number of paths / destination ports: 105 / 24
-------------------------------------------------------------------------
Offset:              4.233ns (Levels of Logic = 3)
  Source:            MS2_ms<8> (PAD)
  Destination:       Aout_1 (FF)
  Destination Clock: MS2_ms<3> rising

  Data Path: MS2_ms<8> to Aout_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  MS2_ms_8_IBUF (MS2_ms_8_IBUF)
     LUT3:I0->O            1   0.205   0.924  U1/S<3>71_SW0 (N8)
     LUT5:I0->O            1   0.203   0.000  Mmux_MUXout81 (MUXout<7>)
     FDRE:D                    0.102          Aout_7
    ----------------------------------------
    Total                      4.233ns (1.732ns logic, 2.501ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MS2_ms<2>'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.380ns (Levels of Logic = 2)
  Source:            MS2_ms<6> (PAD)
  Destination:       Bout_0 (FF)
  Destination Clock: MS2_ms<2> rising

  Data Path: MS2_ms<6> to Bout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.829  MS2_ms_6_IBUF (MS2_ms_6_IBUF)
     INV:I->O              8   0.206   0.802  MS2_ms<6>_inv1_INV_0 (MS2_ms<6>_inv)
     FDRE:CE                   0.322          Bout_0
    ----------------------------------------
    Total                      3.380ns (1.750ns logic, 1.630ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MS2_ms<1>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.147ns (Levels of Logic = 2)
  Source:            MS2_ms<5> (PAD)
  Destination:       Cout_0 (FF)
  Destination Clock: MS2_ms<1> rising

  Data Path: MS2_ms<5> to Cout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  MS2_ms_5_IBUF (MS2_ms_5_IBUF)
     INV:I->O              4   0.206   0.683  MS2_ms<5>_inv1_INV_0 (MS2_ms<5>_inv)
     FDRE:CE                   0.322          Cout_0
    ----------------------------------------
    Total                      3.147ns (1.750ns logic, 1.397ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MS2_ms<0>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.147ns (Levels of Logic = 2)
  Source:            MS2_ms<4> (PAD)
  Destination:       MS2_STS_0 (FF)
  Destination Clock: MS2_ms<0> rising

  Data Path: MS2_ms<4> to MS2_STS_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  MS2_ms_4_IBUF (MS2_ms_4_IBUF)
     INV:I->O              4   0.206   0.683  MS2_ms<4>_inv1_INV_0 (MS2_ms<4>_inv)
     FDRE:CE                   0.322          MS2_STS_0
    ----------------------------------------
    Total                      3.147ns (1.750ns logic, 1.397ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MS2_ms<1>'
  Total number of paths / destination ports: 152 / 8
-------------------------------------------------------------------------
Offset:              6.924ns (Levels of Logic = 11)
  Source:            Cout_1 (FF)
  Destination:       MS2_OUT<7> (PAD)
  Source Clock:      MS2_ms<1> rising

  Data Path: Cout_1 to MS2_OUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            33   0.447   1.410  Cout_1 (Cout_1)
     LUT2:I0->O            1   0.203   0.579  U1/Mmux_ALU_out3_rs_AS_inv2 (U1/Mmux_ALU_out3_rs_AS_inv)
     MUXCY:CI->O           1   0.019   0.000  U1/Mmux_ALU_out3_rs_cy<0> (U1/Mmux_ALU_out3_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mmux_ALU_out3_rs_cy<1> (U1/Mmux_ALU_out3_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mmux_ALU_out3_rs_cy<2> (U1/Mmux_ALU_out3_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mmux_ALU_out3_rs_cy<3> (U1/Mmux_ALU_out3_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mmux_ALU_out3_rs_cy<4> (U1/Mmux_ALU_out3_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mmux_ALU_out3_rs_cy<5> (U1/Mmux_ALU_out3_rs_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  U1/Mmux_ALU_out3_rs_cy<6> (U1/Mmux_ALU_out3_rs_cy<6>)
     XORCY:CI->O           2   0.180   0.617  U1/Mmux_ALU_out3_rs_xor<7> (U1/Mmux_ALU_out3_split<7>)
     LUT6:I5->O            1   0.205   0.579  U1/S<3>71 (MS2_OUT_7_OBUF)
     OBUF:I->O                 2.571          MS2_OUT_7_OBUF (MS2_OUT<7>)
    ----------------------------------------
    Total                      6.924ns (3.739ns logic, 3.185ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MS2_ms<2>'
  Total number of paths / destination ports: 52 / 8
-------------------------------------------------------------------------
Offset:              6.073ns (Levels of Logic = 10)
  Source:            Bout_1 (FF)
  Destination:       MS2_OUT<7> (PAD)
  Source Clock:      MS2_ms<2> rising

  Data Path: Bout_1 to MS2_OUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.447   1.002  Bout_1 (Bout_1)
     LUT4:I1->O            1   0.205   0.000  U1/Mmux_ALU_out3_rs_lut<1> (U1/Mmux_ALU_out3_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  U1/Mmux_ALU_out3_rs_cy<1> (U1/Mmux_ALU_out3_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mmux_ALU_out3_rs_cy<2> (U1/Mmux_ALU_out3_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mmux_ALU_out3_rs_cy<3> (U1/Mmux_ALU_out3_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mmux_ALU_out3_rs_cy<4> (U1/Mmux_ALU_out3_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mmux_ALU_out3_rs_cy<5> (U1/Mmux_ALU_out3_rs_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  U1/Mmux_ALU_out3_rs_cy<6> (U1/Mmux_ALU_out3_rs_cy<6>)
     XORCY:CI->O           2   0.180   0.617  U1/Mmux_ALU_out3_rs_xor<7> (U1/Mmux_ALU_out3_split<7>)
     LUT6:I5->O            1   0.205   0.579  U1/S<3>71 (MS2_OUT_7_OBUF)
     OBUF:I->O                 2.571          MS2_OUT_7_OBUF (MS2_OUT<7>)
    ----------------------------------------
    Total                      6.073ns (3.875ns logic, 2.198ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MS2_ms<3>'
  Total number of paths / destination ports: 111 / 8
-------------------------------------------------------------------------
Offset:              6.048ns (Levels of Logic = 3)
  Source:            Aout_1 (FF)
  Destination:       MS2_OUT<2> (PAD)
  Source Clock:      MS2_ms<3> rising

  Data Path: Aout_1 to MS2_OUT<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.447   1.161  Aout_1 (Aout_1)
     LUT5:I2->O            3   0.205   0.879  U1/Mmux_ALU_out15_82 (U1/Mmux_ALU_out15_82)
     LUT6:I3->O            1   0.205   0.579  U1/S<3>21 (MS2_OUT_2_OBUF)
     OBUF:I->O                 2.571          MS2_OUT_2_OBUF (MS2_OUT<2>)
    ----------------------------------------
    Total                      6.048ns (3.428ns logic, 2.620ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MS2_ms<0>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            MS2_STS_3 (FF)
  Destination:       MS2_STS<3> (PAD)
  Source Clock:      MS2_ms<0> rising

  Data Path: MS2_STS_3 to MS2_STS<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.579  MS2_STS_3 (MS2_STS_3)
     OBUF:I->O                 2.571          MS2_STS_3_OBUF (MS2_STS<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock MS2_ms<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MS2_ms<2>      |    4.656|         |         |         |
MS2_ms<3>      |    4.836|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MS2_ms<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MS2_ms<3>      |    1.481|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MS2_ms<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MS2_ms<3>      |    1.481|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MS2_ms<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MS2_ms<1>      |    4.354|         |         |         |
MS2_ms<2>      |    3.805|         |         |         |
MS2_ms<3>      |    3.736|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.98 secs
 
--> 

Total memory usage is 260888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

