# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Design Explorer: Shortcut to "C:\Users\nothi\source\repos\ECE541FinalProject\FinalProject.aws" workspace added.
acom -reorder -O3 -e 100 -work FinalProject -2008  $dsn/src/Common.vhd $dsn/src/IrisDataManager.vhd $dsn/src/FinalProject.vhd $dsn/MEGA/sqrt.vhd $dsn/src/Test/irisdatamanager_TB.vhd $dsn/src/Test/sqrt_TB.vhd $dsn/src/Test/finalproject_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Common.vhd
# Compile Package "Common"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/IrisDataManager.vhd
# Compile Entity "IrisDataManager"
# Compile Architecture "arch" of Entity "IrisDataManager"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/FinalProject.vhd
# Compile Entity "FinalProject"
# Compile Architecture "arch" of Entity "FinalProject"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/MEGA/sqrt.vhd
# Compile Entity "sqrt"
# Compile Architecture "SYN" of Entity "sqrt"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Test/irisdatamanager_TB.vhd
# Compile Entity "irisdatamanager_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "irisdatamanager_tb"
# Compile Configuration "TESTBENCH_FOR_irisdatamanager"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Test/sqrt_TB.vhd
# Compile Entity "sqrt_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sqrt_tb"
# Compile Configuration "TESTBENCH_FOR_sqrt"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Test/finalproject_TB.vhd
# Compile Entity "finalproject_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "finalproject_tb"
# Compile Configuration "TESTBENCH_FOR_finalproject"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_irisdatamanager
# Configuration => TESTBENCH_FOR_sqrt
# Configuration => TESTBENCH_FOR_finalproject
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/FinalProject.vhd
# Compile Architecture "arch" of Entity "FinalProject"
# Warning: ELAB1_0026: FinalProject.vhd : (54, 0): There is no default binding for component "embedded_soc". (No entity named "embedded_soc" was found).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/EuclideanDistance.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Entity "EuclideanDistance"
# Error: COMP96_0018: EuclideanDistance.vhd : (12, 2): Identifier expected.
# Compile Architecture "arch" of Entity "EuclideanDistance"
# Error: COMP96_0056: EuclideanDistance.vhd : (15, 1): Cannot find referenced entity declaration "EuclideanDistance".
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/EuclideanDistance.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Entity "EuclideanDistance"
# Compile Architecture "arch" of Entity "EuclideanDistance"
# Error: COMP96_0078: EuclideanDistance.vhd : (29, 12): Unknown identifier "CLOCK_50".
# Error: COMP96_0078: EuclideanDistance.vhd : (30, 15): Unknown identifier "SqrtRadical".
# Error: COMP96_0078: EuclideanDistance.vhd : (31, 11): Unknown identifier "SqrtResult".
# Error: COMP96_0078: EuclideanDistance.vhd : (32, 16): Unknown identifier "SqrtRemainder".
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/EuclideanDistance.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Entity "EuclideanDistance"
# Compile Architecture "arch" of Entity "EuclideanDistance"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -reorder -O3 -e 100 -work FinalProject -2008  $dsn/src/Common.vhd $dsn/src/IrisDataManager.vhd $dsn/src/FinalProject.vhd $dsn/src/EuclideanDistance.vhd $dsn/MEGA/sqrt.vhd $dsn/src/Test/irisdatamanager_TB.vhd $dsn/src/Test/sqrt_TB.vhd $dsn/src/Test/finalproject_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Common.vhd
# Compile Package "Common"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/IrisDataManager.vhd
# Compile Entity "IrisDataManager"
# Compile Architecture "arch" of Entity "IrisDataManager"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/FinalProject.vhd
# Compile Entity "FinalProject"
# Compile Architecture "arch" of Entity "FinalProject"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Entity "EuclideanDistance"
# Compile Architecture "arch" of Entity "EuclideanDistance"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/MEGA/sqrt.vhd
# Compile Entity "sqrt"
# Compile Architecture "SYN" of Entity "sqrt"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Test/irisdatamanager_TB.vhd
# Compile Entity "irisdatamanager_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "irisdatamanager_tb"
# Compile Configuration "TESTBENCH_FOR_irisdatamanager"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Test/sqrt_TB.vhd
# Compile Entity "sqrt_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sqrt_tb"
# Compile Configuration "TESTBENCH_FOR_sqrt"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Test/finalproject_TB.vhd
# Compile Entity "finalproject_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "finalproject_tb"
# Compile Configuration "TESTBENCH_FOR_finalproject"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_irisdatamanager
# Configuration => TESTBENCH_FOR_sqrt
# Configuration => TESTBENCH_FOR_finalproject
# Entity => EuclideanDistance
# Warning: ELAB1_0026: FinalProject.vhd : (47, 0): There is no default binding for component "embedded_soc". (No entity named "embedded_soc" was found).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/EuclideanDistance.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Entity "EuclideanDistance"
# Compile Architecture "arch" of Entity "EuclideanDistance"
# Error: COMP96_0617: EuclideanDistance.vhd : (37, 24): Assignment target incompatible with right side. Cannot convert 'INTEGER' to 'STD_ULOGIC'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/EuclideanDistance.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Entity "EuclideanDistance"
# Compile Architecture "arch" of Entity "EuclideanDistance"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 -L altera -L altera_lnsim -L altera_lnsim_ver -L altera_mf -L altera_mf_ver -L altera_ver -L arriaii -L arriaii_hssi -L arriaii_hssi_ver -L arriaii_pcie_hip -L arriaii_pcie_hip_ver -L arriaii_ver -L arriaiigz -L arriaiigz_hssi -L arriaiigz_hssi_ver -L arriaiigz_pcie_hip -L arriaiigz_pcie_hip_ver -L arriaiigz_ver -L arriav -L arriav_hssi_ver -L arriav_pcie_hip_ver -L arriav_ver -L arriavgz -L arriavgz_hssi -L arriavgz_hssi_ver -L arriavgz_pcie_hip -L arriavgz_pcie_hip_ver -L arriavgz_ver -L cyclone10lp -L cyclone10lp_ver -L cycloneiv -L cycloneiv_hssi -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L cycloneive -L cycloneive_ver -L cyclonev -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L cyclonev_ver -L fiftyfivenm -L fiftyfivenm_ver -L lpm -L lpm_ver -L maxii -L maxii_ver -L maxv -L maxv_ver -L sgate -L sgate_ver -L stratixiv -L stratixiv_hssi -L stratixiv_hssi_ver -L stratixiv_pcie_hip -L stratixiv_pcie_hip_ver -L stratixiv_ver -L stratixv -L stratixv_hssi -L stratixv_hssi_ver -L stratixv_pcie_hip -L stratixv_pcie_hip_ver -L stratixv_ver -L twentynm -L twentynm_hip -L twentynm_hip_ver -L twentynm_hssi -L twentynm_hssi_ver -L twentynm_ver -PL altera -PL altera_lnsim -PL altera_lnsim_ver -PL altera_mf -PL altera_mf_ver -PL altera_ver -PL arriaii -PL arriaii_hssi -PL arriaii_hssi_ver -PL arriaii_pcie_hip -PL arriaii_pcie_hip_ver -PL arriaii_ver -PL arriaiigz -PL arriaiigz_hssi -PL arriaiigz_hssi_ver -PL arriaiigz_pcie_hip -PL arriaiigz_pcie_hip_ver -PL arriaiigz_ver -PL arriav -PL arriav_hssi_ver -PL arriav_pcie_hip_ver -PL arriav_ver -PL arriavgz -PL arriavgz_hssi -PL arriavgz_hssi_ver -PL arriavgz_pcie_hip -PL arriavgz_pcie_hip_ver -PL arriavgz_ver -PL cyclone10lp -PL cyclone10lp_ver -PL cycloneiv -PL cycloneiv_hssi -PL cycloneiv_hssi_ver -PL cycloneiv_pcie_hip -PL cycloneiv_pcie_hip_ver -PL cycloneiv_ver -PL cycloneive -PL cycloneive_ver -PL cyclonev -PL cyclonev_hssi_ver -PL cyclonev_pcie_hip_ver -PL cyclonev_ver -PL fiftyfivenm -PL fiftyfivenm_ver -PL lpm -PL lpm_ver -PL maxii -PL maxii_ver -PL maxv -PL maxv_ver -PL sgate -PL sgate_ver -PL stratixiv -PL stratixiv_hssi -PL stratixiv_hssi_ver -PL stratixiv_pcie_hip -PL stratixiv_pcie_hip_ver -PL stratixiv_ver -PL stratixv -PL stratixv_hssi -PL stratixv_hssi_ver -PL stratixv_pcie_hip -PL stratixv_pcie_hip_ver -PL stratixv_ver -PL twentynm -PL twentynm_hip -PL twentynm_hip_ver -PL twentynm_hssi -PL twentynm_hssi_ver -PL twentynm_ver +access +r +m+irisdatamanager_tb irisdatamanager_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7221 kB (elbread=1280 elab2=5803 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\nothi\source\repos\ECE541FinalProject\FinalProject\src\wave.asdb
#  8:56 PM, Tuesday, April 27, 2021
#  Simulation has been initialized
# 8 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/wave.asdb'.
# wave -rec *
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/Test/euclideandistance_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Test/euclideandistance_TB.vhd
# Compile Entity "euclideandistance_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "euclideandistance_tb"
# Error: COMP96_0015: Test/euclideandistance_TB.vhd : (24, 39): ';' expected.
# Error: COMP96_0015: Test/euclideandistance_TB.vhd : (25, 35): ';' expected.
# Compile Configuration "TESTBENCH_FOR_euclideandistance"
# Error: COMP96_0209: Test/euclideandistance_TB.vhd : (47, 6): Unknown architecture name used in configuration declaration.
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/Test/euclideandistance_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Test/euclideandistance_TB.vhd
# Compile Entity "euclideandistance_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "euclideandistance_tb"
# Error: COMP96_0015: Test/euclideandistance_TB.vhd : (24, 39): ';' expected.
# Error: COMP96_0015: Test/euclideandistance_TB.vhd : (25, 35): ';' expected.
# Compile Configuration "TESTBENCH_FOR_euclideandistance"
# Error: COMP96_0209: Test/euclideandistance_TB.vhd : (47, 6): Unknown architecture name used in configuration declaration.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/Test/euclideandistance_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Test/euclideandistance_TB.vhd
# Compile Entity "euclideandistance_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "euclideandistance_tb"
# Compile Configuration "TESTBENCH_FOR_euclideandistance"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 -L altera -L altera_lnsim -L altera_lnsim_ver -L altera_mf -L altera_mf_ver -L altera_ver -L arriaii -L arriaii_hssi -L arriaii_hssi_ver -L arriaii_pcie_hip -L arriaii_pcie_hip_ver -L arriaii_ver -L arriaiigz -L arriaiigz_hssi -L arriaiigz_hssi_ver -L arriaiigz_pcie_hip -L arriaiigz_pcie_hip_ver -L arriaiigz_ver -L arriav -L arriav_hssi_ver -L arriav_pcie_hip_ver -L arriav_ver -L arriavgz -L arriavgz_hssi -L arriavgz_hssi_ver -L arriavgz_pcie_hip -L arriavgz_pcie_hip_ver -L arriavgz_ver -L cyclone10lp -L cyclone10lp_ver -L cycloneiv -L cycloneiv_hssi -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L cycloneive -L cycloneive_ver -L cyclonev -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L cyclonev_ver -L fiftyfivenm -L fiftyfivenm_ver -L lpm -L lpm_ver -L maxii -L maxii_ver -L maxv -L maxv_ver -L sgate -L sgate_ver -L stratixiv -L stratixiv_hssi -L stratixiv_hssi_ver -L stratixiv_pcie_hip -L stratixiv_pcie_hip_ver -L stratixiv_ver -L stratixv -L stratixv_hssi -L stratixv_hssi_ver -L stratixv_pcie_hip -L stratixv_pcie_hip_ver -L stratixv_ver -L twentynm -L twentynm_hip -L twentynm_hip_ver -L twentynm_hssi -L twentynm_hssi_ver -L twentynm_ver -PL altera -PL altera_lnsim -PL altera_lnsim_ver -PL altera_mf -PL altera_mf_ver -PL altera_ver -PL arriaii -PL arriaii_hssi -PL arriaii_hssi_ver -PL arriaii_pcie_hip -PL arriaii_pcie_hip_ver -PL arriaii_ver -PL arriaiigz -PL arriaiigz_hssi -PL arriaiigz_hssi_ver -PL arriaiigz_pcie_hip -PL arriaiigz_pcie_hip_ver -PL arriaiigz_ver -PL arriav -PL arriav_hssi_ver -PL arriav_pcie_hip_ver -PL arriav_ver -PL arriavgz -PL arriavgz_hssi -PL arriavgz_hssi_ver -PL arriavgz_pcie_hip -PL arriavgz_pcie_hip_ver -PL arriavgz_ver -PL cyclone10lp -PL cyclone10lp_ver -PL cycloneiv -PL cycloneiv_hssi -PL cycloneiv_hssi_ver -PL cycloneiv_pcie_hip -PL cycloneiv_pcie_hip_ver -PL cycloneiv_ver -PL cycloneive -PL cycloneive_ver -PL cyclonev -PL cyclonev_hssi_ver -PL cyclonev_pcie_hip_ver -PL cyclonev_ver -PL fiftyfivenm -PL fiftyfivenm_ver -PL lpm -PL lpm_ver -PL maxii -PL maxii_ver -PL maxv -PL maxv_ver -PL sgate -PL sgate_ver -PL stratixiv -PL stratixiv_hssi -PL stratixiv_hssi_ver -PL stratixiv_pcie_hip -PL stratixiv_pcie_hip_ver -PL stratixiv_ver -PL stratixv -PL stratixv_hssi -PL stratixv_hssi_ver -PL stratixv_pcie_hip -PL stratixv_pcie_hip_ver -PL stratixv_ver -PL twentynm -PL twentynm_hip -PL twentynm_hip_ver -PL twentynm_hssi -PL twentynm_hssi_ver -PL twentynm_ver +access +r +m+euclideandistance_tb euclideandistance_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6066 kB (elbread=1280 elab2=4648 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\nothi\source\repos\ECE541FinalProject\FinalProject\src\wave.asdb
#  8:56 PM, Tuesday, April 27, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/wave.asdb'.
# 10 signal(s) traced.
# wave -rec *
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/EuclideanDistance.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Entity "EuclideanDistance"
# Compile Architecture "arch" of Entity "EuclideanDistance"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# Error: File: 'C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/TestBench/euclideandistance_TB.vhd' included in synthesis not found.
acom -reorder -O3 -e 100 -work FinalProject -2008  $dsn/src/Common.vhd $dsn/src/IrisDataManager.vhd $dsn/src/FinalProject.vhd $dsn/src/EuclideanDistance.vhd $dsn/MEGA/sqrt.vhd $dsn/src/Test/euclideandistance_TB.vhd $dsn/src/Test/irisdatamanager_TB.vhd $dsn/src/Test/sqrt_TB.vhd $dsn/src/Test/finalproject_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Common.vhd
# Compile Package "Common"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/IrisDataManager.vhd
# Compile Entity "IrisDataManager"
# Compile Architecture "arch" of Entity "IrisDataManager"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/FinalProject.vhd
# Compile Entity "FinalProject"
# Compile Architecture "arch" of Entity "FinalProject"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Entity "EuclideanDistance"
# Compile Architecture "arch" of Entity "EuclideanDistance"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/MEGA/sqrt.vhd
# Compile Entity "sqrt"
# Compile Architecture "SYN" of Entity "sqrt"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Test/euclideandistance_TB.vhd
# Compile Entity "euclideandistance_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "euclideandistance_tb"
# Compile Configuration "TESTBENCH_FOR_euclideandistance"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Test/irisdatamanager_TB.vhd
# Compile Entity "irisdatamanager_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "irisdatamanager_tb"
# Compile Configuration "TESTBENCH_FOR_irisdatamanager"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Test/sqrt_TB.vhd
# Compile Entity "sqrt_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sqrt_tb"
# Compile Configuration "TESTBENCH_FOR_sqrt"
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/Test/finalproject_TB.vhd
# Compile Entity "finalproject_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "finalproject_tb"
# Compile Configuration "TESTBENCH_FOR_finalproject"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_euclideandistance
# Configuration => TESTBENCH_FOR_irisdatamanager
# Configuration => TESTBENCH_FOR_sqrt
# Configuration => TESTBENCH_FOR_finalproject
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Architecture "arch" of Entity "EuclideanDistance"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Waveform file 'C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/euclideandistance_tb.awc' connected to 'C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/euclideandistance_tb.asdb'.
# Adding file C:\Users\nothi\source\repos\ECE541FinalProject\FinalProject\src\euclideandistance_tb.asdb ... Done
# Adding file C:\Users\nothi\source\repos\ECE541FinalProject\FinalProject\src\euclideandistance_tb.awc ... Done
# KERNEL: Warning: KERNEL_0291 Signal '/euclideandistance_tb/CLK' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/euclideandistance_tb/Distance' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/euclideandistance_tb/TestData' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/euclideandistance_tb/TrainingData' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/euclideandistance_tb/UUT/CLK' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/euclideandistance_tb/UUT/Distance' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/euclideandistance_tb/UUT/EuclidDistance' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/euclideandistance_tb/UUT/EuclidDistanceArray' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/euclideandistance_tb/UUT/TestData' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/euclideandistance_tb/UUT/TrainingData' has already been traced.
# 0 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/wave.asdb'.
# wave -rec *
endsim
# VSIM: Simulation has finished.
asim -O5 -L altera -L altera_lnsim -L altera_lnsim_ver -L altera_mf -L altera_mf_ver -L altera_ver -L arriaii -L arriaii_hssi -L arriaii_hssi_ver -L arriaii_pcie_hip -L arriaii_pcie_hip_ver -L arriaii_ver -L arriaiigz -L arriaiigz_hssi -L arriaiigz_hssi_ver -L arriaiigz_pcie_hip -L arriaiigz_pcie_hip_ver -L arriaiigz_ver -L arriav -L arriav_hssi_ver -L arriav_pcie_hip_ver -L arriav_ver -L arriavgz -L arriavgz_hssi -L arriavgz_hssi_ver -L arriavgz_pcie_hip -L arriavgz_pcie_hip_ver -L arriavgz_ver -L cyclone10lp -L cyclone10lp_ver -L cycloneiv -L cycloneiv_hssi -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L cycloneive -L cycloneive_ver -L cyclonev -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L cyclonev_ver -L fiftyfivenm -L fiftyfivenm_ver -L lpm -L lpm_ver -L maxii -L maxii_ver -L maxv -L maxv_ver -L sgate -L sgate_ver -L stratixiv -L stratixiv_hssi -L stratixiv_hssi_ver -L stratixiv_pcie_hip -L stratixiv_pcie_hip_ver -L stratixiv_ver -L stratixv -L stratixv_hssi -L stratixv_hssi_ver -L stratixv_pcie_hip -L stratixv_pcie_hip_ver -L stratixv_ver -L twentynm -L twentynm_hip -L twentynm_hip_ver -L twentynm_hssi -L twentynm_hssi_ver -L twentynm_ver -PL altera -PL altera_lnsim -PL altera_lnsim_ver -PL altera_mf -PL altera_mf_ver -PL altera_ver -PL arriaii -PL arriaii_hssi -PL arriaii_hssi_ver -PL arriaii_pcie_hip -PL arriaii_pcie_hip_ver -PL arriaii_ver -PL arriaiigz -PL arriaiigz_hssi -PL arriaiigz_hssi_ver -PL arriaiigz_pcie_hip -PL arriaiigz_pcie_hip_ver -PL arriaiigz_ver -PL arriav -PL arriav_hssi_ver -PL arriav_pcie_hip_ver -PL arriav_ver -PL arriavgz -PL arriavgz_hssi -PL arriavgz_hssi_ver -PL arriavgz_pcie_hip -PL arriavgz_pcie_hip_ver -PL arriavgz_ver -PL cyclone10lp -PL cyclone10lp_ver -PL cycloneiv -PL cycloneiv_hssi -PL cycloneiv_hssi_ver -PL cycloneiv_pcie_hip -PL cycloneiv_pcie_hip_ver -PL cycloneiv_ver -PL cycloneive -PL cycloneive_ver -PL cyclonev -PL cyclonev_hssi_ver -PL cyclonev_pcie_hip_ver -PL cyclonev_ver -PL fiftyfivenm -PL fiftyfivenm_ver -PL lpm -PL lpm_ver -PL maxii -PL maxii_ver -PL maxv -PL maxv_ver -PL sgate -PL sgate_ver -PL stratixiv -PL stratixiv_hssi -PL stratixiv_hssi_ver -PL stratixiv_pcie_hip -PL stratixiv_pcie_hip_ver -PL stratixiv_ver -PL stratixv -PL stratixv_hssi -PL stratixv_hssi_ver -PL stratixv_pcie_hip -PL stratixv_pcie_hip_ver -PL stratixv_ver -PL twentynm -PL twentynm_hip -PL twentynm_hip_ver -PL twentynm_hssi -PL twentynm_hssi_ver -PL twentynm_ver +access +r +m+euclideandistance_tb euclideandistance_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7237 kB (elbread=1280 elab2=5818 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\nothi\source\repos\ECE541FinalProject\FinalProject\src\wave.asdb
#  9:05 PM, Tuesday, April 27, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/wave.asdb'.
# 28 signal(s) traced.
# wave -rec *
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/EuclideanDistance.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Entity "EuclideanDistance"
# Compile Architecture "arch" of Entity "EuclideanDistance"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/EuclideanDistance.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Entity "EuclideanDistance"
# Compile Architecture "arch" of Entity "EuclideanDistance"
# Error: COMP96_0019: EuclideanDistance.vhd : (45, 3): Keyword 'begin' expected.
# Error: COMP96_0019: EuclideanDistance.vhd : (46, 2): Keyword 'end' expected.
# Error: COMP96_0016: EuclideanDistance.vhd : (47, 3): Design unit declaration expected.
# Error: COMP96_0018: EuclideanDistance.vhd : (52, 17): Identifier expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/EuclideanDistance.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Entity "EuclideanDistance"
# Compile Architecture "arch" of Entity "EuclideanDistance"
# Error: COMP96_0019: EuclideanDistance.vhd : (47, 3): Keyword 'end' expected.
# Error: COMP96_0329: EuclideanDistance.vhd : (48, 3): Generate statement must have a label.
# Error: COMP96_0019: EuclideanDistance.vhd : (48, 19): Keyword 'generate' expected.
# Error: COMP96_0015: EuclideanDistance.vhd : (50, 7): ';' expected.
# Error: COMP96_0016: EuclideanDistance.vhd : (50, 11): Design unit declaration expected.
# Error: COMP96_0018: EuclideanDistance.vhd : (53, 17): Identifier expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/EuclideanDistance.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Entity "EuclideanDistance"
# Compile Architecture "arch" of Entity "EuclideanDistance"
# Error: COMP96_0077: EuclideanDistance.vhd : (47, 10): Undefined type of expression. Expected type 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0123: EuclideanDistance.vhd : (49, 4): Variable or constant cannot be the target of a signal assignment.
# Error: COMP96_0143: EuclideanDistance.vhd : (49, 4): Object "sum" cannot be written.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/EuclideanDistance.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Entity "EuclideanDistance"
# Compile Architecture "arch" of Entity "EuclideanDistance"
# Error: COMP96_0077: EuclideanDistance.vhd : (47, 10): Undefined type of expression. Expected type 'UNRESOLVED_UNSIGNED'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/EuclideanDistance.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Entity "EuclideanDistance"
# Compile Architecture "arch" of Entity "EuclideanDistance"
# Error: COMP96_0149: EuclideanDistance.vhd : (47, 19): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0367: EuclideanDistance.vhd : (47, 10): Improper array length (1). Expected length is 16.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work FinalProject -2008  $dsn/src/EuclideanDistance.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/EuclideanDistance.vhd
# Compile Entity "EuclideanDistance"
# Compile Architecture "arch" of Entity "EuclideanDistance"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# Waveform file 'untitled.awc' connected to 'C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/euclideandistance_tb.asdb'.
# Waveform file 'C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/euclideandistance_tb.awc' connected to 'C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/euclideandistance_tb.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 -L altera -L altera_lnsim -L altera_lnsim_ver -L altera_mf -L altera_mf_ver -L altera_ver -L arriaii -L arriaii_hssi -L arriaii_hssi_ver -L arriaii_pcie_hip -L arriaii_pcie_hip_ver -L arriaii_ver -L arriaiigz -L arriaiigz_hssi -L arriaiigz_hssi_ver -L arriaiigz_pcie_hip -L arriaiigz_pcie_hip_ver -L arriaiigz_ver -L arriav -L arriav_hssi_ver -L arriav_pcie_hip_ver -L arriav_ver -L arriavgz -L arriavgz_hssi -L arriavgz_hssi_ver -L arriavgz_pcie_hip -L arriavgz_pcie_hip_ver -L arriavgz_ver -L cyclone10lp -L cyclone10lp_ver -L cycloneiv -L cycloneiv_hssi -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L cycloneive -L cycloneive_ver -L cyclonev -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L cyclonev_ver -L fiftyfivenm -L fiftyfivenm_ver -L lpm -L lpm_ver -L maxii -L maxii_ver -L maxv -L maxv_ver -L sgate -L sgate_ver -L stratixiv -L stratixiv_hssi -L stratixiv_hssi_ver -L stratixiv_pcie_hip -L stratixiv_pcie_hip_ver -L stratixiv_ver -L stratixv -L stratixv_hssi -L stratixv_hssi_ver -L stratixv_pcie_hip -L stratixv_pcie_hip_ver -L stratixv_ver -L twentynm -L twentynm_hip -L twentynm_hip_ver -L twentynm_hssi -L twentynm_hssi_ver -L twentynm_ver -PL altera -PL altera_lnsim -PL altera_lnsim_ver -PL altera_mf -PL altera_mf_ver -PL altera_ver -PL arriaii -PL arriaii_hssi -PL arriaii_hssi_ver -PL arriaii_pcie_hip -PL arriaii_pcie_hip_ver -PL arriaii_ver -PL arriaiigz -PL arriaiigz_hssi -PL arriaiigz_hssi_ver -PL arriaiigz_pcie_hip -PL arriaiigz_pcie_hip_ver -PL arriaiigz_ver -PL arriav -PL arriav_hssi_ver -PL arriav_pcie_hip_ver -PL arriav_ver -PL arriavgz -PL arriavgz_hssi -PL arriavgz_hssi_ver -PL arriavgz_pcie_hip -PL arriavgz_pcie_hip_ver -PL arriavgz_ver -PL cyclone10lp -PL cyclone10lp_ver -PL cycloneiv -PL cycloneiv_hssi -PL cycloneiv_hssi_ver -PL cycloneiv_pcie_hip -PL cycloneiv_pcie_hip_ver -PL cycloneiv_ver -PL cycloneive -PL cycloneive_ver -PL cyclonev -PL cyclonev_hssi_ver -PL cyclonev_pcie_hip_ver -PL cyclonev_ver -PL fiftyfivenm -PL fiftyfivenm_ver -PL lpm -PL lpm_ver -PL maxii -PL maxii_ver -PL maxv -PL maxv_ver -PL sgate -PL sgate_ver -PL stratixiv -PL stratixiv_hssi -PL stratixiv_hssi_ver -PL stratixiv_pcie_hip -PL stratixiv_pcie_hip_ver -PL stratixiv_ver -PL stratixv -PL stratixv_hssi -PL stratixv_hssi_ver -PL stratixv_pcie_hip -PL stratixv_pcie_hip_ver -PL stratixv_ver -PL twentynm -PL twentynm_hip -PL twentynm_hip_ver -PL twentynm_hssi -PL twentynm_hssi_ver -PL twentynm_ver +access +r +m+euclideandistance_tb euclideandistance_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7237 kB (elbread=1280 elab2=5818 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\nothi\source\repos\ECE541FinalProject\FinalProject\src\wave.asdb
#  9:12 PM, Tuesday, April 27, 2021
#  Simulation has been initialized
# 28 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/nothi/source/repos/ECE541FinalProject/FinalProject/src/wave.asdb'.
# wave -rec *
run 100 ns
# KERNEL: stopped at time: 100 ns
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolut