// This program was cloned from: https://github.com/Yvan-xy/verilog-doc
// License: GNU General Public License v2.0

module top_module ( input a, input b, output out );
    mod_a ins(a,b,out);
endmodule

