TRACE::2020-02-16.11:00:51::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:51::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:51::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:53::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:00:53::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:53::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:00:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-16.11:00:55::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-02-16.11:00:55::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-02-16.11:00:55::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed"
		}]
}
TRACE::2020-02-16.11:00:55::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-02-16.11:00:55::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-16.11:00:55::SCWDomain:: Using the QEMU Data from install at  : /opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-16.11:00:55::SCWDomain:: Using the QEMU args  from install at  : /opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-16.11:00:55::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:55::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:55::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:55::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:00:55::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:55::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:00:55::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:55::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:55::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:55::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:00:55::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:55::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:00:55::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-02-16.11:00:55::SCWPlatform::Generating the sources  .
TRACE::2020-02-16.11:00:55::SCWBDomain::Generating boot domain sources.
TRACE::2020-02-16.11:00:55::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-02-16.11:00:55::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:55::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:55::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:55::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:00:55::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:55::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:00:55::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:00:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-16.11:00:55::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:00:55::SCWMssOS::mss does not exists at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:00:55::SCWMssOS::Creating sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:00:55::SCWMssOS::Adding the swdes entry, created swdb /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:00:55::SCWMssOS::updating the scw layer changes to swdes at   /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:00:55::SCWMssOS::Writing mss at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:00:55::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-16.11:00:55::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-16.11:00:55::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-16.11:00:55::SCWBDomain::Completed writing the mss file at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-16.11:00:59::SCWPlatform::Generating sources Done.
TRACE::2020-02-16.11:00:59::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:59::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:59::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:59::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:00:59::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:00:59::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:00:59::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:00:59::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-02-16.11:01:00::SCWMssOS::Could not open the swdb for /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-02-16.11:01:00::SCWMssOS::Could not open the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-02-16.11:01:00::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-16.11:01:00::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-16.11:01:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:01:00::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-16.11:01:00::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-16.11:01:00::SCWDomain:: Using the QEMU Data from install at  : /opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-16.11:01:00::SCWDomain:: Using the QEMU args  from install at  : /opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::mss does not exists at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::Creating sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::Adding the swdes entry, created swdb /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::updating the scw layer changes to swdes at   /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::Writing mss at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp
TRACE::2020-02-16.11:01:00::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-16.11:01:00::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"openamp_echo_test",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp
TRACE::2020-02-16.11:01:00::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-02-16.11:01:00::SCWPlatform::Started generating the artifacts platform zed
TRACE::2020-02-16.11:01:00::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-16.11:01:00::SCWPlatform::Started generating the artifacts for system configuration zed
LOG::2020-02-16.11:01:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-16.11:01:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-16.11:01:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-16.11:01:00::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-02-16.11:01:00::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-02-16.11:01:00::SCWSystem::Not a boot domain 
LOG::2020-02-16.11:01:00::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-02-16.11:01:00::SCWDomain::Generating domain artifcats
TRACE::2020-02-16.11:01:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-16.11:01:00::SCWMssOS::Copying the qemu file from  /opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/export/zed/sw/zed/qemu/
TRACE::2020-02-16.11:01:00::SCWMssOS::Copying the qemu file from  /opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/export/zed/sw/zed/freertos10_xilinx_domain/qemu/
TRACE::2020-02-16.11:01:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-16.11:01:00::SCWMssOS::Could not open the swdb for /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
KEYINFO::2020-02-16.11:01:00::SCWMssOS::Could not open the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss is not found

TRACE::2020-02-16.11:01:00::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-16.11:01:00::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:01:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:01:00::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp
TRACE::2020-02-16.11:01:00::SCWMssOS::Mss edits present, copying mssfile into export location /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-16.11:01:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-16.11:01:00::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2020-02-16.11:01:00::SCWMssOS::skipping the bsp build ... 
TRACE::2020-02-16.11:01:00::SCWMssOS::Copying to export directory.
TRACE::2020-02-16.11:01:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-16.11:01:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-02-16.11:01:00::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-02-16.11:01:00::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-02-16.11:01:00::SCWSystem::Completed Processing the sysconfig zed
LOG::2020-02-16.11:01:00::SCWPlatform::Completed generating the artifacts for system configuration zed
TRACE::2020-02-16.11:01:00::SCWPlatform::Started preparing the platform 
TRACE::2020-02-16.11:01:00::SCWSystem::Writing the bif file for system config zed
TRACE::2020-02-16.11:01:00::SCWSystem::dir created 
TRACE::2020-02-16.11:01:00::SCWSystem::Writing the bif 
TRACE::2020-02-16.11:01:00::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-16.11:01:00::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-16.11:01:00::SCWPlatform::Completed generating the platform
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"4a293e309146c99c0c3f0efdb2c25c96",
					"compatibleApp":	"openamp_echo_test",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-16.11:01:00::SCWPlatform::updated the xpfm file.
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"4a293e309146c99c0c3f0efdb2c25c96",
					"compatibleApp":	"openamp_echo_test",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"4a293e309146c99c0c3f0efdb2c25c96",
					"compatibleApp":	"openamp_echo_test",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-02-16.11:01:00::SCWPlatform::Started generating the artifacts platform zed
TRACE::2020-02-16.11:01:00::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-16.11:01:00::SCWPlatform::Started generating the artifacts for system configuration zed
LOG::2020-02-16.11:01:00::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-02-16.11:01:00::SCWDomain::Generating domain artifcats
TRACE::2020-02-16.11:01:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-16.11:01:00::SCWMssOS::Copying the qemu file from  /opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/export/zed/sw/zed/qemu/
TRACE::2020-02-16.11:01:00::SCWMssOS::Copying the qemu file from  /opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/export/zed/sw/zed/freertos10_xilinx_domain/qemu/
TRACE::2020-02-16.11:01:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp
TRACE::2020-02-16.11:01:00::SCWMssOS::Mss edits present, copying mssfile into export location /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-16.11:01:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-16.11:01:00::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-02-16.11:01:00::SCWMssOS::skipping the bsp build ... 
TRACE::2020-02-16.11:01:00::SCWMssOS::Copying to export directory.
TRACE::2020-02-16.11:01:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-16.11:01:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-02-16.11:01:00::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-02-16.11:01:00::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-02-16.11:01:00::SCWSystem::Completed Processing the sysconfig zed
LOG::2020-02-16.11:01:00::SCWPlatform::Completed generating the artifacts for system configuration zed
TRACE::2020-02-16.11:01:00::SCWPlatform::Started preparing the platform 
TRACE::2020-02-16.11:01:00::SCWSystem::Writing the bif file for system config zed
TRACE::2020-02-16.11:01:00::SCWSystem::dir created 
TRACE::2020-02-16.11:01:00::SCWSystem::Writing the bif 
TRACE::2020-02-16.11:01:00::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-16.11:01:00::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-16.11:01:00::SCWPlatform::Completed generating the platform
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:01:00::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:01:00::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-16.11:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:01:00::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:01:00::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:01:00::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"4a293e309146c99c0c3f0efdb2c25c96",
					"compatibleApp":	"openamp_echo_test",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-16.11:01:00::SCWPlatform::updated the xpfm file.
TRACE::2020-02-16.11:29:26::SCWPlatform::Clearing the existing platform
TRACE::2020-02-16.11:29:26::SCWSystem::Clearing the existing sysconfig
TRACE::2020-02-16.11:29:26::SCWBDomain::clearing the fsbl build
TRACE::2020-02-16.11:29:26::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:29:26::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:26::SCWSystem::Clearing the domains completed.
TRACE::2020-02-16.11:29:26::SCWPlatform::Clearing the opened hw db.
TRACE::2020-02-16.11:29:26::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:26::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:26::SCWPlatform:: Platform location is /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:26::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:26::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:26::SCWPlatform::Removing the HwDB with name /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:27::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:27::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:27::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:27::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:27::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:27::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-16.11:29:28::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-02-16.11:29:28::SCWReader::Active system found as  zed
TRACE::2020-02-16.11:29:28::SCWReader::Handling sysconfig zed
TRACE::2020-02-16.11:29:28::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-16.11:29:28::SCWDomain:: Using the QEMU Data from install at  : /opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-16.11:29:28::SCWDomain:: Using the QEMU args  from install at  : /opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-16.11:29:28::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:28::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:28::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:28::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:28::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-02-16.11:29:28::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:28::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:28::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:29:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-16.11:29:28::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:29:28::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:29:28::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:29:28::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-16.11:29:28::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:29:28::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:29:28::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:28::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:28::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:29:28::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:28::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:29:28::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-02-16.11:29:28::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:28::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:28::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:29:28::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:28::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:29:28::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-02-16.11:29:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-16.11:29:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-16.11:29:28::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:28::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:28::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWReader::No isolation master present  
TRACE::2020-02-16.11:29:29::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-16.11:29:29::SCWDomain:: Using the QEMU Data from install at  : /opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-16.11:29:29::SCWDomain:: Using the QEMU args  from install at  : /opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:29:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:29:29::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-16.11:29:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWReader::No isolation master present  
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::In reload Mss file.
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-16.11:29:29::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-16.11:29:29::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-16.11:29:29::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-16.11:29:29::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:29:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:29:29::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::In reload Mss file.
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:29:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:29:29::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:29::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:33::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:33::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:33::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:33::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:33::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:33::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:33::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:33::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:33::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:33::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:33::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:33::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:33::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:29:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:29:33::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:40::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:40::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:40::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:40::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:40::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:40::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:40::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:40::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:40::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:40::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:40::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:40::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:40::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:40::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:40::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:40::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:40::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:40::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:40::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:40::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:43::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:43::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:43::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:43::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:43::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:43::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:43::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:43::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:43::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:43::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:43::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:43::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:43::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:43::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:43::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:43::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:43::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:43::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:49::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:49::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:49::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:49::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:49::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:49::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:49::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:49::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:49::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:49::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:49::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:49::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:49::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:49::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:49::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:49::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:49::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:49::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:56::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:56::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:56::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:56::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:56::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:56::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:56::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:56::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:56::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:56::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:56::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:56::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:56::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:29:56::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:29:56::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:29:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:29:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:29:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:29:56::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:29:56::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:29:56::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:06::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:06::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:06::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:06::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:06::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:06::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:06::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:06::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:06::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:06::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:06::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:06::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:06::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:06::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:06::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:06::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:06::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:06::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:08::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:08::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:08::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:08::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:08::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:08::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:08::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:08::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:08::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:08::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:08::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:08::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:08::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:08::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:08::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:08::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:08::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:08::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:08::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:08::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:20::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:20::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:20::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:20::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:20::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:20::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:20::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:20::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:20::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:20::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:20::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:20::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:20::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:20::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:20::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:20::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:20::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:20::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWMssOS::In reload Mss file.
TRACE::2020-02-16.11:30:21::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:21::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:21::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-16.11:30:21::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-16.11:30:21::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-16.11:30:21::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-16.11:30:21::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:30:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:30:21::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:21::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:21::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:21::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-02-16.11:30:21::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:21::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:21::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:21::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-02-16.11:30:21::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:21::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:21::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:21::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:21::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:21::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:21::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:21::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:21::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:21::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:21::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:21::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:24::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:24::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:24::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:24::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:24::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:24::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:24::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:24::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:24::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:24::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:24::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:24::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:30:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:30:24::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:37::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:37::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:37::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:37::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:37::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:37::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:47::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:47::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:47::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:47::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:47::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:47::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:47::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:47::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:47::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:47::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:47::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:47::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:47::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:47::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:47::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:47::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:47::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:47::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:50::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:50::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:50::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:50::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:50::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:50::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:50::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:50::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:50::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:50::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:50::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:50::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:50::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:50::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:50::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:50::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:50::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:50::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:55::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:55::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:55::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:55::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:55::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:55::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:55::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:55::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:55::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:55::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:55::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:55::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:55::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:30:55::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:30:55::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:30:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:30:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:30:55::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:30:55::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:30:55::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:31:53::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:31:53::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:31:53::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:31:53::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:31:53::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:31:53::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:31:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:31:53::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:31:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:31:53::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:31:53::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:31:53::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:31:53::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:31:53::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:31:53::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:31:53::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:31:53::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:31:53::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:31:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:31:53::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:31:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:31:53::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:31:53::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:31:53::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:18::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:18::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:32:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:32:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:32:18::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:32:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:32:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:32:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:18::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:18::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:18::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:18::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:32:18::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:18::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:32:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:32:18::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:32:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:32:18::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:18::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:32:18::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:23::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:23::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:23::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:23::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:32:23::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:23::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:32:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:32:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:32:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:32:23::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:23::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:32:23::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:23::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:23::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:23::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:23::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:32:23::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:23::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:32:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:32:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:32:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:32:23::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:23::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:32:23::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:32:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:32:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:32:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:29::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:29::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:29::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:29::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:32:29::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:29::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:32:29::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:29::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:32:29::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:30::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:30::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:30::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:30::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:32:30::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:30::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:32:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:32:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:32:30::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:30::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:32:30::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:30::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:30::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:30::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:30::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:32:30::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:30::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:32:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:32:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:32:30::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:30::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:32:30::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:45::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:45::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:45::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:45::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:32:45::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:45::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:32:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:32:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:32:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:32:45::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:45::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:32:45::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:45::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:45::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:45::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:45::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:32:45::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:45::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:32:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:32:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:32:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:32:45::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:45::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:32:45::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:55::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:32:55::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:32:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:32:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:32:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:32:55::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:55::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:32:55::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:55::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:32:55::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:32:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:32:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:32:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:32:55::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:55::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:32:55::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:55::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:32:55::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:32:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:32:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:32:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:32:55::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:55::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:32:55::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:55::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:32:55::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:32:55::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:32:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:32:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:32:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:32:55::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:32:55::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:32:55::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:02::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:02::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:02::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:02::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:02::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:02::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWMssOS::In reload Mss file.
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:02::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:02::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-16.11:33:02::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-16.11:33:02::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-16.11:33:02::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-16.11:33:02::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:33:02::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:33:02::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:02::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:02::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:02::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:02::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:02::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:02::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:02::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:02::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:02::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:02::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:02::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:02::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:02::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:02::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:02::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:02::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:02::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:27::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:27::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:27::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:27::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:27::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:27::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:27::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:27::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:27::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:27::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:27::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:27::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:27::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:33:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:33:27::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:35::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:35::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:35::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:35::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:35::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:35::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:35::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:35::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:35::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:35::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:35::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:35::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:35::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:35::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:35::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:35::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:35::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:35::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWMssOS::In reload Mss file.
TRACE::2020-02-16.11:33:38::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:38::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:38::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-16.11:33:38::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-16.11:33:38::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-16.11:33:38::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-16.11:33:38::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:33:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:33:38::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:38::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:38::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:38::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-02-16.11:33:38::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:38::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:38::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:38::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-02-16.11:33:38::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:38::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:38::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:38::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:38::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:38::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:38::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:38::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:38::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:38::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:38::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:38::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:40::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:40::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:40::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:40::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:40::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:40::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:40::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:40::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:40::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:40::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:40::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:40::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:40::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:33:40::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:33:40::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:54::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:54::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:54::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:54::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:54::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:54::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:54::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:54::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:54::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:54::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:54::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:54::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:54::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:33:54::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:33:54::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:33:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:33:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:33:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:33:54::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:33:54::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:33:54::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:34:06::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:06::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:06::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:06::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:34:06::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:06::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:34:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:34:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:34:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:34:06::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:34:06::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:34:06::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:34:06::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:06::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:06::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:06::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:34:06::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:06::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:34:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:34:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:34:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:34:06::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:34:06::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:34:06::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:34:11::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:11::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:11::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:11::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:34:11::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:11::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:34:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:34:11::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:34:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:34:11::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:34:11::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:34:11::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:34:11::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:11::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:11::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:11::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:34:11::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:34:11::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:34:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:34:11::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:34:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:34:11::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:34:11::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:34:11::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:35:42::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:42::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:42::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:42::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:35:42::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:42::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:35:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:35:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:35:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:35:42::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:35:42::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:35:42::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:35:42::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:42::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:42::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:42::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:35:42::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:42::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:35:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:35:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:35:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:35:42::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:35:42::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:35:42::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:35:51::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:51::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:51::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:51::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:35:51::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:51::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:35:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:35:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:35:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:35:51::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:35:51::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:35:51::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:35:51::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:51::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:51::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:51::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:35:51::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:51::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:35:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:35:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:35:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:35:51::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:35:51::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:35:51::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:35:58::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:58::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:58::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:58::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:35:58::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:58::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:35:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:35:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:35:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:35:58::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:35:58::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:35:58::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:35:58::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:58::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:58::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:58::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:35:58::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:35:58::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:35:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:35:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:35:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:35:58::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:35:58::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:35:58::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWMssOS::In reload Mss file.
TRACE::2020-02-16.11:36:02::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:36:02::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:36:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:36:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:36:02::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-16.11:36:02::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-16.11:36:02::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-16.11:36:02::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-16.11:36:02::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:36:02::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:36:02::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:36:02::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:36:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:36:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:36:02::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:36:02::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-02-16.11:36:02::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:36:02::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:36:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:36:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:36:02::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:36:02::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-02-16.11:36:02::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:36:02::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:36:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:36:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:36:02::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:36:02::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:36:02::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:36:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:36:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:36:02::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:36:02::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:36:02::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:02::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:36:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:36:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:36:02::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:36:02::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:02::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:41::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:41::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:41::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:41::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:36:41::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:41::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:36:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:36:41::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:36:41::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:41::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:36:41::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:41::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:41::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:41::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:36:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:36:41::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:41::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp
TRACE::2020-02-16.11:36:41::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-02-16.11:36:41::SCWMssOS::Removing file /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system_0.mss
TRACE::2020-02-16.11:36:49::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:49::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:49::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:49::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:36:49::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:49::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:36:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:36:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:36:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:36:49::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:49::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-16.11:36:49::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-16.11:36:49::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-16.11:36:49::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-16.11:36:49::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:49::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:49::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:49::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:36:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:36:49::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:56::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:56::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:56::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:56::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:36:56::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:56::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:36:56::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:56::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:36:56::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:56::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:56::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:56::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:56::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:36:56::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:56::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:36:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:36:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:36:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:36:56::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:56::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:36:56::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:59::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:59::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:59::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:59::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:36:59::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:59::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:36:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:36:59::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:36:59::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:59::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:36:59::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:59::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:59::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:59::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:59::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:36:59::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:36:59::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:36:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:36:59::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:36:59::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:36:59::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:36:59::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:37:07::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:07::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:07::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:07::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:37:07::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:07::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:37:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:37:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:37:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:37:07::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:37:07::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:37:07::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:37:07::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:07::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:07::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:07::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:37:07::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:07::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:37:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:37:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:37:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:37:07::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:37:07::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:37:07::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:37:13::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:13::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:13::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:13::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:37:13::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:13::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:37:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:37:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:37:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:37:13::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:37:13::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:37:13::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:37:13::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:13::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:13::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:13::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:37:13::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:37:13::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:37:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:37:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:37:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:37:13::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:37:13::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:37:13::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWMssOS::In reload Mss file.
TRACE::2020-02-16.11:38:21::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:21::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:21::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-16.11:38:21::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-16.11:38:21::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-16.11:38:21::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-16.11:38:21::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:38:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:38:21::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:21::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:21::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:21::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-02-16.11:38:21::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:21::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:21::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:21::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-02-16.11:38:21::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:21::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:21::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:21::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:21::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:21::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:21::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:21::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:21::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:21::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:21::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:21::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:25::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:25::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:25::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:25::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:25::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:25::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:25::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:25::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:25::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:25::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:25::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:25::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:38:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:38:25::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:25::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp
TRACE::2020-02-16.11:38:25::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-02-16.11:38:25::SCWMssOS::Removing file /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system_0.mss
TRACE::2020-02-16.11:38:27::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:27::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:27::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:27::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:27::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:27::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:27::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:27::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:27::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-16.11:38:27::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-16.11:38:27::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-16.11:38:27::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-16.11:38:27::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:27::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:27::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:27::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:38:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:38:27::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:35::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:35::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:35::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:35::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:35::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:35::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:35::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:35::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:35::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:35::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:35::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:35::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:35::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:35::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:35::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:35::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:35::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:35::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:37::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:37::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:37::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:37::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:37::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:37::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:37::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:37::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:37::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:37::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:37::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:37::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:49::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:49::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:49::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:49::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:49::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:49::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"4a293e309146c99c0c3f0efdb2c25c96",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"ps7_cortexa9_1":	{
							"extra_compiler_flags":	"-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -DUSE_AMP=1 ",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "ps7_cortexa9_1"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:49::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:49::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:49::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::In reload Mss file.
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:49::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:49::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:49::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:38:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:38:49::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:49::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:49::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:49::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS:: library already available in sw design:  openamp:1.5
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:49::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:49::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:49::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS:: library already available in sw design:  libmetal:2.0
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:49::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:49::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:49::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:49::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:49::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:49::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:49::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:49::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:49::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:49::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:49::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:49::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:49::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:49::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:49::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::Removing the swdes entry for  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:38:49::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:38:49::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:38:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:38:49::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:38:49::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:38:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:38:49::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:38:49::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp
TRACE::2020-02-16.11:38:49::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-02-16.11:38:50::SCWMssOS::Removing file /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system_0.mss
LOG::2020-02-16.11:41:19::SCWPlatform::Started generating the artifacts platform zed
TRACE::2020-02-16.11:41:19::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-16.11:41:19::SCWPlatform::Started generating the artifacts for system configuration zed
LOG::2020-02-16.11:41:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-16.11:41:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-16.11:41:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-16.11:41:19::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-02-16.11:41:19::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:19::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:19::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:19::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:41:19::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:19::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:41:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:41:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:41:19::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:41:19::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:41:19::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:41:19::SCWBDomain::Completed writing the mss file at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-16.11:41:19::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-16.11:41:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-16.11:41:19::SCWBDomain::System Command Ran  cd  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl ; bash -c "make  " 
TRACE::2020-02-16.11:41:19::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-02-16.11:41:19::SCWBDomain::make[1]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/xilffs_v4_2/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-16.11:41:19::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-16.11:41:19::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/ddrps_v1_0/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-02-16.11:41:19::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-02-16.11:41:19::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-16.11:41:19::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-16.11:41:19::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/dmaps_v2_5/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/xilrsa_v1_5/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2020-02-16.11:41:19::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-02-16.11:41:19::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/scuwdt_v2_1/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-16.11:41:19::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-16.11:41:19::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/sdps_v3_8/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-02-16.11:41:19::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-02-16.11:41:19::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/emacps_v3_10/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/ttcps_v3_10/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/scugic_v4_1/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/qspips_v3_6/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/xadcps_v2_3/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/gpiops_v3_6/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/devcfg_v3_5/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2020-02-16.11:41:19::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2020-02-16.11:41:19::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/standalone_v7_1/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[3]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/standalone_v7_1/src/profile'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[3]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/standalone_v7_1/src/profile'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/uartps_v3_8/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-16.11:41:19::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-16.11:41:19::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/usbps_v2_4/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-16.11:41:19::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-16.11:41:19::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/scutimer_v2_1/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:19::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2020-02-16.11:41:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:19::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:19::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:19::SCWBDomain::ibsrc/xilffs_v4_2/src'

TRACE::2020-02-16.11:41:19::SCWBDomain::Compiling XilFFs Library

TRACE::2020-02-16.11:41:21::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:21::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2020-02-16.11:41:21::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2020-02-16.11:41:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-16.11:41:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-16.11:41:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:21::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:21::SCWBDomain::ibsrc/ddrps_v1_0/src'

TRACE::2020-02-16.11:41:21::SCWBDomain::Compiling ddrps

TRACE::2020-02-16.11:41:21::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:21::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2020-02-16.11:41:21::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-02-16.11:41:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-02-16.11:41:21::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-02-16.11:41:21::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:21::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:21::SCWBDomain::ibsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-02-16.11:41:21::SCWBDomain::Compiling cpu_cortexa9

TRACE::2020-02-16.11:41:21::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:21::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-02-16.11:41:21::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2020-02-16.11:41:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-16.11:41:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-16.11:41:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:21::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:21::SCWBDomain::ibsrc/dmaps_v2_5/src'

TRACE::2020-02-16.11:41:21::SCWBDomain::Compiling dmaps

TRACE::2020-02-16.11:41:21::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:21::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2020-02-16.11:41:21::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2020-02-16.11:41:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:21::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:21::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:21::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:21::SCWBDomain::ibsrc/xilrsa_v1_5/src'

TRACE::2020-02-16.11:41:21::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:21::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2020-02-16.11:41:21::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-02-16.11:41:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-02-16.11:41:21::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-02-16.11:41:21::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:21::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:21::SCWBDomain::ibsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-16.11:41:21::SCWBDomain::Compiling coresightps_dcc

TRACE::2020-02-16.11:41:21::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:21::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-16.11:41:21::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2020-02-16.11:41:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:21::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:21::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:21::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:21::SCWBDomain::ibsrc/scuwdt_v2_1/src'

TRACE::2020-02-16.11:41:21::SCWBDomain::Compiling scuwdt

TRACE::2020-02-16.11:41:22::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:22::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2020-02-16.11:41:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2020-02-16.11:41:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-16.11:41:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-16.11:41:22::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:22::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:22::SCWBDomain::ibsrc/sdps_v3_8/src'

TRACE::2020-02-16.11:41:22::SCWBDomain::Compiling sdps

TRACE::2020-02-16.11:41:22::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:22::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2020-02-16.11:41:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2020-02-16.11:41:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-16.11:41:22::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-16.11:41:22::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:22::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:22::SCWBDomain::ibsrc/emacps_v3_10/src'

TRACE::2020-02-16.11:41:22::SCWBDomain::Compiling emacps

TRACE::2020-02-16.11:41:23::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:23::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2020-02-16.11:41:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src

TRACE::2020-02-16.11:41:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:23::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:23::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:23::SCWBDomain::ibsrc/ttcps_v3_10/src'

TRACE::2020-02-16.11:41:23::SCWBDomain::Compiling ttcps

TRACE::2020-02-16.11:41:23::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:23::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2020-02-16.11:41:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2020-02-16.11:41:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:23::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:23::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:23::SCWBDomain::ibsrc/scugic_v4_1/src'

TRACE::2020-02-16.11:41:23::SCWBDomain::Compiling scugic

TRACE::2020-02-16.11:41:24::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:24::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2020-02-16.11:41:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2020-02-16.11:41:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:24::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:24::SCWBDomain::ibsrc/qspips_v3_6/src'

TRACE::2020-02-16.11:41:24::SCWBDomain::Compiling qspips

TRACE::2020-02-16.11:41:24::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:24::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2020-02-16.11:41:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2020-02-16.11:41:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:24::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:24::SCWBDomain::ibsrc/xadcps_v2_3/src'

TRACE::2020-02-16.11:41:24::SCWBDomain::Compiling xadcps

TRACE::2020-02-16.11:41:25::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:25::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2020-02-16.11:41:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2020-02-16.11:41:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:25::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:25::SCWBDomain::ibsrc/gpiops_v3_6/src'

TRACE::2020-02-16.11:41:25::SCWBDomain::Compiling gpiops

TRACE::2020-02-16.11:41:26::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:26::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2020-02-16.11:41:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2020-02-16.11:41:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:26::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:26::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:26::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:26::SCWBDomain::ibsrc/devcfg_v3_5/src'

TRACE::2020-02-16.11:41:26::SCWBDomain::Compiling devcfg

TRACE::2020-02-16.11:41:26::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:26::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2020-02-16.11:41:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2020-02-16.11:41:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-02-16.11:41:26::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-02-16.11:41:26::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:26::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:26::SCWBDomain::ibsrc/standalone_v7_1/src'

TRACE::2020-02-16.11:41:26::SCWBDomain::Compiling standalone

TRACE::2020-02-16.11:41:28::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:28::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2020-02-16.11:41:28::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2020-02-16.11:41:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:28::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:28::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:28::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:28::SCWBDomain::ibsrc/uartps_v3_8/src'

TRACE::2020-02-16.11:41:28::SCWBDomain::Compiling uartps

TRACE::2020-02-16.11:41:29::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:29::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2020-02-16.11:41:29::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2020-02-16.11:41:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-16.11:41:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-16.11:41:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:29::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:29::SCWBDomain::ibsrc/usbps_v2_4/src'

TRACE::2020-02-16.11:41:29::SCWBDomain::Compiling usbps

TRACE::2020-02-16.11:41:29::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:29::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2020-02-16.11:41:29::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2020-02-16.11:41:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-16.11:41:29::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-16.11:41:29::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-16.11:41:29::SCWBDomain::make[2]: Entering directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-16.11:41:29::SCWBDomain::ibsrc/scutimer_v2_1/src'

TRACE::2020-02-16.11:41:29::SCWBDomain::Compiling scutimer

TRACE::2020-02-16.11:41:29::SCWBDomain::make[2]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-02-16.11:41:29::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2020-02-16.11:41:29::SCWBDomain::Finished building libraries

TRACE::2020-02-16.11:41:29::SCWBDomain::make[1]: Leaving directory '/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-16.11:41:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-16.11:41:29::SCWBDomain::9_0/include -I.

TRACE::2020-02-16.11:41:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-02-16.11:41:29::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-02-16.11:41:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-16.11:41:29::SCWBDomain::9_0/include -I.

TRACE::2020-02-16.11:41:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-16.11:41:30::SCWBDomain::0/include -I.

TRACE::2020-02-16.11:41:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-16.11:41:30::SCWBDomain::9_0/include -I.

TRACE::2020-02-16.11:41:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-16.11:41:30::SCWBDomain::0/include -I.

TRACE::2020-02-16.11:41:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-02-16.11:41:30::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-02-16.11:41:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-16.11:41:30::SCWBDomain::0/include -I.

TRACE::2020-02-16.11:41:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-16.11:41:30::SCWBDomain::9_0/include -I.

TRACE::2020-02-16.11:41:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-02-16.11:41:30::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-02-16.11:41:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-16.11:41:30::SCWBDomain::include -I.

TRACE::2020-02-16.11:41:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-02-16.11:41:30::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-02-16.11:41:30::SCWBDomain::arm-none-eabi-gcc -o executable.elf  pcap.o  ps7_init.o  qspi.o  rsa.o  main.o  md5.o  image_mover.o  nor.o  nand.o  fsbl_hooks
TRACE::2020-02-16.11:41:30::SCWBDomain::.o  sd.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2020-02-16.11:41:30::SCWBDomain::=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lx
TRACE::2020-02-16.11:41:30::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-sectio
TRACE::2020-02-16.11:41:30::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-02-16.11:41:30::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-02-16.11:41:30::SCWSystem::Not a boot domain 
LOG::2020-02-16.11:41:30::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-02-16.11:41:30::SCWDomain::Generating domain artifcats
TRACE::2020-02-16.11:41:30::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-16.11:41:30::SCWMssOS::Copying the qemu file from  /opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/export/zed/sw/zed/qemu/
TRACE::2020-02-16.11:41:30::SCWMssOS::Copying the qemu file from  /opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/export/zed/sw/zed/freertos10_xilinx_domain/qemu/
TRACE::2020-02-16.11:41:30::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-16.11:41:30::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:30::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:30::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:30::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:41:30::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:30::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:41:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:41:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:41:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:41:30::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:41:30::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-16.11:41:30::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-16.11:41:30::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-16.11:41:30::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-16.11:41:30::SCWMssOS::No sw design opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:41:30::SCWMssOS::mss exists loading the mss file  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:41:30::SCWMssOS::Opened the sw design from mss  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:41:30::SCWMssOS::Adding the swdes entry /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2020-02-16.11:41:30::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-16.11:41:30::SCWMssOS::Opened the sw design.  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:41:30::SCWMssOS::Completed writing the mss file at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp
TRACE::2020-02-16.11:41:30::SCWMssOS::Mss edits present, copying mssfile into export location /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:41:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-16.11:41:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-16.11:41:30::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-02-16.11:41:30::SCWMssOS::doing bsp build ... 
TRACE::2020-02-16.11:41:30::SCWMssOS::System Command Ran  cd  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_0/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-16.11:41:30::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-16.11:41:30::SCWMssOS::ostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/openamp_v1_5/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/openamp_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-02-16.11:41:30::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-02-16.11:41:30::SCWMssOS::-nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-02-16.11:41:30::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-02-16.11:41:30::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/libmetal_v2_0/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/libmetal_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-16.11:41:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-16.11:41:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_5/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-16.11:41:30::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-16.11:41:30::SCWMssOS::ostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2020-02-16.11:41:30::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-02-16.11:41:30::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_1/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:30::SCWMssOS::nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/sdps_v3_8/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-16.11:41:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-16.11:41:30::SCWMssOS::startfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/emacps_v3_10/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/emacps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-02-16.11:41:30::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-02-16.11:41:30::SCWMssOS::-nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/ttcps_v3_10/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:30::SCWMssOS::nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_1/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:30::SCWMssOS::nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/qspips_v3_6/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:30::SCWMssOS::nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_3/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:30::SCWMssOS::nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/gpiops_v3_6/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:30::SCWMssOS::nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_5/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:30::SCWMssOS::nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/uartps_v3_8/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-16.11:41:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-16.11:41:30::SCWMssOS::nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/usbps_v2_4/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-16.11:41:30::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-16.11:41:30::SCWMssOS::ostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/freertos10_xilinx_v1_4/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2020-02-16.11:41:30::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2020-02-16.11:41:30::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::include

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_1/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-16.11:41:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-16.11:41:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_0/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-16.11:41:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-16.11:41:30::SCWMssOS::artfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Compiling ddrps

TRACE::2020-02-16.11:41:30::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/openamp_v1_5/src

TRACE::2020-02-16.11:41:30::SCWMssOS::make -C ps7_cortexa9_1/libsrc/openamp_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-16.11:41:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-16.11:41:30::SCWMssOS::startfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:30::SCWMssOS::Scanning dependencies of target open_amp-static

TRACE::2020-02-16.11:41:30::SCWMssOS::[ 10%] Building C object lib/CMakeFiles/open_amp-static.dir/virtio/virtio.c.obj

TRACE::2020-02-16.11:41:30::SCWMssOS::[ 20%] Building C object lib/CMakeFiles/open_amp-static.dir/virtio/virtqueue.c.obj

TRACE::2020-02-16.11:41:30::SCWMssOS::[ 30%] Building C object lib/CMakeFiles/open_amp-static.dir/rpmsg/rpmsg.c.obj

TRACE::2020-02-16.11:41:30::SCWMssOS::[ 40%] Building C object lib/CMakeFiles/open_amp-static.dir/rpmsg/rpmsg_virtio.c.obj

TRACE::2020-02-16.11:41:31::SCWMssOS::[ 50%] Building C object lib/CMakeFiles/open_amp-static.dir/remoteproc/elf_loader.c.obj

TRACE::2020-02-16.11:41:31::SCWMssOS::[ 60%] Building C object lib/CMakeFiles/open_amp-static.dir/remoteproc/remoteproc.c.obj

TRACE::2020-02-16.11:41:32::SCWMssOS::[ 70%] Building C object lib/CMakeFiles/open_amp-static.dir/remoteproc/remoteproc_virtio.c.obj

TRACE::2020-02-16.11:41:32::SCWMssOS::[ 80%] Building C object lib/CMakeFiles/open_amp-static.dir/remoteproc/rsc_table_parser.c.obj

TRACE::2020-02-16.11:41:32::SCWMssOS::[ 90%] Building C object lib/CMakeFiles/open_amp-static.dir/proxy/rpmsg_retarget.c.obj

TRACE::2020-02-16.11:41:32::SCWMssOS::[100%] Linking C static library libopen_amp.a

TRACE::2020-02-16.11:41:32::SCWMssOS::/opt/XilinxVitis_2019v2/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-ar cq libopen_amp.a  CMakeFiles/open_a
TRACE::2020-02-16.11:41:32::SCWMssOS::mp-static.dir/virtio/virtio.c.obj CMakeFiles/open_amp-static.dir/virtio/virtqueue.c.obj CMakeFiles/open_amp-static.dir/rpmsg/rp
TRACE::2020-02-16.11:41:32::SCWMssOS::msg.c.obj CMakeFiles/open_amp-static.dir/rpmsg/rpmsg_virtio.c.obj CMakeFiles/open_amp-static.dir/remoteproc/elf_loader.c.obj CM
TRACE::2020-02-16.11:41:32::SCWMssOS::akeFiles/open_amp-static.dir/remoteproc/remoteproc.c.obj CMakeFiles/open_amp-static.dir/remoteproc/remoteproc_virtio.c.obj CMak
TRACE::2020-02-16.11:41:32::SCWMssOS::eFiles/open_amp-static.dir/remoteproc/rsc_table_parser.c.obj CMakeFiles/open_amp-static.dir/proxy/rpmsg_retarget.c.obj

TRACE::2020-02-16.11:41:32::SCWMssOS::/opt/XilinxVitis_2019v2/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-ranlib libopen_amp.a

TRACE::2020-02-16.11:41:32::SCWMssOS::[100%] Built target open_amp-static

TRACE::2020-02-16.11:41:32::SCWMssOS::Install the project...

TRACE::2020-02-16.11:41:32::SCWMssOS::-- Install configuration: "Debug"

TRACE::2020-02-16.11:41:32::SCWMssOS::-- Installing: ../../../lib/libopen_amp.a

TRACE::2020-02-16.11:41:32::SCWMssOS::-- Up-to-date: ../../../include/openamp

TRACE::2020-02-16.11:41:32::SCWMssOS::-- Installing: ../../../include/openamp/virtqueue.h

TRACE::2020-02-16.11:41:32::SCWMssOS::-- Installing: ../../../include/openamp/virtio_ring.h

TRACE::2020-02-16.11:41:32::SCWMssOS::-- Installing: ../../../include/openamp/rpmsg_virtio.h

TRACE::2020-02-16.11:41:32::SCWMssOS::-- Installing: ../../../include/openamp/rpmsg.h

TRACE::2020-02-16.11:41:32::SCWMssOS::-- Installing: ../../../include/openamp/rsc_table_parser.h

TRACE::2020-02-16.11:41:32::SCWMssOS::-- Installing: ../../../include/openamp/rpmsg_retarget.h

TRACE::2020-02-16.11:41:32::SCWMssOS::-- Installing: ../../../include/openamp/virtio.h

TRACE::2020-02-16.11:41:32::SCWMssOS::-- Installing: ../../../include/openamp/remoteproc_virtio.h

TRACE::2020-02-16.11:41:32::SCWMssOS::-- Installing: ../../../include/openamp/open_amp.h

TRACE::2020-02-16.11:41:32::SCWMssOS::-- Installing: ../../../include/openamp/remoteproc_loader.h

TRACE::2020-02-16.11:41:32::SCWMssOS::-- Installing: ../../../include/openamp/remoteproc.h

TRACE::2020-02-16.11:41:32::SCWMssOS::-- Installing: ../../../include/openamp/elf_loader.h

TRACE::2020-02-16.11:41:32::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src

TRACE::2020-02-16.11:41:32::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-02-16.11:41:32::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-02-16.11:41:32::SCWMssOS::d -nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:32::SCWMssOS::Compiling cpu_cortexa9

TRACE::2020-02-16.11:41:32::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/libmetal_v2_0/src

TRACE::2020-02-16.11:41:32::SCWMssOS::make -C ps7_cortexa9_1/libsrc/libmetal_v2_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-16.11:41:32::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-16.11:41:32::SCWMssOS::ostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:32::SCWMssOS::Scanning dependencies of target metal-static

TRACE::2020-02-16.11:41:32::SCWMssOS::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-02-16.11:41:32::SCWMssOS::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-02-16.11:41:32::SCWMssOS::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-02-16.11:41:32::SCWMssOS::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-02-16.11:41:32::SCWMssOS::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-02-16.11:41:33::SCWMssOS::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-02-16.11:41:33::SCWMssOS::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-02-16.11:41:33::SCWMssOS::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-02-16.11:41:33::SCWMssOS::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-02-16.11:41:33::SCWMssOS::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-02-16.11:41:33::SCWMssOS::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/condition.c.obj

TRACE::2020-02-16.11:41:33::SCWMssOS::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/device.c.obj

TRACE::2020-02-16.11:41:33::SCWMssOS::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/init.c.obj

TRACE::2020-02-16.11:41:33::SCWMssOS::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/io.c.obj

TRACE::2020-02-16.11:41:33::SCWMssOS::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/irq.c.obj

TRACE::2020-02-16.11:41:33::SCWMssOS::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/time.c.obj

TRACE::2020-02-16.11:41:33::SCWMssOS::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/zynq7/sys.c.obj

TRACE::2020-02-16.11:41:33::SCWMssOS::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/xlnx_common/irq.c.obj

TRACE::2020-02-16.11:41:33::SCWMssOS::[100%] Linking C static library libmetal.a

TRACE::2020-02-16.11:41:33::SCWMssOS::/opt/XilinxVitis_2019v2/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-ar cq libmetal.a  CMakeFiles/metal-sta
TRACE::2020-02-16.11:41:33::SCWMssOS::tic.dir/dma.c.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/i
TRACE::2020-02-16.11:41:33::SCWMssOS::o.c.obj CMakeFiles/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMa
TRACE::2020-02-16.11:41:33::SCWMssOS::keFiles/metal-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.o
TRACE::2020-02-16.11:41:33::SCWMssOS::bj CMakeFiles/metal-static.dir/system/freertos/condition.c.obj CMakeFiles/metal-static.dir/system/freertos/device.c.obj CMakeFi
TRACE::2020-02-16.11:41:33::SCWMssOS::les/metal-static.dir/system/freertos/init.c.obj CMakeFiles/metal-static.dir/system/freertos/io.c.obj CMakeFiles/metal-static.di
TRACE::2020-02-16.11:41:33::SCWMssOS::r/system/freertos/irq.c.obj CMakeFiles/metal-static.dir/system/freertos/time.c.obj CMakeFiles/metal-static.dir/system/freertos/
TRACE::2020-02-16.11:41:33::SCWMssOS::zynq7/sys.c.obj CMakeFiles/metal-static.dir/system/freertos/xlnx_common/irq.c.obj

TRACE::2020-02-16.11:41:33::SCWMssOS::/opt/XilinxVitis_2019v2/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-ranlib libmetal.a

TRACE::2020-02-16.11:41:33::SCWMssOS::[100%] Built target metal-static

TRACE::2020-02-16.11:41:33::SCWMssOS::Install the project...

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Install configuration: "Debug"

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/alloc.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/assert.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/cache.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/condition.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/io.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/irq.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/log.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/mutex.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/sleep.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/sys.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/zynq7/sys.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/xlnx_common/sys.h

TRACE::2020-02-16.11:41:33::SCWMssOS::-- Installing: ../../../lib/libmetal.a

TRACE::2020-02-16.11:41:33::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_5/src

TRACE::2020-02-16.11:41:33::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-16.11:41:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-16.11:41:33::SCWMssOS::artfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:33::SCWMssOS::Compiling dmaps

TRACE::2020-02-16.11:41:34::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-02-16.11:41:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-02-16.11:41:34::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-02-16.11:41:34::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:34::SCWMssOS::Compiling coresightps_dcc

TRACE::2020-02-16.11:41:34::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_1/src

TRACE::2020-02-16.11:41:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:34::SCWMssOS::tartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:34::SCWMssOS::Compiling scuwdt

TRACE::2020-02-16.11:41:34::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/sdps_v3_8/src

TRACE::2020-02-16.11:41:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-16.11:41:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-16.11:41:34::SCWMssOS::rtfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:34::SCWMssOS::Compiling sdps

TRACE::2020-02-16.11:41:35::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/emacps_v3_10/src

TRACE::2020-02-16.11:41:35::SCWMssOS::make -C ps7_cortexa9_1/libsrc/emacps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-16.11:41:35::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-16.11:41:35::SCWMssOS::startfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:35::SCWMssOS::Compiling emacps

TRACE::2020-02-16.11:41:36::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/ttcps_v3_10/src

TRACE::2020-02-16.11:41:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:36::SCWMssOS::tartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:36::SCWMssOS::Compiling ttcps

TRACE::2020-02-16.11:41:36::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_1/src

TRACE::2020-02-16.11:41:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:36::SCWMssOS::tartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:36::SCWMssOS::Compiling scugic

TRACE::2020-02-16.11:41:36::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/qspips_v3_6/src

TRACE::2020-02-16.11:41:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:36::SCWMssOS::tartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:36::SCWMssOS::Compiling qspips

TRACE::2020-02-16.11:41:37::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_3/src

TRACE::2020-02-16.11:41:37::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:37::SCWMssOS::tartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:37::SCWMssOS::Compiling xadcps

TRACE::2020-02-16.11:41:38::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/gpiops_v3_6/src

TRACE::2020-02-16.11:41:38::SCWMssOS::make -C ps7_cortexa9_1/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:38::SCWMssOS::tartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:38::SCWMssOS::Compiling gpiops

TRACE::2020-02-16.11:41:38::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_5/src

TRACE::2020-02-16.11:41:38::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:38::SCWMssOS::tartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:38::SCWMssOS::Compiling devcfg

TRACE::2020-02-16.11:41:39::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/uartps_v3_8/src

TRACE::2020-02-16.11:41:39::SCWMssOS::make -C ps7_cortexa9_1/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-16.11:41:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-16.11:41:39::SCWMssOS::tartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:39::SCWMssOS::Compiling uartps

TRACE::2020-02-16.11:41:39::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/usbps_v2_4/src

TRACE::2020-02-16.11:41:39::SCWMssOS::make -C ps7_cortexa9_1/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-16.11:41:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-16.11:41:39::SCWMssOS::artfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:39::SCWMssOS::Compiling usbps

TRACE::2020-02-16.11:41:40::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/freertos10_xilinx_v1_4/src

TRACE::2020-02-16.11:41:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2020-02-16.11:41:40::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2020-02-16.11:41:40::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:40::SCWMssOS::Compiling standalone

TRACE::2020-02-16.11:41:42::SCWMssOS::Compiling FreeRTOS

TRACE::2020-02-16.11:41:43::SCWMssOS::Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_1/src

TRACE::2020-02-16.11:41:43::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-16.11:41:43::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-16.11:41:43::SCWMssOS::ostartfiles -g -Wall -Wextra -DUSE_AMP=1 -DUNDEFINE_FILE_OPS"

TRACE::2020-02-16.11:41:43::SCWMssOS::Compiling scutimer

TRACE::2020-02-16.11:41:43::SCWMssOS::Finished building libraries

TRACE::2020-02-16.11:41:43::SCWMssOS::Copying to export directory.
TRACE::2020-02-16.11:41:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-16.11:41:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-02-16.11:41:43::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-02-16.11:41:43::SCWSystem::Completed Processing the sysconfig zed
LOG::2020-02-16.11:41:43::SCWPlatform::Completed generating the artifacts for system configuration zed
TRACE::2020-02-16.11:41:43::SCWPlatform::Started preparing the platform 
TRACE::2020-02-16.11:41:43::SCWSystem::Writing the bif file for system config zed
TRACE::2020-02-16.11:41:43::SCWSystem::dir created 
TRACE::2020-02-16.11:41:43::SCWSystem::Writing the bif 
TRACE::2020-02-16.11:41:43::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-16.11:41:43::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-16.11:41:43::SCWPlatform::Completed generating the platform
TRACE::2020-02-16.11:41:43::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:43::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:43::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:43::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:41:43::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:43::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:41:43::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:41:43::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:41:43::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-16.11:41:43::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:43::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:43::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:43::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:41:43::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:43::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:41:43::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:41:43::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:41:43::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:41:43::SCWWriter::formatted JSON is {
	"platformName":	"zed",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zed",
	"platHandOff":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms/zed.xsa",
	"platIntHandOff":	"<platformDir>/hw/zed.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zed",
	"systems":	[{
			"systemName":	"zed",
			"systemDesc":	"zed",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zed",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47a20f0ac42e8cf7f20ba7d8d4a89297",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_1",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_1",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/XilinxVitis_2019v2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"4d75d6ae9703b3988cac92a1db2e40cb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["openamp:1.5", "libmetal:2.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"OS_NAME":	"(standalone freertos10_xilinx)",
							"libOptionNames":	["OS_NAME"]
						},
						"ps7_cortexa9_1":	{
							"extra_compiler_flags":	"-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -DUSE_AMP=1",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "ps7_cortexa9_1"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-16.11:41:43::SCWPlatform::updated the xpfm file.
TRACE::2020-02-16.11:41:43::SCWPlatform::Trying to open the hw design at /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:43::SCWPlatform::DSA given /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:43::SCWPlatform::DSA absoulate path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:43::SCWPlatform::DSA directory /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw
TRACE::2020-02-16.11:41:43::SCWPlatform:: Platform Path /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/hw/zed.xsa
TRACE::2020-02-16.11:41:43::SCWPlatform:: Unique name xilinx:zed:design_1:0.0
TRACE::2020-02-16.11:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-16.11:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-16.11:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-16.11:41:43::SCWMssOS::Checking the sw design at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-02-16.11:41:43::SCWMssOS::DEBUG:  swdes dump  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/marco/Documents/2020/remoteproc2019/SDK_project/zed/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-16.11:41:43::SCWMssOS::Sw design exists and opened at  /home/marco/Documents/2020/remoteproc2019/SDK_project/zed/ps7_cortexa9_1/freertos10_xilinx_domain/bsp/system.mss
