# Asynchronous-Fifo
This repository contains the Verilog HDL implementation of a standard Asynchronous First-In, First-Out (FIFO) memory buffer. It is designed to safely pass data between two different and unrelated clock domains.
