# Talks
| Name | Title	| Filename |
| ------------ | ------------ | ------------ |
| Mark Horowitz  | Intro to Stanford Session | Horowitz-Intro |
| Leonard Truong | Fault: A Python Framework for Agile Hardware Verification | Fault          |



# Posters
| Filename | Student Name | Poster Title	|
| ------------ | ------------ | ------------ |
| Ankita Nayak, Alex Carsello	| Next-Gen CGRA Architecture |  NextGenCGRA |
| Steven Herbst | Mixed Signal Emulation | MixedSignals |
| Jeff Setter	| Halide-to-CoreIR |	 H2H |
| Leonard Truong, Pat Hanrahan, Raj Setaluri | Garnet - Next generation generator | Garnet* |
| Leonard Truong, Pat Hanrahan, Raj Setaluri | Magma - Python embedded hardware language | Magma* |
| Leonard Truong, Pat Hanrahan, Raj Setaluri| Fault - Magma library for verification |	 Fault* |
| Makai Mann, Cristian Mattarei, Aina Niemetz, Clark Barrett| Verification/CoSA | CoSA |
| David Durst | Aetherling: Resource-Aware, Space-Time Scheduling |	 Aetherling |
| Xuan Yang, Qiaoyi Liu | Auto-scheduling Deep Neural Networks for Hardware | DNN* |
| Nikhil Bhagdikar | Next-Gen PE Architecture |			 NextGenPE* |
| Keyi Zhang | Kernel-Based Efficient Placement Algorithm for CGRA | Placement* |
| Dillon Huff	| Using Just-In-Time Compilation to Accelerate Simulations of Reconfigurable Architectures | JIT* |
| Ross Daly	| CoreIR: LLVM-Inspired Hardware Intermediate Representation | CoreIR* |

* Not yet uploaded
