<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6133122 - Thermal treatment of semiconductor between the ion injection step forming ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Thermal treatment of semiconductor between the ion injection step forming the diffusion layer and the activation of the diffusion layer, thereby discharging fluorine"><meta name="DC.contributor" content="Yoshiaki Yamamoto" scheme="inventor"><meta name="DC.contributor" content="Nec Corporation" scheme="assignee"><meta name="DC.date" content="1998-6-3" scheme="dateSubmitted"><meta name="DC.description" content="Disclosed is a manufacturing method of a semiconductor device which comprises which comprises an element isolation region formation step; a side wall formation step; a diffusion layer formation step; an activation step; a silicide formation step; and a removing step. The element isolation region formation step is the one for forming a field oxide film on a semiconductor substrate to form an element isolation region. In order to form a diffusion layer by introducing impurities into the semiconductor substrate, after injecting the fluorides (ion injection species) of elements into the semiconductor substrate, a thermal treatment is performed at a lower temperature than that of a thermal treatment for activating the diffusion layer prior to the activation of the diffusion layer, and fluorine produced from the ion injection species is discharged to the outside."><meta name="DC.date" content="2000-10-17" scheme="issued"><meta name="DC.relation" content="JP:H0411776" scheme="references"><meta name="DC.relation" content="JP:H07249763" scheme="references"><meta name="DC.relation" content="JP:S59126672" scheme="references"><meta name="DC.relation" content="JP:S61150216" scheme="references"><meta name="DC.relation" content="US:4047976" scheme="references"><meta name="DC.relation" content="US:4855798" scheme="references"><meta name="DC.relation" content="US:5185294" scheme="references"><meta name="DC.relation" content="US:5380677" scheme="references"><meta name="DC.relation" content="US:5393685" scheme="references"><meta name="DC.relation" content="US:5434096" scheme="references"><meta name="DC.relation" content="US:5460993" scheme="references"><meta name="DC.relation" content="US:5527718" scheme="references"><meta name="DC.relation" content="US:5599726" scheme="references"><meta name="DC.relation" content="US:5665646" scheme="references"><meta name="DC.relation" content="US:5698468" scheme="references"><meta name="DC.relation" content="US:5707896" scheme="references"><meta name="DC.relation" content="US:5739046" scheme="references"><meta name="DC.relation" content="US:5811343" scheme="references"><meta name="DC.relation" content="US:5834346" scheme="references"><meta name="citation_reference" content="Wolf, Silicon processing for the VLSI Era vol. 2, pp. 144 147, 1990."><meta name="citation_reference" content="Wolf, Silicon processing for the VLSI Era vol. 2, pp. 144-147, 1990."><meta name="citation_patent_number" content="US:6133122"><meta name="citation_patent_application_number" content="US:09/089,666"><link rel="canonical" href="http://www.google.com/patents/US6133122"/><meta property="og:url" content="http://www.google.com/patents/US6133122"/><meta name="title" content="Patent US6133122 - Thermal treatment of semiconductor between the ion injection step forming the diffusion layer and the activation of the diffusion layer, thereby discharging fluorine"/><meta name="description" content="Disclosed is a manufacturing method of a semiconductor device which comprises which comprises an element isolation region formation step; a side wall formation step; a diffusion layer formation step; an activation step; a silicide formation step; and a removing step. The element isolation region formation step is the one for forming a field oxide film on a semiconductor substrate to form an element isolation region. In order to form a diffusion layer by introducing impurities into the semiconductor substrate, after injecting the fluorides (ion injection species) of elements into the semiconductor substrate, a thermal treatment is performed at a lower temperature than that of a thermal treatment for activating the diffusion layer prior to the activation of the diffusion layer, and fluorine produced from the ion injection species is discharged to the outside."/><meta property="og:title" content="Patent US6133122 - Thermal treatment of semiconductor between the ion injection step forming the diffusion layer and the activation of the diffusion layer, thereby discharging fluorine"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("mqHtU9rPO8G-sQS21oGQDg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("USA"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("mqHtU9rPO8G-sQS21oGQDg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("USA"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6133122?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6133122"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=1l5RBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6133122&amp;usg=AFQjCNF4MMiTGh6LtlRm9IpI9uVWuzk2Cw" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6133122.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6133122.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6133122" style="display:none"><span itemprop="description">Disclosed is a manufacturing method of a semiconductor device which comprises which comprises an element isolation region formation step; a side wall formation step; a diffusion layer formation step; an activation step; a silicide formation step; and a removing step. The element isolation region formation...</span><span itemprop="url">http://www.google.com/patents/US6133122?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6133122 - Thermal treatment of semiconductor between the ion injection step forming the diffusion layer and the activation of the diffusion layer, thereby discharging fluorine</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6133122 - Thermal treatment of semiconductor between the ion injection step forming the diffusion layer and the activation of the diffusion layer, thereby discharging fluorine" title="Patent US6133122 - Thermal treatment of semiconductor between the ion injection step forming the diffusion layer and the activation of the diffusion layer, thereby discharging fluorine"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6133122 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/089,666</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Oct 17, 2000</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jun 3, 1998</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jun 6, 1997</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/CN1118863C">CN1118863C</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN1201999A">CN1201999A</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">089666, </span><span class="patent-bibdata-value">09089666, </span><span class="patent-bibdata-value">US 6133122 A, </span><span class="patent-bibdata-value">US 6133122A, </span><span class="patent-bibdata-value">US-A-6133122, </span><span class="patent-bibdata-value">US6133122 A, </span><span class="patent-bibdata-value">US6133122A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Yoshiaki+Yamamoto%22">Yoshiaki Yamamoto</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Nec+Corporation%22">Nec Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6133122.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6133122.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6133122.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (19),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (2),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (1),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (23),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (8)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6133122&usg=AFQjCNGUOnjB4Qyn9PrLFP179PbhTd4_Sg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6133122&usg=AFQjCNHWL_jZ0dW0UCvlDD2-fXmx8LTMsA">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6133122A%26KC%3DA%26FT%3DD&usg=AFQjCNHbE2yYYvUr7KCxFOpDk2n-pfT7zA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT128991209" lang="EN" load-source="ifi">Thermal treatment of semiconductor between the ion injection step forming the diffusion layer and the activation of the diffusion layer, thereby discharging fluorine</invention-title></span><br><span class="patent-number">US 6133122 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA38140430" lang="EN" load-source="patent-office"> <div class="abstract">Disclosed is a manufacturing method of a semiconductor device which comprises which comprises an element isolation region formation step; a side wall formation step; a diffusion layer formation step; an activation step; a silicide formation step; and a removing step. The element isolation region formation step is the one for forming a field oxide film on a semiconductor substrate to form an element isolation region. In order to form a diffusion layer by introducing impurities into the semiconductor substrate, after injecting the fluorides (ion injection species) of elements into the semiconductor substrate, a thermal treatment is performed at a lower temperature than that of a thermal treatment for activating the diffusion layer prior to the activation of the diffusion layer, and fluorine produced from the ion injection species is discharged to the outside.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(9)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6133122-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6133122-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6133122-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6133122-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6133122-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6133122-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6133122-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6133122-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6133122-5.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6133122-5.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6133122-6.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6133122-6.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6133122-7.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6133122-7.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6133122-8.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6133122-8.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6133122-9.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6133122-9.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(21)</span></span></div><div class="patent-text"><div mxw-id="PCLM59582503" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A method for fabricating a semiconductor device, comprising:<div class="claim-text">forming an element insulating layer on a substrate;</div> <div class="claim-text">forming a gate insulating layer on the substrate;</div> <div class="claim-text">forming a gate electrode on the gate insulating layer;</div> <div class="claim-text">forming a sidewall on a side of the gate electrode;</div> <div class="claim-text">injecting an ion injection species into the substrate using the gate electrode as a mask;</div> <div class="claim-text">heat-treating the element insulating layer to decrease a fluorine concentration in the element insulating layer to a level less than 1×10<sup>20</sup> atoms/cm<sup>2</sup> ;</div> <div class="claim-text">forming a metal layer on the gate electrode; and</div> <div class="claim-text">heat-treating the metal layer and the gate electrode to form a metal silicide on the gate electrode,</div> <div class="claim-text">wherein said heat-treating the element insulating layer step is performed before said forming a metal layer step.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The method of claim 1, wherein said injecting an ion injection species step includes injecting fluorine and boron.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The method of claim 1, wherein said injecting an ion injection species step includes injecting BF<sub>2</sub>.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. The method of claim 1, wherein said heat-treating the element insulating layer step is performed at a temperature of 700° C.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The method of claim 1, further comprising heat-treating the semiconductor substrate and activating the ion injection species at a temperature higher than a temperature of said heat-treating the element insulating layer step,<div class="claim-text">wherein said heat-treating the semiconductor substrate step is performed after said heat-treating the element insulating layer step.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. The method as claimed in claim 1, wherein said forming a metal layer step includes forming a titanium layer on the gate electrode.</div>
    </div>
    </div> <div class="claim"> <div num="7" class="claim">
      <div class="claim-text">7. A method of fabricating a semiconductor device, comprising:<div class="claim-text">forming an element insulation layer on a substrate;</div> <div class="claim-text">forming a gate insulating layer on the substrate;</div> <div class="claim-text">forming a gate electrode on the gate insulating layer;</div> <div class="claim-text">forming a sidewall on a side of the gate electrode;</div> <div class="claim-text">injecting an ion injection species into the substrate using the gate electrode as a mask;</div> <div class="claim-text">heat-treating the element insulation layer at a temperature which discharges fluorine in the element insulation layer without reacting the fluorine and silicon in the element insulation layer;</div> <div class="claim-text">forming a metal layer on the gate electrode; and</div> <div class="claim-text">heat-treating the metal layer and the gate electrode to form a metal silicide on the gate electrode,</div> <div class="claim-text">wherein said heat-treating the element insulation layer step is performed before said forming a metal layer step.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. The method of claim 7, wherein said injecting an ion injection species step includes injecting fluorine and boron.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" class="claim">
      <div class="claim-text">9. The method of claim 7, wherein said injecting an ion injection species step includes injecting BF<sub>2</sub>.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" class="claim">
      <div class="claim-text">10. The method of claim 7, wherein said heat-treating the element insulation layer step is at a temperature of 700° C.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" class="claim">
      <div class="claim-text">11. The method of claim 7, wherein said heat-treating the element insulation layer step reduces a density of the fluorine in the element insulation layer to less than 1×10<sup>20</sup> atoms/cm<sup>2</sup>.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" class="claim">
      <div class="claim-text">12. The method of claim 7, further comprising heat-treating the semiconductor substrate to activate the ion injection species at a temperature higher than a temperature of said heat-treating the element insulation layer step.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" class="claim">
      <div class="claim-text">13. The method as claimed in claim 7, wherein said forming a metal layer step includes forming a titanium layer on the gate electrode.</div>
    </div>
    </div> <div class="claim"> <div num="14" class="claim">
      <div class="claim-text">14. A method for fabricating a semiconductor device, comprising:<div class="claim-text">forming an element insulation layer;</div> <div class="claim-text">forming a gate insulating layer on a substrate;</div> <div class="claim-text">forming a gate electrode on the gate insulating layer;</div> <div class="claim-text">forming a sidewall on a side of the gate electrode;</div> <div class="claim-text">forming a surface insulating layer over an entire surface of the substrate;</div> <div class="claim-text">injecting an ion injection species into the substrate using the gate electrode as a mask;</div> <div class="claim-text">heat-treating the element insulation layer at a temperature which decreases a fluorine concentration in the element insulation layer;</div> <div class="claim-text">removing the surface insulating layer;</div> <div class="claim-text">forming a metal layer on the gate electrode; and</div> <div class="claim-text">heat-treating the metal layer and the gate electrode to form a metal silicide on the gate electrode.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" class="claim">
      <div class="claim-text">15. The method of claim 14, wherein said injecting an ion injection species step includes injecting fluorine and boron.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" class="claim">
      <div class="claim-text">16. The method of claim 14, wherein said injecting an ion injection species step includes injecting BF<sub>2</sub>.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" class="claim">
      <div class="claim-text">17. The method of claim 14, wherein said heat-treating the element insulating layer step is at a temperature of 700° C.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" class="claim">
      <div class="claim-text">18. The method of claim 14, wherein said heat-treating the element insulating layer step decreases the fluorine concentration in the element insulating layer to a level less than 1×10<sup>20</sup> atoms/cm<sup>2</sup>.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" class="claim">
      <div class="claim-text">19. The method of claim 14, further comprising activating the ion injection species by heat-treating the semiconductor substrate at a temperature higher than a temperature of said heat-treating the element insulating layer step,<div class="claim-text">wherein said activating step is performed after said heat-treating the element insulating layer step.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" class="claim">
      <div class="claim-text">20. The method as claimed in claim 14, wherein said forming a metal layer step includes forming a titanium layer on the gate electrode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" class="claim">
      <div class="claim-text">21. The method as claimed in claim 14, wherein said heat-treating the element insulating layer step is performed at a temperature which discharges fluorine in the element insulating layer without reacting the fluorine and silicon in the semiconductor device.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES67549201" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>Field of the Invention</p>
    <p>The present invention relates to a method of fabricating a semiconductor device, more particularly to a method of fabricating a semiconductor device for preventing rising-up of siliside.</p>
    <p>A high integration of semiconductor integrated circuits such as LSI has developed micronizing of devices. For example, impurity diffusion layers in source and drain regions are formed to be shallow and areas of them are made small. Moreover, a width of wirings connecting the devices are also narrowed. For this reason, electric resistances of the diffusion layers and the wirings are increased, so that a high speed operation of the devices is obstructed. From such circumstances, in the recent semiconductor devices, the attempt is made to form the surface of the impurity diffusion layer by using high melting point metal silicides, particularly by titanium silicide, whereby a high speed operation of the devices can be achieved by an decrease in the resistance of the impurity diffusion layer.</p>
    <p>For the formation of the titanium silicide layer, U.S. Pat. No. 4,855,798 discloses the formation of the titanium silcide layer using a self-alignment manner. The method to form the titanium silicide layer in the self-alignment manner will be described with reference to FIGS. 3(a) to 3(g).</p>
    <p>As shown in FIG. 3(a), the field oxide film 2, the gate oxide film 3, the gate electrode 4 and the side wall film 5 are formed on the semiconductor substrate 1. The exposed portions 6 of the semiconductor substrate 1 act as a diffusion layer region after impurity ions are injected thereto.</p>
    <p>Next, a protection oxide film 7 for the ion injection is formed on the entire surface of the resultant structure using a CVD method, for example, and thereafter impurity ions 8 are injected, thereby forming the diffusion layer 9 (FIG. 3(b)). Subsequently, a thermal treatment at a temperature of not less than 900° C. is performed to activate the diffusion layer 9. That is, the activated diffusion layer 14 is formed.</p>
    <p>Thereafter, the protection oxide film 7 is removed, and further a natural oxide film is removed prior to a Ti sputtering (FIG. 3(c)).</p>
    <p>Next, as shown in FIG. 3(d), the titanium film 11 is grown on the entire surface of the resultant structure by a sputtering method, for example. The titanium silicide film 11 is subjected to a thermal treatment under the conditions that a temperature is not more than 700° C. in an inert gas atmosphere, for example, a nitrogen atmosphere. Thus, the titanium silicide layer 12 of C49 phase is formed of high resistance TiSi<sub>2</sub> (a first sinter). At this time, the titanium silicide layer 12 only on the gate electrode 4 and the activated diffusion layer 14 in a self-aligned manner FIG. 3(e).</p>
    <p>Subsequently, the non-reacted titanium film 11 on the field oxide film 2 and the side wall film 5 is removed (FIG. 3(f)). Furthermore, a thermal treatment at a temperature of not less than 800° C. is performed. As a result of the thermal treatment, the titanium silicide film of C54 phase formed of low resistance TiSi<sub>2</sub> as shown in FIG. 3(g) is formed (a second sinter).</p>
    <p>However, when the titanium silicide films are formed by the foregoing method, the development of micronizing of the devices has created the problems of an electrical short-circuit between the gate electrode and the diffusion layers acting as the source/drain regions and between the diffusion layers adjacent to each other. The electrical short-circuits inherently originate from rising-up of the titanium silicide onto the region where the titanium silicide is not formed, that is, onto the side wall film for separating the gate electrode and the diffusion layers and onto the field oxide film for separating the diffusion layers. Hereinafter, such phenomenon is referred to as "a rising-up". Alternately, the electrical short-circuits originate from the formation of the conductive material. In order to prevent the rising-up of the titanium silicide and the formation of the conductive material, lengthening of an etching time to etch the non-reactive titanium silicide causes the titanium silicide on the diffusion layer to be etched excessively, leading to condition wherein the diffusion layer resistance increases.</p>
    <p>From such viewpoint, several methods to prevent the rising-up due to the expansion of the titanium silicide into the undesired regions have been proposed.</p>
    <p>One of them is disclosed in Japanese Patent Laid Open No. Sho 61-150216. In this method, a titanium film is formed on a silicon substrate. Thereafter, the first sinter is performed at a comparatively low temperature of 400 to 600° C., whereby the titanium film is converted to a titanium silicide film by so-called siliciding reaction. A non-reactive titanium film is removed, thereby forming a high resistance titanium silicide film on diffusion layers and a gate electrode. Thereafter, the second sinter is performed at a temperature not less than 800° C., thereby converting the high resistance titanium silicide film to a low resistance titanium silicide film. Because the first sinter is performed at the comparatively low temperature of 400 to 600° C., this method has a feature in that the rising-up of the titanium silicide film can be prevented.</p>
    <p>Another method is disclosed in Japanese Patent Laid Open No. Sho 59-126672. The structure of the semiconductor device manufactured by this method is shown in FIG. 4. In this method, in order to suppress the rising-up of the titanium silicide film on the side wall film and the reaction of the titanium film with the side wall film, the side wall film is formed of SiN film which is not prone to react with the titanium film.</p>
    <p>However, the above-described methods have posed the following new problems.</p>
    <p>The firstly described method involves the problem that with the micronizing of the diffusion layers and the gate electrode, a desired resistance can not be obtained. The reason is that because the first sinter temperature is low, the resistance of the titanium silicide is high, and the layer resistance of the diffusion layer after the second sinter is not below a desired value. In order to obtain the diffusion layer resistance below the desired value, if the second sinter temperature is increased, the problem that the titanium silicide is condensed occurs. For this reason, under the low first sinter temperature, the low resistance of the diffusion layer can not be achieved even when the rising-up of the titanium silicide can be suppressed.</p>
    <p>In the secondly described method, though the electrical short-circuit between the gate electrode and the diffusion layer can be suppressed, it is impossible to suppress the electrical short-circuit between the diffusion layers adjacent to each other.</p>
    <p>As described above, the electrical short-circuits between the gate electrode and the diffusion layer and between the diffusion layers adjacent to each other can not be necessarily perfectly suppressed with the conventional technologies.</p>
    <p>In order to suppress such an electrical short-circuit perfectly, factors causing the rising-up of the titanium silicide were investigated. The rising-up of the Ti silicide is more significant in the P-type diffusion layer, so that attention was paid to P-type ion injection species. For the P-type diffusion layer to which BF<sup>2+</sup>  (mass:49) is injected as the ion injection species, the rising-up of the Ti silicide is shown in FIG. 5b. On the other hand, for the P-type diffusion layer to which B<sup>+</sup> (mass:11) is injected as the ion injection species, no rising-up is shown in FIG. 5a. From this fact, it was proved that F in the BF<sup>2+</sup>  (mass: 49) that is the P-type ion injection species remains in the field oxide film and the side wall film, and a Ti silicide reaction inductively occurs on the field oxide film and the side wall film during performing the Ti silicide reaction, thereby creating the rising-up of the Ti silicide.</p>
    <p>If the P-type diffusion layer is formed using B<sup>+</sup>  mass: 11) as the ion injection species, the rising-up of the Ti silicide can be suppressed. However, it is impossible to form shallow diffusion layers, so that micronizing of the semiconductor integrated circuit can not be achieved with the use of B<sup>+</sup>  (mass:11) as the ion injection species.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>From the viewpoint of the above described circumstances, the object of the present invention is to provide a formation method of a Ti silicide applied to manufacturing of semiconductor devices, more particularly to a method for forming good quality products stably without producing defective products due to an electrical short-circuit between a gate electrode and a diffusion layer and between diffusion layers adjacent to each other.</p>
    <p>The method of the present invention was proposed in order to achieve the above-described object.</p>
    <p>A method of fabricating a semiconductor device comprising, forming an isolation region around a predetermined area of a semiconductor substrate, selectively forming an insulating layer on said predetermined area, selectively forming an electrode on said insulating layer, injecting an impurity ion in said substrate which is between said electrode and said isolation region, applying heat of a first temperature to said substrate, and applying heat of a second temperature higher than said first temperature to said substrate for activating said impurity ion after applying heat of said first temperature.</p>
    <p>The method of the present invention is featured in a low temperature thermal treatment carried out between the ion injection step forming the diffusion layer and the activation of the diffusion layer, thereby discharging fluorine produced from the ion injection species to the outside from a surface of the insulating film, a surface of the side wall, the silicon semiconductor substrate, and an interface between the semiconductor substrate and the isolation region. The low temperature thermal treatment is preferably carried out prior to the activation step consecutively in the same apparatus.</p>
    <p>An operation of the present invention will be described with an example using an ion injection species which includes fluorine.</p>
    <p>The method of the present invention has a feature that the step for removing fluorine injected into the surface of the field oxide film, the surface of the side wall film, the semiconductor substrate, the interface between the semiconductor substrate and the field oxide film. The reason why fluorine is removed as follows. Because of the formation of the P-type diffusion layer, fluorine injected into the field oxide film, the side wall film and the semiconductor substrate induces during the first sinter of the Ti silicide formation step, the rising-up of the Ti silicide on the portions of the field oxide film and side wall film where the Ti silicide should not be formed. When the rising-up of the Ti silicide occurs, electrical short-circuits between the gate electrode and the diffusion layer and between the diffusion layers adjacent to each other are caused. Therefore, this method of manufacturing a semiconductor device is intended to suppress the rising-up of the Ti silicide by removing fluorine.</p>
    <p>In order to remove fluorine, the low temperature thermal treatment is carried out prior to the step for activating the diffusion layer. Removing the fluorine enables stable obtainment of good quality products free from the rising-up of the Ti silicide, without producing defective products due to an electrical short-circuit.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings, in which;</p>
    <p>FIGS. 1(a) to 1(h) are a schematic section view showing a first application example of a Ti silicide formation method of first and second embodiments, according to a sequence of steps thereof;</p>
    <p>FIG. 2 shows a temperature profile when a low temperature thermal treatment and an activation thermal treatment are consecutively performed in the second embodiment of the present invention;</p>
    <p>FIGS. 3(a) to 3(g) are a schematic section views showing a sequence of steps of an example of a conventional Ti silicide formation method;</p>
    <p>FIG. 4 is an example of a section structure after the formation of the Ti silicide in the conventional technology;</p>
    <p>FIGS. 5(a) and 5(b) are a SEM photograph of the semiconductor device which has the conventional configuration shown in FIG. 4, when viewed from an obliquely above direction, specifically, FIGS. 5(a) and 5(b) show a micro-pattern formed on a semiconductor substrate, which shows a state of a rising-up of a Ti silicide, and which show that the degree of the rising-up differs depending on an injection species injected, and FIG. 5(a) shows the case where B<sup>+</sup>  (mass:11) is used and FIG. 5(b) shows the case where BF<sup>2+</sup>  (mass:49) is used.</p>
    <p>FIG. 6 is a graph showing a depth profile of concentrations of boron and fluorine in BF<sup>2+</sup>  (mass:49) that is a P-type ion injection species of the present invention; and</p>
    <p>FIG. 7 shows a relation between a yield ratio and the fluorine concentration obtained when the first embodiment is performed.</p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading> <p>Embodiments of the present invention will be described with reference to the accompanying drawings.</p>
    <p>The first embodiment is described with reference to FIGS. 1(a) to 1(h).</p>
    <p>As shown in FIG. 1(a), the field oxide film 2, the gate oxide film 3, the gate electrode 4 and the side wall film 5 are formed on the silicon substrate 1.</p>
    <p>Subsequently, a protection oxide film 7 for an ion injection is formed on the entire surface of the resultant structure using a CVD method. Thereafter, the impurity ions 8 are injected into the exposed portions of the silicon substrate 6, thereby forming the diffusion layer 9 FIG. 1(b)). Here, the description is made for formation of a P-type diffusion layer. As P-type impurities, BF<sup>2+</sup>  (mass: 49) ions capable of forming a shallow junction are injected into the entire surface of the resultant structure of FIG. 1(a), under the conditions that an acceleration voltage is 30 KeV and an impurity concentration is 3E15 cm<sup>-2</sup>. At this time, the depth profile of concentrations of boron and fluorine that are component elements of the ion injection species is determined depending on injection energy, in which B exhibits the maximum concentration at about 30 nm and F exhibits it near about 25 nm, as shown in FIG. 6.</p>
    <p>Next, a thermal treatment is performed in a nitrogen gas atmosphere using a diffusion furnace, under the conditions that a temperature is 700° C. and a treatment time is 60 minutes (FIG. 1(c)). During the thermal treatment, F (fluorine) 10 existing in the field oxide film 2, the side wall film 5, the diffusion layer 9 and the interface between silicon substrate 1 and the field oxide film 2 are discharged as an out gas. Hence, the F concentrations in the field oxide film 2, the side wall film 5, the silicon substrate 1 and the interface between the diffusion layer 9 and the field oxide film 2 become 1E20 atom/cm<sup>3</sup> or less.</p>
    <p>Subsequently, a thermal treatment at a temperature of 1000° C. for 10 seconds is performed using a lamp annealing apparatus, thereby activating the diffusion layer. That is, the activated diffusion layer 14 is formed. Here, if a low temperature thermal treatment is performed after the activation of the diffusion layer 14, F will combine with Si and the like, disenabling an annealing-out of the fluorine. Therefore, the low temperature thermal treatment should be effectively performed prior to the thermal treatment for activating the diffusion layer.</p>
    <p>Thereafter, the protection oxide film 7 is removed using a RIE etching apparatus and natural oxide films formed on the diffusion layer and the gate electrode are removed using 1:100 DHF liquid, prior to a Ti sputtering FIG. 1(d)).</p>
    <p>Next, as shown in FIG. 1(e), the Ti film 11 is formed to a thickness of 30 nm on the entire surface of the resultant structure by sputtering. A thermal treatment at a temperature of 700° C. for 30 seconds is performed using a lamp annealing apparatus, thereby forming the Ti silicide layer 12 of C49 phase formed of high resistance TiSi<sub>2</sub> (a first sinter) (FIG. 1(f)). At this time, the Ti silicide layer 12 is formed only on the gate electrode 3 and the diffusion layer 9 in a self-aligned manner.</p>
    <p>Then, the non-reactive portions of the Ti film 11 on the field oxide film 2 and the side wall film 5 are removed using an aqueous per-ammonium solution (FIG. 1(g)).</p>
    <p>Thereafter, a thermal treatment at a temperature of 850° C. for 10 seconds is further performed using a lamp annealing apparatus. As a result, the Ti silicide layer 13 of C54 phase formed of a low resistance TiSi<sub>2</sub> as shown in FIG. 1(h) is formed (a second sinter).</p>
    <p>The Ti silicide film 13 formed as described above exhibits no rising-up onto the field oxide film 2 and the side wall 5. The low sheet resistivity of the Ti silicide film of 10 Ω/□ or less can be obtained, so that an increase in an operation speed of the devices can be achieved and the yield ratio of the good quality products increases as shown in FIG. 7.</p>
    <p>The second embodiment is also described with reference to FIGS. 1(a) to 1(h).</p>
    <p>First, as shown in FIG. 1(a), similar to the first embodiment, the field oxide film 2, the gate oxide film 3, the gate electrode 4 and the side wall film 5 are formed on the silicon substrate 1.</p>
    <p>Subsequently, a protection oxide film 7 for an ion injection is formed on the entire surface of the resultant structure using a CVD method. Thereafter, the impurity ions 8 are injected into the exposed portions of the silicon substrate 6, thereby forming the diffusion layer 9 (FIG. 1(b)). Here, similar to the first embodiment, a description is made for formation of a P-type diffusion layer. As P-type impurities, BF<sup>2+</sup> (mass: 49) ions capable of forming a shallow junction are injected into the entire surface of the resultant structure of FIG. 1(a), under the conditions that an acceleration voltage is 30 KeV and an impurity concentration is 3E15 cm<sup>-2</sup>. At this time, the depth profile of concentrations of boron and fluorine that are component elements of the ion injection species is determined depending on injection energy, in which B exhibits the maximum concentration near about 30 nm and F exhibits it near about 25 nm, as shown in FIG. 6.</p>
    <p>Subsequently, a thermal treatment at a temperature of 1000° C. for 10 seconds is performed for activating the impurity ions using a lamp annealing apparatus. As shown in FIG. 2, the temperature is changed. In step a of FIG. 2, fluorine is discharged as out-gas from the field oxide film 2, the side wall film 5, the silicon substrate 1 and the interface between the silicon substrate 1 and the field oxide film 2 (FIG. 1(c)). Hence, the F concentrations in the field oxide film 2, the side wall film 5, the silicon substrate 1 and the interface between the silicon substrate 1 and the field oxide film 2 become 1E20 atom/cm<sup>3</sup> or less. In step b of FIG. 2, the activation of the impurity ions is performed. That is, the activated diffusion layer 14 is formed. Thus, it is unnecessary to increase the number of the steps and manufacturing apparatuses.</p>
    <p>Next, the protection oxide film 7 is removed using a RIE etching apparatus (FIG. 1(d)). Thereafter, natural oxide films formed on the diffusion layer and the gate electrode are removed using 1:100 DHF liquid, prior to a Ti sputtering.</p>
    <p>Subsequently, as shown in FIG. 1(e), the Ti film 11 is formed to a thickness of 30 nm on the entire surface of the resultant structure by sputtering. A thermal treatment at a temperature of 700° C. for 30 seconds is performed using a lamp annealing apparatus, thereby forming the Ti silicide layer 12 of C49 phase formed of high resistance TiSi<sub>2</sub> (a first sinter) (FIG. 1(f)). At this time, the Ti silicide layer 12 is formed only on the gate electrode 3 and the diffusion layer 9 in a self-aligned manner.</p>
    <p>Then, the non-reactive portions of the Ti film 11 on the field oxide film 2 and the side wall film 5 are removed using an ammonium hydroxide peroxide mixture (FIG. 1(g)).</p>
    <p>Thereafter, a thermal treatment at a temperature of 850° C. for 10 seconds is further performed using a lamp annealing apparatus. As a result, the Ti silicide layer 13 of C54 phase formed of low resistance TiSi<sub>2</sub> as shown in FIG. 1(h) is formed (a second sinter).</p>
    <p>The Ti silicide film 13 formed as described above exhibits no rising-up onto the field oxide film 2 and the side wall 5. The low sheet resistivity of the Ti silicide film of 10 Ω/□ or less can be obtained, so that an increase in an operation speed of the devices can be achieved.</p>
    <p>The Ti silicide formed using the present invention reduces the fluorine concentrations in the field oxide film and the side wall oxide film, whereby the rising-up of the Ti silicide can be suppressed and good quality products can be stably obtained without electrical short-circuits between the gate electrode and the diffusion layer as well as between the diffusion layers adjacent to each other.</p>
    <p>Although the preferred embodiments of the present invention have been described in detail, it should be understood that various changes, substitutions and alterations can be made therein without departing from the spirit and scope of the invention as defined by the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4047976">US4047976</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 21, 1976</td><td class="patent-data-table-td patent-date-value">Sep 13, 1977</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Method for manufacturing a high-speed semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4855798">US4855798</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 13, 1988</td><td class="patent-data-table-td patent-date-value">Aug 8, 1989</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Semiconductor and process of fabrication thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5185294">US5185294</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 22, 1991</td><td class="patent-data-table-td patent-date-value">Feb 9, 1993</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Boron out-diffused surface strap process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5380677">US5380677</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 23, 1993</td><td class="patent-data-table-td patent-date-value">Jan 10, 1995</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Pretreatment with sulfur hexafluoride plasma</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5393685">US5393685</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 10, 1992</td><td class="patent-data-table-td patent-date-value">Feb 28, 1995</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company</td><td class="patent-data-table-td ">Peeling free metal silicide films using rapid thermal anneal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5434096">US5434096</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 5, 1994</td><td class="patent-data-table-td patent-date-value">Jul 18, 1995</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company Ltd.</td><td class="patent-data-table-td ">Method to prevent silicide bubble in the VLSI process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5460993">US5460993</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 3, 1995</td><td class="patent-data-table-td patent-date-value">Oct 24, 1995</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company Ltd.</td><td class="patent-data-table-td ">Method of making NMOS and PMOS LDD transistors utilizing thinned sidewall spacers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5527718">US5527718</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 28, 1994</td><td class="patent-data-table-td patent-date-value">Jun 18, 1996</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Process for removing impurities from polycide electrode and insulating film using heat</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5599726">US5599726</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 4, 1995</td><td class="patent-data-table-td patent-date-value">Feb 4, 1997</td><td class="patent-data-table-td ">Chartered Semiconductor Manufacturing Pte Ltd</td><td class="patent-data-table-td ">Method of making a conductive spacer lightly doped drain (LDD) for hot carrier effect (HCE) control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5665646">US5665646</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 6, 1995</td><td class="patent-data-table-td patent-date-value">Sep 9, 1997</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Method for manufacturing semiconductor device with low electric resistance silicide layer on silicon surface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5698468">US5698468</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 1995</td><td class="patent-data-table-td patent-date-value">Dec 16, 1997</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Refractory metal is deposited over semiconductor, annealing to form silicided structure, oxidizing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5707896">US5707896</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 16, 1996</td><td class="patent-data-table-td patent-date-value">Jan 13, 1998</td><td class="patent-data-table-td ">Taiwan Semiconductor Manuacturing Company, Ltd.</td><td class="patent-data-table-td ">Method for preventing delamination of interlevel dielectric layer over FET P+ doped polysilicon gate electrodes on semiconductor integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5739046">US5739046</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 28, 1996</td><td class="patent-data-table-td patent-date-value">Apr 14, 1998</td><td class="patent-data-table-td ">United Microelectronics Corporation</td><td class="patent-data-table-td ">Providing dielectric coating on semiconductor substrate, opening contact holes, depositing titanium layer, annealing to form titanium nitride and titanium silicide</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5811343">US5811343</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 15, 1996</td><td class="patent-data-table-td patent-date-value">Sep 22, 1998</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company, Ltd.</td><td class="patent-data-table-td ">Oxidation method for removing fluorine gas inside polysilicon during semiconductor manufacturing to prevent delamination of subsequent layer induced by fluorine outgassing dielectric</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5834346">US5834346</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 14, 1997</td><td class="patent-data-table-td patent-date-value">Nov 10, 1998</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company, Ltd.</td><td class="patent-data-table-td ">Procedure for eliminating bubbles formed during reflow of a dielectric layer over an LDD structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=1l5RBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0411776A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNH1BnRVDuUGoS7PSltUAU3Fdr-Oag">JPH0411776A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=1l5RBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH07249763A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFkLEVGhyWuq5f-A26HSOmudFObFw">JPH07249763A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=1l5RBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS59126672A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHqoQ0Fbe5wXadzw4xIJgMSZdPwMw">JPS59126672A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=1l5RBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS61150216A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHEOaZCzHlkOFSaZuUd5zvTLy2Q2w">JPS61150216A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Wolf, Silicon processing for the VLSI Era vol. 2, pp. 144 147, 1990.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Wolf, Silicon processing for the VLSI Era vol. 2, pp. 144-147, 1990.</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6312999">US6312999</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 29, 2001</td><td class="patent-data-table-td patent-date-value">Nov 6, 2001</td><td class="patent-data-table-td ">Chartered Semiconductor Manufacturing Ltd.</td><td class="patent-data-table-td ">Method for forming PLDD structure with minimized lateral dopant diffusion</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S514000">438/514</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S303000">438/303</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S648000">438/648</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S305000">438/305</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21438">257/E21.438</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S522000">438/522</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21324">257/E21.324</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21337">257/E21.337</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S533000">438/533</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S585000">438/585</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0027088000">H01L27/088</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021324000">H01L21/324</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021336000">H01L21/336</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021280000">H01L21/28</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021823400">H01L21/8234</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021265000">H01L21/265</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029780000">H01L29/78</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/324">H01L21/324</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/665">H01L29/665</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=1l5RBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/2652">H01L21/2652</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L29/66M6T6F3</span>, <span class="nested-value">H01L21/324</span>, <span class="nested-value">H01L21/265A2B</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Apr 4, 2012</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 22, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">RENESAS ELECTRONICS CORPORATION, JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025183/0574</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100401</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 27, 2009</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 1-3, 6, 8, 9, 12, 13, 15-17 AND 20 ARE CANCELLED. CLAIMS 4, 5, 7 AND 14 ARE DETERMINED TO BEPATENTABLE AS AMENDED. CLAIMS 10, 11, 18, 19 AND 21, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 4, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 19, 2008</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20071105</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 10, 2004</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 25, 2003</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">NEC ELECTRONICS CORPORATION, JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013751/0721</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20021101</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 3, 1998</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">NEC CORPORATION, JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YAMAMOTO, YOSHIAKI;REEL/FRAME:009221/0949</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19980529</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U2ptb6MCV1YeiqJyqMxtSl134v9LQ\u0026id=1l5RBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U0WRaukE021bOFEWLgjlDcaoFapaw\u0026id=1l5RBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U2tqCAYsxnOW6h4XNMnBQME6w_6ag","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Thermal_treatment_of_semiconductor_betwe.pdf?id=1l5RBAABERAJ\u0026output=pdf\u0026sig=ACfU3U3SIkSDtkAqyiV43G6ZGltNJaI7kA"},"sample_url":"http://www.google.com/patents/reader?id=1l5RBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>