#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002429ded4140 .scope module, "full_adder_test" "full_adder_test" 2 1;
 .timescale 0 0;
v000002429df38480_0 .var "a0", 3 0;
v000002429df385c0_0 .var "b0", 3 0;
v000002429df38660_0 .var "c_in0", 0 0;
v000002429df39420_0 .net "c_out0", 0 0, L_000002429df39600;  1 drivers
v000002429df38700_0 .net "result0", 3 0, L_000002429df388e0;  1 drivers
S_000002429ded42d0 .scope module, "f" "full_adder" 2 19, 3 1 0, S_000002429ded4140;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "result";
    .port_info 4 /OUTPUT 1 "c_out";
P_000002429ded09b0 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000000100>;
L_000002429dedd9b0 .functor BUFZ 1, v000002429df38660_0, C4<0>, C4<0>, C4<0>;
v000002429dedbe60_0 .net *"_ivl_33", 0 0, L_000002429dedd9b0;  1 drivers
v000002429decc110_0 .net "a", 3 0, v000002429df38480_0;  1 drivers
v000002429decc2f0_0 .net "b", 3 0, v000002429df385c0_0;  1 drivers
v000002429decc4d0_0 .net "c_in", 0 0, v000002429df38660_0;  1 drivers
v000002429decc930_0 .net "c_out", 0 0, L_000002429df39600;  alias, 1 drivers
v000002429df39380_0 .net "c_out_temp", 4 0, L_000002429df38d40;  1 drivers
v000002429df38520_0 .net "result", 3 0, L_000002429df388e0;  alias, 1 drivers
L_000002429df38b60 .part v000002429df38480_0, 0, 1;
L_000002429df387a0 .part v000002429df385c0_0, 0, 1;
L_000002429df38ac0 .part L_000002429df38d40, 0, 1;
L_000002429df38c00 .part v000002429df38480_0, 1, 1;
L_000002429df38ca0 .part v000002429df385c0_0, 1, 1;
L_000002429df37a80 .part L_000002429df38d40, 1, 1;
L_000002429df38160 .part v000002429df38480_0, 2, 1;
L_000002429df38200 .part v000002429df385c0_0, 2, 1;
L_000002429df37da0 .part L_000002429df38d40, 2, 1;
L_000002429df37b20 .part v000002429df38480_0, 3, 1;
L_000002429df38840 .part v000002429df385c0_0, 3, 1;
L_000002429df39740 .part L_000002429df38d40, 3, 1;
L_000002429df388e0 .concat8 [ 1 1 1 1], L_000002429dedd780, L_000002429deddcc0, L_000002429dedd080, L_000002429deddb00;
LS_000002429df38d40_0_0 .concat8 [ 1 1 1 1], L_000002429dedd9b0, L_000002429dedd7f0, L_000002429dedd400, L_000002429deddef0;
LS_000002429df38d40_0_4 .concat8 [ 1 0 0 0], L_000002429dedd550;
L_000002429df38d40 .concat8 [ 4 1 0 0], LS_000002429df38d40_0_0, LS_000002429df38d40_0_4;
L_000002429df39600 .part L_000002429df38d40, 4, 1;
S_000002429dd2e560 .scope generate, "make_hadders[0]" "make_hadders[0]" 3 13, 3 13 0, S_000002429ded42d0;
 .timescale 0 0;
P_000002429ded0ef0 .param/l "i" 0 3 13, +C4<00>;
S_000002429dd2e6f0 .scope module, "s" "half_adder" 3 15, 4 1 0, S_000002429dd2e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002429dedd010 .functor XOR 1, L_000002429df38b60, L_000002429df387a0, C4<0>, C4<0>;
L_000002429dedd780 .functor XOR 1, L_000002429dedd010, L_000002429df38ac0, C4<0>, C4<0>;
L_000002429dedd710 .functor AND 1, L_000002429df38b60, L_000002429df387a0, C4<1>, C4<1>;
L_000002429dedd630 .functor AND 1, L_000002429df38b60, L_000002429df38ac0, C4<1>, C4<1>;
L_000002429deddc50 .functor OR 1, L_000002429dedd710, L_000002429dedd630, C4<0>, C4<0>;
L_000002429deddd30 .functor AND 1, L_000002429df387a0, L_000002429df38ac0, C4<1>, C4<1>;
L_000002429dedd7f0 .functor OR 1, L_000002429deddc50, L_000002429deddd30, C4<0>, C4<0>;
v000002429dedb820_0 .net *"_ivl_0", 0 0, L_000002429dedd010;  1 drivers
v000002429dedc7c0_0 .net *"_ivl_10", 0 0, L_000002429deddd30;  1 drivers
v000002429dedb960_0 .net *"_ivl_4", 0 0, L_000002429dedd710;  1 drivers
v000002429dedb640_0 .net *"_ivl_6", 0 0, L_000002429dedd630;  1 drivers
v000002429dedc900_0 .net *"_ivl_8", 0 0, L_000002429deddc50;  1 drivers
v000002429dedba00_0 .net "a", 0 0, L_000002429df38b60;  1 drivers
v000002429dedc360_0 .net "b", 0 0, L_000002429df387a0;  1 drivers
v000002429dedb6e0_0 .net "c_in", 0 0, L_000002429df38ac0;  1 drivers
v000002429dedc860_0 .net "c_out", 0 0, L_000002429dedd7f0;  1 drivers
v000002429dedbfa0_0 .net "result", 0 0, L_000002429dedd780;  1 drivers
S_000002429dd2e880 .scope generate, "make_hadders[1]" "make_hadders[1]" 3 13, 3 13 0, S_000002429ded42d0;
 .timescale 0 0;
P_000002429ded0d30 .param/l "i" 0 3 13, +C4<01>;
S_000002429dea2ce0 .scope module, "s" "half_adder" 3 15, 4 1 0, S_000002429dd2e880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002429dedd1d0 .functor XOR 1, L_000002429df38c00, L_000002429df38ca0, C4<0>, C4<0>;
L_000002429deddcc0 .functor XOR 1, L_000002429dedd1d0, L_000002429df37a80, C4<0>, C4<0>;
L_000002429dedd6a0 .functor AND 1, L_000002429df38c00, L_000002429df38ca0, C4<1>, C4<1>;
L_000002429deddda0 .functor AND 1, L_000002429df38c00, L_000002429df37a80, C4<1>, C4<1>;
L_000002429dedde10 .functor OR 1, L_000002429dedd6a0, L_000002429deddda0, C4<0>, C4<0>;
L_000002429dedd470 .functor AND 1, L_000002429df38ca0, L_000002429df37a80, C4<1>, C4<1>;
L_000002429dedd400 .functor OR 1, L_000002429dedde10, L_000002429dedd470, C4<0>, C4<0>;
v000002429dedc5e0_0 .net *"_ivl_0", 0 0, L_000002429dedd1d0;  1 drivers
v000002429dedbaa0_0 .net *"_ivl_10", 0 0, L_000002429dedd470;  1 drivers
v000002429dedcae0_0 .net *"_ivl_4", 0 0, L_000002429dedd6a0;  1 drivers
v000002429dedcb80_0 .net *"_ivl_6", 0 0, L_000002429deddda0;  1 drivers
v000002429dedc180_0 .net *"_ivl_8", 0 0, L_000002429dedde10;  1 drivers
v000002429dedb780_0 .net "a", 0 0, L_000002429df38c00;  1 drivers
v000002429dedc2c0_0 .net "b", 0 0, L_000002429df38ca0;  1 drivers
v000002429dedb140_0 .net "c_in", 0 0, L_000002429df37a80;  1 drivers
v000002429dedc680_0 .net "c_out", 0 0, L_000002429dedd400;  1 drivers
v000002429dedb500_0 .net "result", 0 0, L_000002429deddcc0;  1 drivers
S_000002429dea2e70 .scope generate, "make_hadders[2]" "make_hadders[2]" 3 13, 3 13 0, S_000002429ded42d0;
 .timescale 0 0;
P_000002429ded0f70 .param/l "i" 0 3 13, +C4<010>;
S_000002429dea3000 .scope module, "s" "half_adder" 3 15, 4 1 0, S_000002429dea2e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002429dedd860 .functor XOR 1, L_000002429df38160, L_000002429df38200, C4<0>, C4<0>;
L_000002429dedd080 .functor XOR 1, L_000002429dedd860, L_000002429df37da0, C4<0>, C4<0>;
L_000002429dedd160 .functor AND 1, L_000002429df38160, L_000002429df38200, C4<1>, C4<1>;
L_000002429dedde80 .functor AND 1, L_000002429df38160, L_000002429df37da0, C4<1>, C4<1>;
L_000002429dedd8d0 .functor OR 1, L_000002429dedd160, L_000002429dedde80, C4<0>, C4<0>;
L_000002429dedd2b0 .functor AND 1, L_000002429df38200, L_000002429df37da0, C4<1>, C4<1>;
L_000002429deddef0 .functor OR 1, L_000002429dedd8d0, L_000002429dedd2b0, C4<0>, C4<0>;
v000002429dedbb40_0 .net *"_ivl_0", 0 0, L_000002429dedd860;  1 drivers
v000002429dedc9a0_0 .net *"_ivl_10", 0 0, L_000002429dedd2b0;  1 drivers
v000002429dedcc20_0 .net *"_ivl_4", 0 0, L_000002429dedd160;  1 drivers
v000002429dedb1e0_0 .net *"_ivl_6", 0 0, L_000002429dedde80;  1 drivers
v000002429dedc040_0 .net *"_ivl_8", 0 0, L_000002429dedd8d0;  1 drivers
v000002429dedc400_0 .net "a", 0 0, L_000002429df38160;  1 drivers
v000002429dedb320_0 .net "b", 0 0, L_000002429df38200;  1 drivers
v000002429dedccc0_0 .net "c_in", 0 0, L_000002429df37da0;  1 drivers
v000002429dedcd60_0 .net "c_out", 0 0, L_000002429deddef0;  1 drivers
v000002429dedbbe0_0 .net "result", 0 0, L_000002429dedd080;  1 drivers
S_000002429ded4970 .scope generate, "make_hadders[3]" "make_hadders[3]" 3 13, 3 13 0, S_000002429ded42d0;
 .timescale 0 0;
P_000002429ded0db0 .param/l "i" 0 3 13, +C4<011>;
S_000002429ded4b00 .scope module, "s" "half_adder" 3 15, 4 1 0, S_000002429ded4970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002429dedd0f0 .functor XOR 1, L_000002429df37b20, L_000002429df38840, C4<0>, C4<0>;
L_000002429deddb00 .functor XOR 1, L_000002429dedd0f0, L_000002429df39740, C4<0>, C4<0>;
L_000002429dedd940 .functor AND 1, L_000002429df37b20, L_000002429df38840, C4<1>, C4<1>;
L_000002429dedd4e0 .functor AND 1, L_000002429df37b20, L_000002429df39740, C4<1>, C4<1>;
L_000002429dedd240 .functor OR 1, L_000002429dedd940, L_000002429dedd4e0, C4<0>, C4<0>;
L_000002429dedd320 .functor AND 1, L_000002429df38840, L_000002429df39740, C4<1>, C4<1>;
L_000002429dedd550 .functor OR 1, L_000002429dedd240, L_000002429dedd320, C4<0>, C4<0>;
v000002429dedb3c0_0 .net *"_ivl_0", 0 0, L_000002429dedd0f0;  1 drivers
v000002429dedbc80_0 .net *"_ivl_10", 0 0, L_000002429dedd320;  1 drivers
v000002429dedcea0_0 .net *"_ivl_4", 0 0, L_000002429dedd940;  1 drivers
v000002429dedbd20_0 .net *"_ivl_6", 0 0, L_000002429dedd4e0;  1 drivers
v000002429dedb000_0 .net *"_ivl_8", 0 0, L_000002429dedd240;  1 drivers
v000002429dedb0a0_0 .net "a", 0 0, L_000002429df37b20;  1 drivers
v000002429dedbf00_0 .net "b", 0 0, L_000002429df38840;  1 drivers
v000002429dedc0e0_0 .net "c_in", 0 0, L_000002429df39740;  1 drivers
v000002429dedb460_0 .net "c_out", 0 0, L_000002429dedd550;  1 drivers
v000002429dedbdc0_0 .net "result", 0 0, L_000002429deddb00;  1 drivers
    .scope S_000002429ded4140;
T_0 ;
    %vpi_call 2 10 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002429ded4140 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002429df38480_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000002429df385c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002429df38660_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 17 "$display", "a=%b,b=%b,result=%b,c_out=%b", v000002429df38480_0, v000002429df385c0_0, v000002429df38700_0, v000002429df39420_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "full_adder_testbench.v";
    "full_adder.v";
    "half_adder.v";
