$comment
	File created using the following command:
		vcd file ReedSolution.msim.vcd -direction
$end
$date
	Mon Nov 21 12:10:50 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module main_vhd_vec_tst $end
$var wire 1 ! E1 $end
$var wire 1 " E2 $end
$var wire 1 # m0 $end
$var wire 1 $ m1 $end
$var wire 1 % m2 $end
$var wire 1 & m3 $end
$var wire 1 ' NoErrors $end
$var wire 1 ( y0 $end
$var wire 1 ) y1 $end
$var wire 1 * y2 $end
$var wire 1 + y3 $end
$var wire 1 , y4 $end
$var wire 1 - y5 $end
$var wire 1 . y6 $end
$var wire 1 / y7 $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var wire 1 3 devoe $end
$var wire 1 4 devclrn $end
$var wire 1 5 devpor $end
$var wire 1 6 ww_devoe $end
$var wire 1 7 ww_devclrn $end
$var wire 1 8 ww_devpor $end
$var wire 1 9 ww_y7 $end
$var wire 1 : ww_y6 $end
$var wire 1 ; ww_y5 $end
$var wire 1 < ww_y4 $end
$var wire 1 = ww_y3 $end
$var wire 1 > ww_y2 $end
$var wire 1 ? ww_y1 $end
$var wire 1 @ ww_y0 $end
$var wire 1 A ww_m0 $end
$var wire 1 B ww_m1 $end
$var wire 1 C ww_m2 $end
$var wire 1 D ww_m3 $end
$var wire 1 E ww_NoErrors $end
$var wire 1 F ww_E2 $end
$var wire 1 G ww_E1 $end
$var wire 1 H \m0~output_o\ $end
$var wire 1 I \m1~output_o\ $end
$var wire 1 J \m2~output_o\ $end
$var wire 1 K \m3~output_o\ $end
$var wire 1 L \NoErrors~output_o\ $end
$var wire 1 M \E2~output_o\ $end
$var wire 1 N \E1~output_o\ $end
$var wire 1 O \y5~input_o\ $end
$var wire 1 P \y4~input_o\ $end
$var wire 1 Q \y1~input_o\ $end
$var wire 1 R \y0~input_o\ $end
$var wire 1 S \gate0|gate0|Mo~0_combout\ $end
$var wire 1 T \y7~input_o\ $end
$var wire 1 U \y6~input_o\ $end
$var wire 1 V \gate0|gate0|Mo~1_combout\ $end
$var wire 1 W \y3~input_o\ $end
$var wire 1 X \y2~input_o\ $end
$var wire 1 Y \gate0|gate0|Mo~combout\ $end
$var wire 1 Z \gate0|gate1|Mo~0_combout\ $end
$var wire 1 [ \gate0|gate1|Mo~1_combout\ $end
$var wire 1 \ \gate0|gate1|Mo~combout\ $end
$var wire 1 ] \gate0|gate2|Mo~0_combout\ $end
$var wire 1 ^ \gate0|gate2|Mo~1_combout\ $end
$var wire 1 _ \gate0|gate2|Mo~combout\ $end
$var wire 1 ` \gate1|m3_1~combout\ $end
$var wire 1 a \gate2|gate2|s~combout\ $end
$var wire 1 b \gate2|gate2|cO~combout\ $end
$var wire 1 c \gate2|gate5|gate1|cO~0_combout\ $end
$var wire 1 d \gate2|gate1|s~combout\ $end
$var wire 1 e \gate2|gate0|s~0_combout\ $end
$var wire 1 f \gate1|m3_7~2_combout\ $end
$var wire 1 g \gate1|m3_7~3_combout\ $end
$var wire 1 h \gate2|gate0|cO~combout\ $end
$var wire 1 i \gate2|gate1|cO~combout\ $end
$var wire 1 j \gate2|gate4|gate1|cO~0_combout\ $end
$var wire 1 k \gate2|gate5|gate0|s~0_combout\ $end
$var wire 1 l \gate2|gate4|gate0|s~0_combout\ $end
$var wire 1 m \gate2|gate4|gate1|s~combout\ $end
$var wire 1 n \gate2|gate5|gate1|s~combout\ $end
$var wire 1 o \gate2|gate6|gate1|cO~0_combout\ $end
$var wire 1 p \gate2|m0_3~combout\ $end
$var wire 1 q \gate2|gate6|gate2|s~0_combout\ $end
$var wire 1 r \gate2|gate6|gate1|s~combout\ $end
$var wire 1 s \gate3|Valid_No_Errors~combout\ $end
$var wire 1 t \gate2|gate6|gate2|cO~0_combout\ $end
$var wire 1 u \gate2|gate6|gate0|s~combout\ $end
$var wire 1 v \gate3|n2_Errors~combout\ $end
$var wire 1 w \gate3|n1_Error~0_combout\ $end
$var wire 1 x \gate3|ALT_INV_Valid_No_Errors~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
1'
1(
1)
1*
1+
1,
1-
1.
1/
00
11
x2
13
14
15
16
17
18
19
1:
1;
1<
1=
1>
1?
1@
0A
0B
0C
1D
1E
0F
0G
0H
0I
0J
1K
1L
0M
0N
1O
1P
1Q
1R
0S
1T
1U
0V
1W
1X
0Y
0Z
0[
0\
0]
0^
0_
1`
0a
0b
1c
0d
0e
1f
1g
0h
0i
1j
0k
0l
0m
1n
0o
1p
0q
1r
0s
1t
0u
0v
0w
1x
$end
#20000
0(
0)
0*
0+
0,
0-
0.
0/
0@
0?
0>
0=
0<
0;
0:
09
0T
0U
0O
0P
0W
0X
0Q
0R
0c
0n
0`
1b
1i
1h
0g
0j
1n
0r
1q
0t
1s
1v
1r
0p
0q
0x
0s
0v
1x
0K
1M
0L
0D
1F
0M
0E
0&
1"
1L
0F
0'
1E
0"
1'
#40000
1(
1)
1*
1+
1@
1?
1>
1=
1W
1X
1Q
1R
1`
1]
1^
0b
1_
1c
1p
1q
0h
0i
1j
1s
1v
1J
0x
0q
1t
1C
1K
1%
0s
0v
1D
1M
1x
1&
0L
1F
0E
1"
0'
0M
1L
0F
1E
0"
1'
#60000
0(
0*
1-
1/
0@
0>
1;
19
1T
1O
0X
0R
0c
0n
0]
1a
1b
0f
1S
1d
1i
1V
0^
1g
1h
0j
1m
1Y
0a
0g
0_
0r
1q
0t
1s
1v
1n
0`
0d
1o
1r
0p
0q
0m
0x
0s
0v
1p
1q
0o
0J
1H
1x
0p
0q
1s
1v
0C
1A
0K
1M
0x
0%
1#
0L
0s
0v
0D
1F
1K
0M
1x
0E
0&
1"
1L
1D
0F
0'
1M
0K
1E
1&
0"
0L
1F
0D
1'
0M
0E
1"
0&
1L
0F
0'
1E
0"
1'
#80000
0)
0+
1,
1.
0?
0=
1<
1:
1U
1P
0W
0Q
1`
1^
1a
1f
0S
1d
0V
1]
0Y
0a
1g
1_
0n
0r
1n
0`
0d
1r
1s
1v
1J
0H
0x
0s
0v
1C
0A
1x
1%
0#
1M
0L
1F
0M
0E
1"
1L
0F
0'
1E
0"
1'
#99000
0,
0-
0/
0<
0;
09
0T
0O
0P
0]
0i
1V
0^
0g
1l
1s
1u
1e
1m
0_
0x
1i
0r
1w
0m
0J
0L
1r
0C
1N
0E
0%
1G
0'
1!
#200000
