Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Jul 28 23:40:34 2018
| Host         : sume running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1582 |
| Unused register locations in slices containing registers |  4547 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12032 |         3528 |
| No           | No                    | Yes                    |            1531 |          415 |
| No           | Yes                   | No                     |           14111 |         4683 |
| Yes          | No                    | No                     |           13304 |         2969 |
| Yes          | No                    | Yes                    |             344 |           82 |
| Yes          | Yes                   | No                     |           23563 |         6002 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                         Clock Signal                                                                        |                                                                                                                                                         Enable Signal                                                                                                                                                        |                                                                                                                                                      Set/Reset Signal                                                                                                                                                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7_reg[7][0]                                                          |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/fcomp_01                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                         |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_async4                                                                                                                                                                                 |                1 |              1 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rMaxPayloadTrain[2]_i_1_n_0                                                                                                                                                                                          |                1 |              1 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rMaxPayloadShift[0]_i_1__0_n_0                                                                                                                                                                                       |                1 |              1 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7_reg[7][0]                                                          |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/start_data_reg                                                                                                                                                                                         |                1 |              1 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                                                                                                                                                                                | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                     |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                         |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_size/start_data_reg                                                                                                                                                                                          |                1 |              1 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c6_reg[7][0]                                                          |                1 |              1 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7_reg[7][0]                                                          |                1 |              1 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c6_reg[7][0]                                                          |                1 |              1 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                          |                1 |              1 |
| ~control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                         |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                                    |                1 |              1 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5_reg[7]_0[0]                                                        |                1 |              1 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5_reg[7]_0[0]                                                        |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                         |                1 |              1 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1_reg[7][0]                                                          |                1 |              1 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/fcomp_01                                                  | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |                1 |              1 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                         | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0                                                                                                                                                                  | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                          |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_fsm/f                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                         | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0                                                                                                                                                                  | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                          |                1 |              1 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                        |                1 |              1 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_async4                                                                                                                                                                                 |                1 |              1 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                             |                1 |              1 |
|  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_reg                            |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirClr                                                                                                                                                                                             |                1 |              1 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                         | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0                                                                                                                                                                  | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                          |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                      |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/f                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                            |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                         | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                             |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/f                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                                       |                1 |              1 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                            |                1 |              1 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                                                                                       |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                         |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                      |                1 |              1 |
| ~control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0                                                                                                                                                                                                                                                |                1 |              1 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1_reg[7][0]                                                          |                1 |              1 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                             |                1 |              1 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3_reg[7][0]                                                          |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                        |                1 |              1 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3_reg[7][0]                                                          |                1 |              1 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/fcomp_01                                                  | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |                1 |              1 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5_reg[7]_0[0]                                                        |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/f                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                         |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7_reg[7][0]                             |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5_reg[7]_0[0]                           |                1 |              1 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1_reg[7][0]                                                          |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3_reg[7][0]                             |                1 |              1 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                                                          |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1_reg[7][0]                             |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/sync_rx_rst/reset_async4                                                                                                                                                                                |                1 |              1 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                        |                1 |              1 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3_reg[7][0]                                                          |                1 |              1 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                                                                                                                                                |                1 |              1 |
|  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_reg                            |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirClr                                                                                                                                                                                             |                1 |              1 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                           |                1 |              1 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                         |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/gttxreset_txusrclk2                                                                                                                                           |                1 |              1 |
|  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_reg                                |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/wDirClr                                                                                                                                                                                                 |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                      |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_size/start_data_reg                                                                                                                                                                                          |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/sync_tx_rst/reset_async4                                                                                                                                                                                |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_rx_rst/reset_async4                                                                                                                                                                                 |                1 |              1 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/fcomp_01                                                  | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/f                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                        |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_rx_rst/reset_async4                                                                                                                                                                                 |                1 |              1 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                         |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c6_reg[7][0]                             |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_size/start_data_reg                                                                                                                                                                                          |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/f                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                         | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0                                                                                                                                                                  | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                                                                                                                                                    |                1 |              1 |
|  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_reg                                |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/wrPtrFull/wDirClr                                                                                                                                                                                                 |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/f                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_rx_rst/reset_async4                                                                                                                                                                                 |                1 |              1 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c6_reg[7][0]                                                          |                1 |              1 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                                                          |                1 |              1 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                         |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/f                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                                                          |                1 |              1 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                                                                                                                                                                                |                1 |              1 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_async4                                                                                                                                                                                 |                1 |              1 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy_reg[1]                                                                                                                                                                                                                 |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/sys_or_hot_rst                                                                                                                                                                                                                                                |                2 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                              |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/s_and_m_aresetn_i                                                                                                                                                                                                                                                             |                1 |              2 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                              |                1 |              2 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                         | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                        | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                  |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                                  |                1 |              2 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                             |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                             |                2 |              2 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                              |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/s_and_m_aresetn_i                                                                                                                                                                                                                                                             |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                             |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/s_and_m_aresetn_i                                                                                                                                                                                                                                                             |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                                                                                          |                1 |              2 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                              |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                              |                1 |              2 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                              | sys_reset                                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                             |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]_i_1_n_0                                                                                                                                                                                                                         |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                                 |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                                 |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |                2 |              2 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                2 |              2 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/s_and_m_aresetn_i                                                                                                                                                                                                                                                             |                1 |              2 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                                  |                1 |              2 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                                                                                          |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                                |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                              |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/Q[0]                                                                                                                                                                                                                                                                       |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                     |                1 |              3 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                     |                2 |              3 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                     |                1 |              3 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                                                           |                2 |              3 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                          |                1 |              3 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                          |                1 |              3 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                      |                1 |              3 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                                                           |                3 |              3 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                      |                1 |              3 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                         |                1 |              3 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                1 |              3 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                     |                1 |              3 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                         | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |                1 |              3 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                         |                1 |              3 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                          |                1 |              3 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                      |                1 |              3 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                      |                1 |              3 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                     |                2 |              3 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                         |                1 |              3 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                     |                1 |              3 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                      |                1 |              3 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                                                           |                2 |              3 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                         |                1 |              3 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                1 |              3 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                      |                1 |              3 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                      |                1 |              3 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                      |                1 |              3 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                        |                1 |              3 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                     |                2 |              3 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[2]_i_2__0_n_0                                                                                                                                                                                                                       | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                                                                                   |                1 |              3 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                          |                1 |              3 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                      |                1 |              3 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                1 |              3 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                      |                1 |              3 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                         |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |              3 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                     |                1 |              3 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                      |                1 |              3 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                              |                3 |              3 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                      |                1 |              3 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                        |                2 |              3 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_2_n_0                                                                                                                                                                           | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                1 |              4 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0                                                                                                                                                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                                                |                1 |              4 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                            |                1 |              4 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                  |                3 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                             |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[4]_i_1_n_0                                                                          |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[4]_i_1_n_0                                                                          |                3 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                        |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                         |                2 |              4 |
| ~control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                         |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_2_n_0                                                                                                                                                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_1_n_0                                                                                                                                                                         |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[4]_i_1_n_0                                                                          |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[4]_i_1_n_0                                                                          |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[4]_i_1_n_0                                                                          |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_now[7]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_now[6]_i_2_n_0                                                                                                                                                                             | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_now[6]_i_1_n_0                                                                                                                                                                          |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0                                                                                                                                                         | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                   |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[4]_i_1_n_0                                                                          |                2 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapState[3]_i_1_n_0                                                                                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_rq_seq_num_vld                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/pcieinterrupt2_reg_reg[4][0]                                                                                                                                                                                                                         |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/pfc_tx_cntl/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                1 |              4 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                         | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[4]_i_1_n_0                                                                          |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[4]_i_1_n_0                                                                          |                3 |              4 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_now[6]_i_2_n_0                                                                                                                                                                             | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_now[6]_i_1_n_0                                                                                                                                                                          |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_now[7]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/pfc_tx_cntl/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                                                             | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                                                          |                2 |              4 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                                                             | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                                                          |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_2_n_0                                                                                                                                                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_1_n_0                                                                                                                                                                         |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[4]_i_1_n_0                                                                          |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/terminate_mux_now[7]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[4]_i_1_n_0                                                                          |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[4]_i_1_n_0                                                                          |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/idle_mux_now[6]_i_2_n_0                                                                                                                                                                            | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/idle_mux_now[6]_i_1_n_0                                                                                                                                                                         |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/pfc_tx_cntl/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                 |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[4]_i_1_n_0                                                                          |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                  |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/RST00_out                                                                                                                                                                                                            |                2 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/wr_en                                                                                                                                                                                                                                                                | nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/depth_reg[0]_0                                                                                                                                                                                                                                                    |                1 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                1 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                                           | nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/depth_reg[0]_0                                                                                                                                                                                                                                                    |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                            |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                                                                                        | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rMaxPayloadShift[2]                                                                                                                                                                                                  |                1 |              4 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |                1 |              4 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/RST0                                                                                                                                                                                                                 |                1 |              4 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                                        | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                     |                1 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                        |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                         |                2 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/RST0                                                                                                                                                                                                                 |                2 |              4 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                3 |              4 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                         | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                1 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/mac_cam_lut/mac_cam_learn/cam_wrapper/cam_top/rtl_cam/mem/gblk.blkmem/gextw[2].gcp.extd/gextd[0].gincp.extdp/v5prim.BRAM_TDP_MACRO_inst/E[0]                                                                                                                                         | nf_datapath_0/output_port_lookup_1/inst/cam_reset                                                                                                                                                                                                                                                                         |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                                                             | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                                                          |                2 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/RST00_out                                                                                                                                                                                                            |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/meta_DW1_register/SR[0]                                                                                                                                                                                       |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                                                             | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                                                          |                2 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                             |                2 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/data0                                                                                                                                                                                                                                               |                2 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              4 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/cfg_max_read_req[2]                                                                                                                                                                                                                                           |                2 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                        |                2 |              4 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                       | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |                2 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                         |                1 |              4 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                3 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_now[7]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |              4 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0                                                                                                                                                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                                                |                1 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                         |                2 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                3 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                           |                2 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                         |                1 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                            |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                             |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                                                             | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                                                          |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                                                             | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                                                          |                2 |              4 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                2 |              4 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                             |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/pfc_tx_cntl/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_counter_done                                                                                                                                                                          | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SS[0]                                                                                                                                                              |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[4]_i_1_n_0                                             |                2 |              4 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_now[6]_i_2_n_0                                                                                                                                                                             | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_now[6]_i_1_n_0                                                                                                                                                                          |                2 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/E[0]                                                                                                        | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[4]_i_1_n_0                                             |                3 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[4]_i_1_n_0                                             |                2 |              4 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_2_n_0                                                                                                                                                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_1_n_0                                                                                                                                                                         |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[4]_i_1_n_0                                             |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[4]_i_1_n_0                                             |                3 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[4]_i_1_n_0                                             |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                             |                3 |              4 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0                                                                                                                                                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                                                |                1 |              4 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[4]_i_1_n_0                                                                          |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[4]_i_1_n_0                                                                          |                2 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                        |                2 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | proc_sys_reset_i/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[4]_i_1_n_0                                                                          |                2 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_dwidth_dma_rx/inst/areset_r                                                                                                                                                                                                                                                                    |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[4]_i_1_n_0                                                                          |                2 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                         |                2 |              4 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                                  | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                           |                2 |              4 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                                        | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                     |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[4]_i_1_n_0                                                                          |                2 |              4 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                           | control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                           |                1 |              4 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                           | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                           |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[4]_i_1_n_0                                                                          |                3 |              4 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/crc_pos_pipe_reg[0][0][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                1 |              5 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___122_n_0                                                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/AR[0]                                                                                                                                                                                                                       |                2 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_2_n_0                                                                                                                                                                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_1_n_0                                                                                                                                                                    |                2 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control//i__n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/mac_cam_lut/mac_cam_learn/cam_wrapper/cam_top/rtl_cam/clog/reset_count_reg[0]                                                                                                                                                                                                        | nf_datapath_0/output_port_lookup_1/inst/cam_reset                                                                                                                                                                                                                                                                         |                2 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control//i__n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                                                               |                                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]_0[0]                                                                                                                                                       |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/dclk_reset_rx_tmp__0                                                                                                                                                                            |                1 |              5 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                                                           |                1 |              5 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                                             |                1 |              5 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/crc_pos_pipe_reg[0][0][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                                                   |                1 |              5 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtrxreset_i                                                                                                                                                                                                                        |                1 |              5 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SS[0]                                                                                                                                                              |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_2_n_0                                                                                                                                                                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_1_n_0                                                                                                                                                                    |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |              5 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                                             |                1 |              5 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                                                           |                1 |              5 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |              5 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                                                   |                1 |              5 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtrxreset_i                                                                                                                                                                                                                        |                1 |              5 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SS[0]                                                                                                                                                              |                1 |              5 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                                                               |                                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                                                           |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control//i__n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/Q[0]                                                                                                                                                                                     |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                                  |                                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                                                     |                1 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/cur_queue[4]_i_1_n_0                                                                                                                                                                                                                                                                 | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                5 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                              | proc_sys_reset_i/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_gt_common_block/AR[0]                                                                                                                                                                                             |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i                                                                                                                                                                                           |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                      |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_2_n_0                                                                                                                                                                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_1_n_0                                                                                                                                                                    |                2 |              5 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                                             |                1 |              5 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |              5 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                                                   |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                              |                1 |              5 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtrxreset_i                                                                                                                                                                                                                        |                1 |              5 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SS[0]                                                                                                                                                              |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/crc_pos_pipe_reg[0][0][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                                                               |                                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en                                                                                                                                                                                                                                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                1 |              5 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/index                                                                                                                                                                                                                                  | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                3 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                   |                4 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/rd_ptr_reg_rep[4]_0                                                                                                                                                                                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/start_seen                                                                                                                                                                                               |                3 |              5 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rLen[4]_i_1__2_n_0                                                                                                                                                                                                   |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/start_seen                                                                                                                                                                                               |                3 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_rx_rst/reset_sync1                                                                                                                                                                                  |                3 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/int_tx_rst_async__0                                                                                                                                                                                     |                1 |              5 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rLen[4]_i_1__0_n_0                                                                                                                                                                                                   |                2 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]_0[0]                                                                                                                                                       |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                                                     |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/dclk_reset_rx_tmp__0                                                                                                                                                                            |                1 |              5 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___101_n_0                                                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                                                                                                                                       |                3 |              5 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/index                                                                                                                                                                                                                                  | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                2 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/sync_rx_rst/reset_sync1                                                                                                                                                                                 |                3 |              5 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/index                                                                                                                                                                                                                                  | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                2 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/rd_ptr_reg_rep[4]_0                                                                                                                                                                                         | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              5 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index                                                                                                                                                                                                                                  | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                2 |              5 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                         | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                3 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/dclk_reset_rx_tmp__0                                                                                                                                                                            |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                                                     |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]_0[0]                                                                                                                                                       |                1 |              5 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index                                                                                                                                                                                                                                  | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                3 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_fsm/start_seen                                                                                                                                                                                              |                2 |              5 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index                                                                                                                                                                                                                                  | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                2 |              5 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_rq_tag_vld                                                                                                                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/pcieinterrupt2_reg_reg[4][0]                                                                                                                                                                                                                         |                2 |              5 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_mgmt_reset_timer                                                                                                                                                                                                                                   | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_mgmt_reset_timer[4]_i_1_n_0                                                                                                                                                                                                                     |                1 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/rd_ptr_reg_rep[4]_0                                                                                                                                                                                         | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                1 |              5 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                                           | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/dclk_reset_rx_tmp__0                                                                                                                                               |                1 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                           |                3 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en                                                                                                                                                                                                                                 | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                1 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en                                                                                                                                                                                                                                 | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                1 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/depth[4]_i_1_n_0                                                                                                                                                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/depth_reg[0]_0                                                                                                                                                                                                                                                    |                2 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en                                                                                                                                                                                                                                 | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                1 |              5 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                        |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_rx_rst/reset_sync1                                                                                                                                                                                  |                3 |              5 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                      | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                2 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0[0]                                                                                                                          |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/crc_pos_pipe_reg[0][0][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                        |                1 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/rd_ptr_reg_rep[4]_0                                                                                                                                                                                         | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                1 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                3 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/start_seen                                                                                                                                                                                               |                2 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_rx_rst/reset_sync1                                                                                                                                                                                  |                4 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                3 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/int_rx_rst_async__0                                                                                                                                                                                     |                1 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                         |                3 |              5 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index                                                                                                                                                                                                                                  | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                2 |              5 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/index                                                                                                                                                                                                                                  | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                2 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_gt_common_block/AR[0]                                                                                                                                                                                             |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_2_n_0                                                                                                                                                                      | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_1_n_0                                                                                                                                                                   |                1 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_pause_control//i__n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              5 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |              5 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reg_inst/chnl_output_register/pipeline_inst/SS[0]                                                                                                                                                                                                              |                2 |              5 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[7]_i_1_n_0                                                         |                1 |              6 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                                                   |                1 |              6 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                            | control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                  |                1 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[9]_0                                                                                                                                                                          |                4 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[7]_0[0]                                                                                                                                                                       |                4 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth[5]_i_1__0_n_0                                                                                                                                                                                        | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/p_13_in                                                                                                                                                                                                                         | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[25]_0                                                                                                                                                                         |                4 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[7]_0[0]                                                                                                                                                                        |                5 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/E[0]                                                                                                                                                                                                                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[17]_0                                                                                                                                                                         |                3 |              6 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt                                                                        | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                1 |              6 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                                                   |                1 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_ber_count0                                               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                        |                2 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[7]_i_1_n_0                            |                1 |              6 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                                                   |                1 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[7]_0[0]                                                                                                                                                                        |                4 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[7]_0[0]                                                                                                                                                                        |                4 |              6 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt                                                                        | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                2 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[17]_0                                                                                                                                                                          |                5 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[25]_0                                                                                                                                                                          |                3 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_ber_count0                                                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                                                     |                1 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rTagCurr[5]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                1 |              6 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[7]_i_1_n_0                                                         |                2 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[17]_0                                                                                                                                                                          |                3 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wWrEn                                                                                                                                                | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                3 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[9]_0                                                                                                                                                                           |                5 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rTagCurr                                                                                                                                                                                                                                 | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                2 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rErrLast                                                                                                                                                                                                                                 | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                1 |              6 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                3 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0                                                                                                                                                               | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                2 |              6 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                                                   |                1 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                                                                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                1 |              6 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[7]_i_1_n_0                                                         |                2 |              6 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt                                                                        | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                1 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1__0_n_0                                                                                                                                                            | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                3 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rs_sm/col_cnt[6]_i_2_n_0                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rs_sm/next_rs_state1                                                                                                                                                                                               |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/queue_reg_0_i_2__3_n_0                                                                                                                                                                                                                               | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                           | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/p_13_in                                                                                                                                                                                                                         | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth[5]_i_1__0_n_0                                                                                                                                                                                        | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/E[0]                                                                                                                                                                                                                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | proc_sys_reset_i/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                           | proc_sys_reset_i/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth[5]_i_1__0_n_0                                                                                                                                                                                        | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              6 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sample_1                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rs_sm/col_cnt[6]_i_2_n_0                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rs_sm/next_rs_state1                                                                                                                                                                                               |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/p_13_in                                                                                                                                                                                                                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth[5]_i_1__0_n_0                                                                                                                                                                                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                2 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wWrEn                                                                                                                                                | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/E[0]                                                                                                                                                                                                                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[9]_0                                                                                                                                                                           |                3 |              6 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                1 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[25]_0                                                                                                                                                                          |                5 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[2].in_arb_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                           | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |                2 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/WEA                                                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[2].in_arb_fifo/fifo/queue_reg_0_i_2_n_0                                                                                                                                                                                                                                  | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |                1 |              6 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                1 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/_rMainState                                                                                                                                                                                                             | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                3 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt                                           | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                  |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[1].in_arb_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                           | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[1].in_arb_fifo/fifo/queue_reg_0_i_2__1_n_0                                                                                                                                                                                                                               | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |                2 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rs_sm/col_cnt[6]_i_2_n_0                                                                                                                                                                                             | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rs_sm/next_rs_state1                                                                                                                                                                                              |                2 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rMainState                                                                                                                                                                                                             | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                3 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[9]_0                                                                                                                                                                           |                5 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rs_sm/col_cnt[6]_i_2_n_0                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rs_sm/next_rs_state1                                                                                                                                                                                               |                2 |              6 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                     |                4 |              6 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                          |                2 |              6 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                          |                3 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                                                                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[0].in_arb_fifo/fifo/queue_reg_0_i_2__0_n_0                                                                                                                                                                                                                               | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |                1 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_ber_count0                                                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                                                     |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/E[0]                                                                                                                                                                                                                                           | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                2 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[17]_0                                                                                                                                                                          |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[0].in_arb_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                           | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/queue_reg_0_i_2__2_n_0                                                                                                                                                                                                                               | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                           | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |                1 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[25]_0                                                                                                                                                                          |                3 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/p_13_in                                                                                                                                                                                                                         | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_ber_count0                                                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                                                     |                2 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                      |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |              6 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][1]                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c6_reg[7][0]                                                          |                4 |              7 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3_reg[7][0]                                                          |                3 |              7 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1_reg[7][0]                                                          |                2 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_3                                                              |                2 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[0].in_arb_fifo/fifo/depth[6]_i_1_n_0                                                                                                                                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |                3 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[4].output_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                         | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                3 |              7 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_3                                                                                           |                3 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[0].output_fifo/fifo/wr_en[0]                                                                                                                                                                                                                                           | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                2 |              7 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                                                          |                2 |              7 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_3                                                                                           |                2 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[1].output_fifo/fifo/wr_en[1]                                                                                                                                                                                                                                           | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                2 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_2_n_0                                                                                                                                                                                   | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_1_n_0                                                                                                                                                                                |                2 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[1].output_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                         | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                2 |              7 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/fifo/fifo_rd_en                                                                                                                                                                                                           | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                2 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][1]                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c6_reg[7][0]                             |                2 |              7 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1_reg[7][0]                                                          |                3 |              7 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3_reg[7][0]                                                          |                4 |              7 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5_reg[7]_0[0]                                                        |                2 |              7 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7_reg[7][0]                                                          |                4 |              7 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                       | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                1 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/depth[6]_i_1__3_n_0                                                                                                                                                                                                                                  | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |                3 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                             |                2 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/depth[6]_i_1__2_n_0                                                                                                                                                                                                                                  | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |                3 |              7 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][1]                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c6_reg[7][0]                                                          |                3 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[0].output_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                         | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                2 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[2].in_arb_fifo/fifo/depth[6]_i_1__1_n_0                                                                                                                                                                                                                                  | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |                3 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                         | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1_reg[7][0]                             |                3 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                         | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3_reg[7][0]                             |                3 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                         | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5_reg[7]_0[0]                           |                3 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                         | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7_reg[7][0]                             |                2 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                1 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[4].output_fifo/fifo/wr_en[4]                                                                                                                                                                                                                                           | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                2 |              7 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/fifo/E[0]                                                                                                                                                                                                                 | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                2 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[1].in_arb_fifo/fifo/depth[6]_i_1__0_n_0                                                                                                                                                                                                                                  | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |                3 |              7 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                                                          |                2 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/depth[6]_i_1_n_0                                                                                                                                                                                                                | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                             |                3 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/depth[6]_i_1_n_0                                                                                                                                                                                                                | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_2_n_0                                                                                                                                                                                   | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_1_n_0                                                                                                                                                                                |                3 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_2_n_0                                                                                                                                                                                  | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_1_n_0                                                                                                                                                                               |                4 |              7 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_3                                                                                           |                2 |              7 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                                                          |                2 |              7 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                          | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                            |                3 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/depth[6]_i_1_n_0                                                                                                                                                                                                                | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              7 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][1]                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c6_reg[7][0]                                                          |                2 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                                                          |                3 |              7 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5_reg[7]_0[0]                                                        |                3 |              7 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1_reg[7][0]                                                          |                2 |              7 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3_reg[7][0]                                                          |                2 |              7 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5_reg[7]_0[0]                                                        |                2 |              7 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7_reg[7][0]                                                          |                2 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                1 |              7 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                              |                6 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                                                          |                4 |              7 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                3 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                      |                1 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[2].output_fifo/fifo/wr_en[2]                                                                                                                                                                                                                                           | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                2 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/wr_en[3]                                                                                                                                                                                                                                           | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                2 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/depth[6]_i_1_n_0                                                                                                                                                                                                               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                3 |              7 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7_reg[7][0]                                                          |                2 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                                                          |                3 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[2].output_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                         | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                3 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_2_n_0                                                                                                                                                                                   | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_1_n_0                                                                                                                                                                                |                2 |              7 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                         | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                3 |              7 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                1 |              7 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/local_ifg_count_reg[9]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___131_n_0                                                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/AR[0]                                                                                                                                                                                                                       |                5 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                      | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                           |                2 |              8 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                         | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[1].output_fifo/fifo/depth[7]_i_1__0_n_0                                                                                                                                                                                                                                | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2_reg[7][0]                             |                4 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_debug_reg[23]_i_1_n_0                                                                                                                                                                                                                            | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                          |                1 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                          | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4_reg[7][0]                             |                4 |              8 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                7 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                           |                2 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                        | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                           |                2 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                           |                4 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[31]_i_2_n_0                                                                                                                                                                                                                             | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                          |                4 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample[3]_i_1_n_0                                                                                                                                                                      | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                             |                1 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                 | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                     |                3 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[7]_i_1_n_0                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                          |                2 |              8 |
| ~control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                         | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                 |                4 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_debug_reg[31]_i_1_n_0                                                                                                                                                                                                                            | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                          |                3 |              8 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                           |                2 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                            | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                              |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[55]_0                                                                                                                                                                         |                4 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___129_n_0                                                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/SR[0]                                                                                                                                                                                                               |                4 |              8 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2_reg[7][0]                                                          |                4 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/_rState                                                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                              |                4 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/_rState                                                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                3 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                  | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                1 |              8 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4_reg[7][0]                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[7]_i_1_n_0                                                                                                                                                                                                                                            | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                4 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/rd_ptr_reg_rep[7]_0                                                                                                                                                                                                             | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[15]_i_1_n_0                                                                                                                                                                                                                                          | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[23]_i_1_n_0                                                                                                                                                                                                                                          | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[31]_i_1_n_0                                                                                                                                                                                                                                          | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[7]_i_1_n_0                                                                                                                                                                                                                                           | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[15]_i_1_n_0                                                                                                                                                                                                                                           | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[23]_i_1_n_0                                                                                                                                                                                                                                           | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                3 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                           | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                4 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_frame_size/local_ifg_count_reg[9]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count0                                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                        |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en1                                                                                                                                                                                                                                | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                               | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                       |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[23]_i_1_n_0                                                                                                                                                                                                                                          | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                4 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[23]_i_1_n_0                                                                                                                                                                                                                             | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_flip_reg[7]_i_1_n_0                                                                                                                                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en1                                                                                                                                                                                                                               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                5 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                      |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                               | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                       |                3 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/rd_ptr_reg_rep[7]_0                                                                                                                                                                                                            | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[15]_i_1_n_0                                                                                                                                                                                                                                          | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[31]_i_1_n_0                                                                                                                                                                                                                                          | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[7]_i_1_n_0                                                                                                                                                                                                                                           | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[15]_i_1_n_0                                                                                                                                                                                                                                           | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[23]_i_1_n_0                                                                                                                                                                                                                                           | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                3 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                           | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[7]_i_1_n_0                                                                                                                                                                                                                                            | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en1                                                                                                                                                                                                                                | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[55]_0                                                                                                                                                                          |                5 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                               | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                       |                2 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                                                               |                3 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[23]_i_1_n_0                                                                                                                                                                                                                                      | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_2_n_0                                                                                                                                                                                                                                      | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[7]_i_1_n_0                                                                                                                                                                                                                                       | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_clk                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                          |                1 |              8 |
|  axi_clk                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_dwidth_dma_tx/inst/areset_r                                                                                                                                                                                                                                                                    |                4 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                                                               |                4 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___110_n_0                                                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                                                                                                                                       |                5 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                                                               |                4 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___108_n_0                                                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/SR[0]                                                                                                                                                                                                               |                5 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[15]_i_1_n_0                                                                                                                                                                                                                                      | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                   |                4 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                                                               |                4 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                4 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                4 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                5 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                6 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[55]_0                                                                                                                                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                6 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o1                                                                                                                                                                                                                |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                      |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/rd_ptr_reg_rep[7]_0                                                                                                                                                                                                             | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[15]_i_1_n_0                                                                                                                                                                                                                                          | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[23]_i_1_n_0                                                                                                                                                                                                                                          | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[31]_i_1_n_0                                                                                                                                                                                                                                          | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[7]_i_1_n_0                                                                                                                                                                                                                                           | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[15]_i_1_n_0                                                                                                                                                                                                                                           | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[23]_i_1_n_0                                                                                                                                                                                                                                           | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                           | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[7]_i_1_n_0                                                                                                                                                                                                                                            | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                3 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_flip_reg[23]_i_1_n_0                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en1                                                                                                                                                                                                                                | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                               | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                       |                3 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/rd_ptr_reg_rep[7]_0                                                                                                                                                                                                             | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  axi_clk                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                          |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_debug_reg[15]_i_1_n_0                                                                                                                                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_debug_reg[23]_i_1_n_0                                                                                                                                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_debug_reg[31]_i_1_n_0                                                                                                                                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                   |                4 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_debug_reg[7]_i_1_n_0                                                                                                                                                                                                                                      | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                           |                2 |              8 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2_reg[7][0]                                                          |                2 |              8 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4_reg[7][0]                                                          |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/local_ifg_count_reg[9]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count0                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                                                     |                2 |              8 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/rx_sample[3]_i_1_n_0                                                                                                                                                                                                   | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                                                          |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rWords                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/WEA                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_debug_reg[15]_i_1_n_0                                                                                                                                                                                                                             | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_debug_reg[23]_i_1_n_0                                                                                                                                                                                                                             | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                           |                4 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_debug_reg[31]_i_1_n_0                                                                                                                                                                                                                             | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_debug_reg[7]_i_1_n_0                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_flip_reg[15]_i_1_n_0                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_debug_reg[7]_i_1_n_0                                                                                                                                                                                                                             | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                          |                2 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/_rState                                                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                3 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[15]_i_1_n_0                                                                                                                                                                                                                             | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                          |                1 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_debug_reg[15]_i_1_n_0                                                                                                                                                                                                                            | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                          |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count0                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                                                     |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/rx_sample[3]_i_1_n_0                                                                                                                                                                                                   | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                                                          |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_flip_reg[23]_i_1_n_0                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                           |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                           |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2_reg[7][0]                                                          |                3 |              8 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4_reg[7][0]                                                          |                4 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/_rState                                                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                3 |              8 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/rx_sample[3]_i_1_n_0                                                                                                                                                                                                   | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                                                          |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                               | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                       |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                        | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/cpu2ip_flip_reg[7]_i_1_n_0                                                                                                                                                                                                                                         | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/dst_port_fifo/will_update_dout                                                                                                                                                                                                                                                       | nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/depth_reg[0]_0                                                                                                                                                                                                                                                    |                3 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/dst_port_fifo/will_update_middle                                                                                                                                                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/depth_reg[0]_0                                                                                                                                                                                                                                                    |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/dst_port_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                 | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                         |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/cpu2ip_flip_reg[23]_i_1_n_0                                                                                                                                                                                                                                        | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/fifo/depth[7]_i_1_n_0                                                                                                                                                                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/_rRxState                                                                                                                                                                                                               | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                4 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_debug_reg[15]_i_1_n_0                                                                                                                                                                                                                                   | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_debug_reg[23]_i_1_n_0                                                                                                                                                                                                                                   | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_debug_reg[31]_i_1_n_0                                                                                                                                                                                                                                   | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_debug_reg[7]_i_1_n_0                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/local_ifg_count_reg[9]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_2_n_0                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_flip_reg[7]_i_1_n_0                                                                                                                                                                                                                               | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                           |                2 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rRxState                                                                                                                                                                                                               | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                4 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/depth[7]_i_1__2_n_0                                                                                                                                                                                                                                | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                               | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                       |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[2].output_fifo/fifo/depth[7]_i_1__1_n_0                                                                                                                                                                                                                                | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[55]_0                                                                                                                                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_flip_reg[15]_i_1_n_0                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[0].output_fifo/fifo/depth[7]_i_1_n_0                                                                                                                                                                                                                                   | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                3 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                           |                3 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[4].output_fifo/fifo/depth[7]_i_1__3_n_0                                                                                                                                                                                                                                | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count0                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                                                     |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/cpu2ip_debug_reg[15]_i_1_n_0                                                                                                                                                                                                                                       | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/cpu2ip_debug_reg[23]_i_1_n_0                                                                                                                                                                                                                                       | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/cpu2ip_debug_reg[31]_i_1_n_0                                                                                                                                                                                                                                       | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/cpu2ip_debug_reg[7]_i_1_n_0                                                                                                                                                                                                                                        | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/cpu2ip_flip_reg[15]_i_1_n_0                                                                                                                                                                                                                                        | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/SR[0]                                                                                                                                                                                            |                6 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/SR[0]                                                                                                                                                                                            |                5 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/SR[0]                                                                                                                                                                                            |                7 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/E[0]                                                                                                                                                                                                 | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/SR[0]                                                                                                                                                                                             |                4 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/sel                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                2 |              9 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/depth_reg[8][0]                                                                                                                                                                                                                                 | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/w                                                                                                                                                                                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/COUNT_CRC.cy_reg_n_0                                                                                                                                                                                      |                2 |              9 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/ready_reg/pipeline_inst/_wTxMuxSelectReady                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                3 |              9 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/depth_reg[8][0]                                                                                                                                                                                                                                 | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tdata[63]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                3 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/w                                                                                                                                                                                                           | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/COUNT_CRC.cy_reg_n_0                                                                                                                                                                                     |                3 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/E[0]                                                                                                                                                                                                 | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/SR[0]                                                                                                                                                                                             |                2 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_cntl/pause_tdata[63]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                4 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/w                                                                                                                                                                                                           | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/FAST_CRC.cy_reg_n_0                                                                                                                                                                                      |                2 |              9 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/depth_reg[8][0]                                                                                                                                                                                                                                 | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/w                                                                                                                                                                                                           | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/FAST_CRC.cy_reg_n_0                                                                                                                                                                                      |                3 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_frame_size/E[0]                                                                                                                                                                                                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_frame_size/SR[0]                                                                                                                                                                                            |                3 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/SR[0]                                                                                                                                                                                           |                5 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_fsm/w                                                                                                                                                                                                          | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_fsm/FAST_CRC.cy_reg_n_0                                                                                                                                                                                     |                3 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tdata[63]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                3 |              9 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/gen_data_input_regs[2].data_register_/pipeline_inst/_wTxMuxSelectReady                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                3 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/w                                                                                                                                                                                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/COUNT_CRC.cy_reg_n_0                                                                                                                                                                                      |                3 |              9 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/depth_reg[8][0]                                                                                                                                                                                                                                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                2 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/w                                                                                                                                                                                                           | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/FAST_CRC.cy_reg_n_0                                                                                                                                                                                      |                3 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/w                                                                                                                                                                                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/COUNT_CRC.cy_reg_n_0                                                                                                                                                                                      |                2 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tdata[63]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                2 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/E[0]                                                                                                                                                                                                 | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/SR[0]                                                                                                                                                                                             |                3 |              9 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                       |                2 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/E[0]                                                                                                                                                 | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData[1][15]_i_1_n_0                                                                                                                               |                3 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_0_i_1__0_n_0                                                                                                                                                                                                 | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                3 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/fifo_rd_en                                                                                                                                                                                                             | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                3 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rAckCount[9]_i_1__0_n_0                                                                                                                                                                                              |                3 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]                                                                                                                                                                                                                                 |                5 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                      |                3 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                       |                3 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                       |                3 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                         |                3 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                       |                3 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                           |                2 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                      |                2 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                       |                2 |             10 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                       | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                3 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rAckCount[9]_i_1_n_0                                                                                                                                                                                                 |                3 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                      |                4 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                               | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                      |                3 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                               | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                      |                3 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                                                                                                                                     | identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AR[0]                                                                                                                                                                                                                                                 |                3 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                                                                                                    | identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AR[0]                                                                                                                                                                                                                                                 |                3 |             10 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                           |                2 |             10 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                          |                4 |             10 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                          |                2 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rDataAddr[9]_i_1_n_0                                                                                                                                                                                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                4 |             10 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                           |                4 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                       |                3 |             10 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/E[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                4 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][1]                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |                7 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                      |                3 |             10 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][1]                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                7 |             10 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                        | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                           |                2 |             10 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                             | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                              |                2 |             10 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][1]                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                8 |             10 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                        | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                3 |             10 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][1]                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                4 |             10 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                       | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                3 |             10 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                       | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                4 |             10 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                       | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                3 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_gt_common_block/AR[0]                                                                                                                                                                                             |                2 |             10 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                       | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                4 |             10 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                       | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                4 |             10 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                       | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                3 |             10 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                       | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                3 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                5 |             11 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/rAckCount[10]_i_1__1_n_0                                                                                                                                                                                            |                3 |             11 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reg_inst/chnl_output_register/pipeline_inst/gen_stages[1].rData[1][59]_i_1_n_0                                                                                                                                                                                 |                8 |             11 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                5 |             11 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rAckCount[10]_i_1__0_n_0                                                                                                                                                                                            |                3 |             11 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rAckCount[10]_i_1_n_0                                                                                                                                                                                               |                3 |             11 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/rAckCount[10]_i_1__2_n_0                                                                                                                                                                                            |                3 |             11 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                           |                2 |             11 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][62]                                                                                                                                                                                       |                8 |             11 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                5 |             11 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                   | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                5 |             11 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                4 |             11 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event                                                                                                                                                               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                       |                3 |             11 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                           |                2 |             11 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog_event__0                                                                                                                                                                                         | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                                                    |                3 |             11 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/depth[10]_i_1_n_0                                                                                                                                                                                                      | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                3 |             11 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog_event__0                                                                                                                                                                                         | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                                                    |                3 |             11 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                             | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                          |                2 |             11 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog_event__0                                                                                                                                                                                         | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                                                    |                4 |             11 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                           |                3 |             11 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/axi_awready0                                                                                                                                                                                                                                            | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                2 |             12 |
|  axi_clk                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                           | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                           |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/cycle_count_int0                                                                                                                                                                                             | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/cycle_count_int_reg[11]                                                                                                                                                                                   |                3 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                       |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                4 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/cycle_count_int0                                                                                                                                                                                             | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/cycle_count_int_reg[11]                                                                                                                                                                                   |                3 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                       |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                       |                3 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/cycle_count_int0                                                                                                                                                                                            | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/cycle_count_int_reg[11]                                                                                                                                                                                  |                3 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                4 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                      |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/cycle_count_int0                                                                                                                                                                                             | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/cycle_count_int_reg[11]                                                                                                                                                                                   |                3 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                          |                2 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                           | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                           |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/axi_awready0                                                                                                                                                                                                                                                          | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 |                                                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                      |                3 |             12 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/axi_awready0                                                                                                                                                                                                                                                   | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                         |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                       |                2 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                4 |             12 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              |                                                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/axi_awready0                                                                                                                                                                                                                                                          | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                4 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/axi_awready0                                                                                                                                                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                           |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/axi_arready_i_2_n_0                                                                                                                                                                                                                                              | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                           |                2 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_input/p_1_in                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                                                                                                 | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                2 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/wRdEn                                                                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/axi_awready0                                                                                                                                                                                                                                             | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                   |                3 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                          | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                          |                3 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                          | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                          |                2 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                         | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                         |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/axi_arready_i_2_n_0                                                                                                                                                                                                                                                | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                             |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/axi_awready0                                                                                                                                                                                                                                                       | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                             |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                       |                4 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/axi_awready0                                                                                                                                                                                                                                                          | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                       |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_decode/last_valid[2]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                6 |             13 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_size/frame_counter_int                                                                                                                                                                                          | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/frame_counter_int0                                                                                                                                                                                       |                4 |             13 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_decode/last_valid[2]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                7 |             13 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/txeq_preset_reg[16]                                                                                                                                                                                                                               | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |                4 |             13 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                           |                3 |             13 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/txeq_preset_reg[16]_5                                                                                                                                                                                                                             | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |                4 |             13 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/axi_arready0                                                                                                                                                                                                                                                   | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                         |                3 |             13 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_decode/last_valid[2]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                5 |             13 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_decode/last_valid[2]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                6 |             13 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_size/frame_counter_int                                                                                                                                                                                          | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/frame_counter_int0                                                                                                                                                                                       |                4 |             13 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/txeq_preset_reg[16]_6                                                                                                                                                                                                                             | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |                6 |             13 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_size/frame_counter_int                                                                                                                                                                                          | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/frame_counter_int0                                                                                                                                                                                       |                4 |             13 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/txeq_preset_reg[16]_0                                                                                                                                                                                                                             | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |                4 |             13 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/frame_counter_int                                                                                                                                                                                         | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_fsm/frame_counter_int0                                                                                                                                                                                      |                4 |             13 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/txeq_preset_reg[16]_3                                                                                                                                                                                                                             | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |                4 |             13 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AR[0]                                                                                                                                                                                                                                                 |                6 |             13 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/txeq_preset_reg[16]_2                                                                                                                                                                                                                             | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |                4 |             13 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/txeq_preset_reg[16]_4                                                                                                                                                                                                                             | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |                4 |             13 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/txeq_preset_reg[16]_1                                                                                                                                                                                                                             | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |                4 |             13 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/axi_arready0                                                                                                                                                                                                                                                          | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                3 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/axi_arready0                                                                                                                                                                                                                                                          | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                3 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[0]_1[0]                |                2 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[0]_1[0]                                             |                2 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[0]_1[0]                                             |                2 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/axi_arready0                                                                                                                                                                                                                                                          | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                3 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[0]_1[0]                                             |                2 |             14 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                8 |             14 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                                             | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |                5 |             15 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                                 | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                3 |             15 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                         |                5 |             15 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/ready_reg/pipeline_inst/sel                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/pktctr_inst/clear                                                                                                                                                           |                4 |             15 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                                             | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |                4 |             15 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/eq_state[3]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                6 |             15 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                                             | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |                3 |             15 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                                 | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                3 |             15 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                      |                4 |             15 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/gen_data_input_regs[2].data_register_/pipeline_inst/sel                                                                                                                        | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/pktctr_inst/clear                                                                                                                                                           |                4 |             15 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                      |                3 |             15 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                                 | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                2 |             15 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                      |                2 |             15 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | proc_sys_reset_i/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                   |                3 |             15 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/E[0]                                                                                                                                                                                                                      | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                4 |             15 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/E[0]                                                                                                                                                                                                             | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count0                                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/clear_test_pattern_err_count |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count0                                                             | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/clear_test_pattern_err_count                              |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count[0]_i_2_n_0                                                                                                                                                                                 | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                4 |             16 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control/control_shift                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                                                          |                                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[15][0]                                              |                3 |             16 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                6 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en1                                                                                                                                                                                                                                | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/MASTER_WIDER.length_prev_reg[0]                                                                                                                                                                                                              |                4 |             16 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                                                          |                                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count0                                                             | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/clear_test_pattern_err_count                              |                4 |             16 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                6 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/rx_to_tx_pause_req/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                       |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count[0]_i_2_n_0                                                                                                                                                                                 | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en1                                                                                                                                                                                                                                | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/MASTER_WIDER.length_prev_reg[0]                                                                                                                                                                                                              |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[1].metadata_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].metadata_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[2].metadata_fifo/will_update_dout                                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[2].metadata_fifo/will_update_middle                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control/control_shift                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/mac_cam_lut/lookup_done                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[2].metadata_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_cntl/rx_to_tx_pause_req/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[1].metadata_fifo/will_update_dout                                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[1].metadata_fifo/will_update_middle                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                5 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/mac_cam_lut/p_0_in                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[0].metadata_fifo/will_update_dout                                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                7 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[0].metadata_fifo/will_update_middle                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                6 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[0].metadata_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/rx_to_tx_pause_req/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count[0]_i_2_n_0                                                                                                                                                                                 | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                4 |             16 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                          |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_cntl/tx_quanta_count[0]_i_2_n_0                                                                                                                                                                                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                 |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count0                                                             | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/clear_test_pattern_err_count                              |                4 |             16 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/rx_to_tx_pause_req/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                                                          |                                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/will_update_middle                                                                                                                                                                                               | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/WEA0__0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/rd_ptr_reg_rep[4]_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en1                                                                                                                                                                                                                                | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/MASTER_WIDER.length_prev_reg[0]                                                                                                                                                                                                              |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/E[0]                                                                                                                                                                                                             | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/will_update_middle                                                                                                                                                                                               | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[15][0]                                              |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/rd_ptr_reg_rep[4]_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                          |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                       |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_dwidth_dma_tx/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[255]_i_1_n_0                                                                                                                                                                                                                   | control_sub_i/dma_sub/axis_dwidth_dma_tx/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                                                                                                             |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/axi_arready_i_2_n_0                                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                   |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                       |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].metadata_fifo/will_update_dout                                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].metadata_fifo/will_update_middle                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                       |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                       |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/E[0]                                                                                                                                                                                                            | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                3 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                          |                3 |             16 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                                                | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |               10 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                         |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                       |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/will_update_middle                                                                                                                                                                                               | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/E[0]                                                                                                                                                                                                             | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |                6 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SS[0]                                                                                                                                                              |                8 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                      |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en1                                                                                                                                                                                                                               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/MASTER_WIDER.length_prev_reg[0]                                                                                                                                                                                                             |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                       |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                      |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/rd_ptr_reg_rep[4]_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                      |                4 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                         |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                      |                4 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                       |                5 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                       |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                       |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                             |                                                                                                                                                                                                                                                                                                                           |                6 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                          |                6 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[15][0]                 |                5 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[15][0]                                              |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                       |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_pause_control/control_shift                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/rd_ptr_reg_rep[4]_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/output_port_lookup_1/inst/mac_cam_lut/mac_cam_learn/cam_wrapper/cam_top/rtl_cam/clog/SR[0]                                                                                                                                                                                                                  |               10 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                           |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/output_port_lookup_1/inst/mac_cam_lut/mac_cam/cam_wrapper/cam_top/rtl_cam/clog/SR[0]                                                                                                                                                                                                                        |                7 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/will_update_middle                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                       |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control/control_shift                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                              |                5 |             17 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control/FSM_onehot_pause_state_reg_n_0_[1]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                3 |             17 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[31]_i_1_n_0                                   |                7 |             17 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[31]_i_1_n_0                                   |                5 |             17 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[63]_i_1_n_0                                   |                8 |             17 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[63]_i_1_n_0                                   |                6 |             17 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/rCplH_reg[0][0]                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                5 |             17 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[63]_i_1_n_0      |                7 |             17 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control/FSM_onehot_pause_state_reg_n_0_[1]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                3 |             17 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                       |                7 |             17 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[31]_i_1_n_0      |                6 |             17 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[31]_i_1_n_0                                   |                6 |             17 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_pause_control/FSM_onehot_pause_state_reg_n_0_[1]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                3 |             17 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[63]_i_1_n_0                                   |                6 |             17 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control/FSM_onehot_pause_state_reg_n_0_[1]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                3 |             17 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |                5 |             18 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |                7 |             18 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                         | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                             |                7 |             18 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |                6 |             18 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |                9 |             19 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |               10 |             19 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |               11 |             19 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |               11 |             19 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |                8 |             19 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |                9 |             19 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |               10 |             19 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |               10 |             19 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/empty_allow0                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                5 |             20 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                         |                5 |             20 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/empty_allow0                 | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                      |                4 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                      |                3 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/rRdPtr[9]_i_1_n_0                                                                                                                                                                                                       | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                                |                4 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                      |                3 |             20 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset1__1                                                                                                                                                                                                 | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]                                                                                                                                             |                5 |             20 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                                                             | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_watchdog_reg[0]                                                                                                                                                 |                5 |             20 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                          |                5 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                                            |                5 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                      |                4 |             20 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/empty_allow0                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                3 |             20 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset1                                                                                                                                                                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]                                                                                                                |                5 |             20 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_watchdog_reg[0]                                                                                                                    |                5 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                                                                          |                5 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                      |                4 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/rRAM_reg_0_i_1_n_0                                                                                                                                                                                                      | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                                |                3 |             20 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset1__1                                                                                                                                                                                                 | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]                                                                                                                                             |                5 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/rRAM_reg_0_i_1_n_0                                                                                                                                                                                                      | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                                |                5 |             20 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                                                             | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_watchdog_reg[0]                                                                                                                                                 |                5 |             20 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset1__1                                                                                                                                                                                                 | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]                                                                                                                                             |                5 |             20 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                                                             | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_watchdog_reg[0]                                                                                                                                                 |                5 |             20 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                                                                  | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                      |                3 |             20 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/empty_allow0                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                4 |             20 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                                                                  | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                      |                5 |             20 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/Q[0]                                                                                                                                                                                     |                4 |             20 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                                                                  | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                      |                4 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/rRdPtr[9]_i_1_n_0                                                                                                                                                                                                       | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                                |                5 |             20 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |                9 |             21 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg_0[0]                                                                                                                | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                5 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/rMemory_reg_0[0]                                                                                            | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                5 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/rMemory_reg_1[0]                                                                                            | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                6 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                                                                                                                                                                                   | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__9_n_0                                                                                                                                                                                                         |                6 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg_0[0]                                                                                                                | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                5 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRAM_reg_0_i_1_n_0                                                                                                                                                                                                             | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                                                               |                4 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                                                                                                                                                                                   | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__11_n_0                                                                                                                                                                                                        |                6 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                                                                                                                                                                                   | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__8_n_0                                                                                                                                                                                                         |                6 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                                                                                                                                                                                   | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__12_n_0                                                                                                                                                                                                        |                6 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRAM_reg_0_i_1__0_n_0                                                                                                                                                                                                          | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                                                               |                7 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRAM_reg_0_i_1__0__0_n_0                                                                                                                                                                                                       | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                                                               |                8 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg_0[0]                                                                                                                | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                6 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg_0[0]                                                                                                                | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                4 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                                                                                                                                                                                   | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__13_n_0                                                                                                                                                                                                        |                6 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRdPtr[10]_i_1_n_0                                                                                                                                                                                                             | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                                                               |                7 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRdPtr[10]_i_1__0_n_0                                                                                                                                                                                                          | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                                                               |                5 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRdPtr[10]_i_1__0_n_0                                                                                                                                                                                                          | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                                                               |                4 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                                                                                                                                                                                   | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__10_n_0                                                                                                                                                                                                        |                6 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRdPtr[10]_i_1_n_0                                                                                                                                                                                                             | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                                                               |                5 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                                                                                        | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                6 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/E[0]                                                                                                        | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                6 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/E[0]                                                                                                                            | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                4 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRAM_reg_0_i_1__0__0_n_0                                                                                                                                                                                                       | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                                                               |                6 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/E[0]                                                                                                        | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                3 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                                                                                                                                                                                   | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0                                                                                                                                                                                                        |                6 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                                                                                                                                                                                   | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__7_n_0                                                                                                                                                                                                         |                6 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg_0[0]                                                                                                                | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                7 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/E[0]                                                                                                                            | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                4 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                                                                                                            | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                4 |             22 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                                                        |                5 |             23 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/wr_state0                                                                                                                                                                                                 |                7 |             23 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/wr_state0                                                                                                                                                                                                |                8 |             23 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/wr_state0                                                                                                                                                                                                 |                7 |             23 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/wr_state0                                                                                                                                                                                                 |                6 |             23 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[1].metadata_fifo/fifo/metadata_wr_en[1]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[2].metadata_fifo/fifo/metadata_wr_en[2]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].metadata_fifo/fifo/metadata_wr_en[3]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[0].metadata_fifo/fifo/metadata_wr_en[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/sel                                                                                                                                                                                                | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter_reg[23]                                                                                                                                            |                6 |             24 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                          | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |               10 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/sel                                                                                                                                                                                                | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter_reg[23]                                                                                                                                            |                6 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/sel                                                                                                                                                                   | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter_reg[23]                                                                                                               |                6 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/info_fifo_wr_en                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/sel                                                                                                                                                                                                | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter_reg[23]                                                                                                                                            |                6 |             24 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                                |               10 |             25 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                         | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                           |                6 |             25 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                                |               10 |             25 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1_n_0                                   |                8 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1_n_0                                   |                7 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1_n_0                                   |                9 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1_n_0      |                8 |             26 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                              |                7 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][1]                       |                                                                                                                                                                                                                                                                                                                           |                7 |             26 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][1]                                                    |                                                                                                                                                                                                                                                                                                                           |                7 |             26 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][1]                                                    |                                                                                                                                                                                                                                                                                                                           |               11 |             26 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][1]                                                    |                                                                                                                                                                                                                                                                                                                           |                6 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_mux_final/rs_remote_fault_s/xgmii_data118_out                                                                                                                                                               |               17 |             27 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_final/rs_remote_fault_s/xgmii_data118_out                                                                                                                                                                |               16 |             27 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                                   |                7 |             27 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_final/rs_remote_fault_s/xgmii_data118_out                                                                                                                                                                |               12 |             27 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_final/rs_remote_fault_s/xgmii_data118_out                                                                                                                                                                |               16 |             27 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/meta_DW1_register/E[0]                                                                                                                                                                                           | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                7 |             28 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_rxresetdone_i_sync_i/master_watchdog_reg[28]                                                                                                                                                                                       |                8 |             29 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/master_watchdog_reg[28]                                                                                                                                                          |                8 |             29 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_rxresetdone_i_sync_i/master_watchdog_reg[28]                                                                                                                                                                                       |                8 |             29 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_rxresetdone_i_sync_i/master_watchdog_reg[28]                                                                                                                                                                                       |                8 |             29 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/sel                                                                                                                                                                                                                                       | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent[0]_i_1_n_0                                                                                                                                                                                                                  |                8 |             30 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/xgetxpkt_reg_reg[30][0]                                                                                                                                                                                                                              |                8 |             31 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/rqpkt_reg_reg[30][0]                                                                                                                                                                                                                                 |                8 |             31 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/rcpkt_reg_reg[30][0]                                                                                                                                                                                                                                 |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_reg[30][0]                                                                                                                                                                                                                                               |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktstoredport2_reg_reg[30][0]                                                                                                                                                                                                                         |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktstoredport1_reg_reg[30][0]                                                                                                                                                                                                                         |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktstoredport0_reg_reg[30][0]                                                                                                                                                                                                                         |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/luthit_reg_reg[30][0]                                                                                                                                                                                                                                           |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/lutmiss_reg_reg[30][0]                                                                                                                                                                                                                                          |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktremovedport3_reg_reg[30][0]                                                                                                                                                                                                                        |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktremovedport4_reg_reg[30][0]                                                                                                                                                                                                                        |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_reg[30][0]                                                                                                                                                                                                                                        |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/SR[0]                                                                                                                                                                                                                                                       |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktout_reg_reg[30][0]                                                                                                                                                                                                                                 |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/SR[0]                                                                                                                                                                                                                                                              |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_reg[30][0]                                                                                                                                                                                                                                               |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/SR[0]                                                                                                                                                                                                                                                              |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_reg[30][0]                                                                                                                                                                                                                                               |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/SR[0]                                                                                                                                                                                                                                                              |                8 |             31 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                8 |             31 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/gate/countSync/sigBtoA/metaFF/rConsumedStable_reg[1][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/pktin_reg_reg[30][0]                                                                                                                                                                                                                                          |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/pktout_reg_reg[30][0]                                                                                                                                                                                                                                         |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktstoredport3_reg_reg[30][0]                                                                                                                                                                                                                         |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktremovedport0_reg_reg[30][0]                                                                                                                                                                                                                        |                8 |             31 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]                                                                                                                                                                                             |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktremovedport1_reg_reg[30][0]                                                                                                                                                                                                                        |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktremovedport2_reg_reg[30][0]                                                                                                                                                                                                                        |                8 |             31 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigBtoA/metaFF/rConsumedStable_reg[1][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                5 |             31 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                6 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktin_reg_reg[30][0]                                                                                                                                                                                                                                  |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktinqueueport0_reg_reg[30][0]                                                                                                                                                                                                                        |                8 |             31 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/SR[0]                                                                                                                                                                                                                                                |                8 |             31 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/ccpkt_reg_reg[30][0]                                                                                                                                                                                                                                 |                8 |             31 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cqpkt_reg_reg[30][0]                                                                                                                                                                                                                                 |                8 |             31 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]                                                                                                                                                                                             |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktinqueueport4_reg_reg[30][0]                                                                                                                                                                                                                        |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktinqueueport3_reg_reg[30][0]                                                                                                                                                                                                                        |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktinqueueport2_reg_reg[30][0]                                                                                                                                                                                                                        |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktinqueueport1_reg_reg[30][0]                                                                                                                                                                                                                        |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/pktin_reg_reg[30][0]                                                                                                                                                                                                                                            |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/pktstoredport4_reg_reg[30][0]                                                                                                                                                                                                                         |                8 |             31 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/pktout_reg_reg[30][0]                                                                                                                                                                                                                                           |                8 |             31 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i__n_0                                                                                                                                                                                                                                     |                6 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___20_n_0                                                                                                                                                                                                                                 |               11 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifoPacker/wMask[127]                                                                                                                                                                                                   |               12 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/bytesremovedport1_reg_reg[31]                                                                                                                                                                                                                         |               10 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/bytesremovedport2_reg_reg[31]                                                                                                                                                                                                                         |               10 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/bytesremovedport3_reg_reg[31]                                                                                                                                                                                                                         |               10 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifoPacker/wMask[99]                                                                                                                                                                                                    |               11 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/bytesremovedport4_reg_reg[31]                                                                                                                                                                                                                         |               10 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifoPacker/wMask[99]                                                                                                                                                                                                    |                7 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/Q[0]                                                                                                                                                                                                                 |                8 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___21_n_0                                                                                                                                                                                                                                 |               10 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___45_n_0                                                                                                                                                                                                                                 |               12 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___199_n_0                                                                                                                                                                                                                                |               10 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___198_n_0                                                                                                                                                                                                                                |               11 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___197_n_0                                                                                                                                                                                                                                |               13 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___67_n_0                                                                                                                                                                                                                                 |               13 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___66_n_0                                                                                                                                                                                                                                 |                8 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___44_n_0                                                                                                                                                                                                                                 |               10 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___43_n_0                                                                                                                                                                                                                                 |               12 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_input/rFinish[63]_i_1_n_0                                                                                                                                                                                                                    |               10 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_input/p_0_in[5]                                                                                                                                                                                                                              |                9 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/Q[0]                                                                                                                                                                                                                 |                8 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/bytesstoredport1_reg_reg[31][0]                                                                                                                                                                                                                       |               10 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/bytesstoredport2_reg_reg[31][0]                                                                                                                                                                                                                       |               10 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/bytesstoredport3_reg_reg[31][0]                                                                                                                                                                                                                       |               10 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/wMask[99]                                                                                                                                                                                                    |                8 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/bytesstoredport4_reg_reg[31][0]                                                                                                                                                                                                                       |               10 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/wMask[99]                                                                                                                                                                                                    |               13 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/bytesstoredport0_reg_reg[31][0]                                                                                                                                                                                                                       |               10 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/bytesremovedport0_reg_reg[31]                                                                                                                                                                                                                         |               10 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][33][0]                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |               10 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/wMask[127]                                                                                                                                                                                                   |                8 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___0_n_0                                                                                                                                                                                                                                  |                9 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___178_n_0                                                                                                                                                                                                                                |               11 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___177_n_0                                                                                                                                                                                                                                |                8 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___176_n_0                                                                                                                                                                                                                                |                9 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___23_n_0                                                                                                                                                                                                                                 |                9 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___22_n_0                                                                                                                                                                                                                                 |                9 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/crc88_data_reg[31][2]                                                                                                                                                                            |               10 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___46_n_0                                                                                                                                                                                                                                 |               10 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_i_1_n_0                              |                                                                                                                                                                                                                                                                                                                           |               12 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |               22 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/reg_rden                                                                                                                                                                                                                                                | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |               16 |             32 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_i_1_n_0                                                           |                                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_i_1_n_0                                                           |                                                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/wTxDataWordReady[3]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/wTxDataWordReady[2]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/wTxDataWordReady[1]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][33]_1[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                4 |             32 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_i_1_n_0                                                           |                                                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][33]_1[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                5 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |               25 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/wTxDataWordReady[1]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/wTxDataWordReady[2]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/wTxDataWordReady[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/wTxDataWordReady[3]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                5 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/wTxDataWordReady[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rReadWords0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                                                                                               | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                9 |             32 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                                                                                               | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                7 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rReadWords0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |               10 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/crc88_data_reg[31][2]                                                                                                                                                                            |               13 |             32 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                            |               10 |             32 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                                | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |               11 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rDoneLen                                                                                                                                                                                                               | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                                                                                                                                       |               11 |             32 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |               12 |             32 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                                          | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |                5 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                5 |             32 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                        | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                                |               10 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][33]_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               10 |             32 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                       | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                              |                8 |             32 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                5 |             32 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                                                     | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |                7 |             32 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                                                   |               17 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/crc88_data_reg[31][2]                                                                                                                                                                           |               13 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/crc88_data_reg[31][2]                                                                                                                                                                            |               12 |             32 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/_rDoneLen                                                                                                                                                                                                               | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/AR[0]                                                                                                                                                                                                                       |                7 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][33]_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/reg_rden                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |               19 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/gen_stages[1].rData_reg[1][2][0]                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/reg_rden                                                                                                                                                                                                                                                           | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                             |               15 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_stages[1].rData_reg[1][37][0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/reg_rden                                                                                                                                                                                                                                                       | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                         |               18 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/reg_rden                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |               17 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |               20 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/reg_rden                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |               16 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                5 |             32 |
|  axi_clk                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  axi_clk                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                4 |             32 |
|  axi_clk                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                5 |             32 |
|  axi_clk                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/reg_rden                                                                                                                                                                                                                                                         | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                           |               16 |             32 |
|  axi_clk                                                                                                                                                    | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                5 |             32 |
|  axi_clk                                                                                                                                                    | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                5 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                     | control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                       |               10 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/reg_rden                                                                                                                                                                                                                                                 | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                   |               19 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |               20 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][33][0]                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                5 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rOffLast                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |               13 |             33 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_1                                                                                                                                                                                           |               21 |             33 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData[1][33]_i_1__10_n_0                                                                      |                                                                                                                                                                                                                                                                                                                           |                6 |             33 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/gen_stages[1].rData_reg[1][33]_0[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                9 |             33 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_frame_size/cc_eq_1                                                                                                                                                                                          |               24 |             33 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_mux_2/frame_data_hold0__0                                                                                                                                                                                   |                8 |             33 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/_rOffLast                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                7 |             33 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/rData_reg[96]                                                                                                                                                                   |               14 |             33 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_2/frame_data_hold0__0                                                                                                                                                                                    |                7 |             33 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                8 |             33 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_1                                                                                                                                                                                           |               20 |             33 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_2/frame_data_hold0__0                                                                                                                                                                                    |                8 |             33 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_1                                                                                                                                                                                           |               24 |             33 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_2/frame_data_hold0__0                                                                                                                                                                                    |                9 |             33 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/gen_stages[1].rData_reg[1][33]_0[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                9 |             33 |
|  axi_clk                                                                                                                                                    | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                7 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                6 |             34 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                7 |             34 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                                                     |                                                                                                                                                                                                                                                                                                                           |               10 |             34 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/gen_stages[1].rData_reg[1][33][0]                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                7 |             34 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                                                     |                                                                                                                                                                                                                                                                                                                           |               12 |             34 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                                                                    |                                                                                                                                                                                                                                                                                                                           |                8 |             34 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                        |                                                                                                                                                                                                                                                                                                                           |               13 |             34 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                                                                    |                                                                                                                                                                                                                                                                                                                           |                8 |             34 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                                       |                                                                                                                                                                                                                                                                                                                           |                8 |             34 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                7 |             34 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                                                     |                                                                                                                                                                                                                                                                                                                           |               15 |             34 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                6 |             34 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                                                                    |                                                                                                                                                                                                                                                                                                                           |                8 |             34 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][32][0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                7 |             35 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_final/rs_local_fault_s/xgmii_cntl_reg[0]                                                                                                                                                                 |               19 |             35 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_final/rs_local_fault_s/xgmii_cntl_reg[0]                                                                                                                                                                 |               18 |             35 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][5]_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                5 |             35 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_final/rs_local_fault_s/xgmii_cntl_reg[0]                                                                                                                                                                 |               20 |             35 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][124]_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                6 |             35 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                9 |             35 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_mux_final/rs_local_fault_s/xgmii_cntl_reg[0]                                                                                                                                                                |               19 |             35 |
|  axi_clk                                                                                                                                                    | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                9 |             36 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |               10 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               12 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                9 |             36 |
|  axi_clk                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                6 |             36 |
|  axi_clk                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                6 |             36 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                           |               17 |             40 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               19 |             42 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/AR[0]                                                                                                                                                                                                                       |               17 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                                                                                                                                       |               17 |             44 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |               13 |             45 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/sel0[17]                                                                                                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |               20 |             46 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |               10 |             47 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/mac_cam_lut/mac_cam_learn/cam_wrapper/cam_top/rtl_cam/clog/DIA[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               12 |             48 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                6 |             48 |
|  axi_clk                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                6 |             48 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                6 |             48 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                6 |             48 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                6 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/mac_cam_lut/mac_cam/cam_wrapper/cam_top/rtl_cam/clog/DIA[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |               12 |             48 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |               11 |             49 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |               10 |             49 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                         |               12 |             49 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |               12 |             49 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                           |                9 |             50 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/metadata_DW0_register/E[0]                                                                                                                                                                                       | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                8 |             50 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][2]                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |               31 |             50 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_enc_reg_reg[49][0]                                                          |                                                                                                                                                                                                                                                                                                                           |               11 |             50 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_enc_reg_reg[49][0]                             |                                                                                                                                                                                                                                                                                                                           |               14 |             50 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][1]                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |               17 |             50 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_raw_reg[49][0]                                                         |                                                                                                                                                                                                                                                                                                                           |               11 |             50 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |               15 |             50 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_enc_reg_reg[49][0]                                                          |                                                                                                                                                                                                                                                                                                                           |               12 |             50 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][1]                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |               13 |             50 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                           |               11 |             50 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][2]                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |               20 |             50 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |               14 |             50 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_raw_reg[49][0]                                                         |                                                                                                                                                                                                                                                                                                                           |                9 |             50 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][1]                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |               19 |             50 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][2]                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |               21 |             50 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                           |                8 |             50 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                         | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                             |               15 |             50 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_raw_reg[49][0]                            |                                                                                                                                                                                                                                                                                                                           |               13 |             50 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][1]                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |               18 |             50 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][2]                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |               35 |             50 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                 | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                              |               11 |             50 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_raw_reg[49][0]                                                         |                                                                                                                                                                                                                                                                                                                           |                9 |             50 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |               13 |             50 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_enc_reg_reg[49][0]                                                          |                                                                                                                                                                                                                                                                                                                           |               13 |             50 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/mac_cam_lut/mac_cam_learn/cam_wrapper/cam_top/rtl_cam/clog/reg_en                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               36 |             52 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/mac_cam_lut/mac_cam/cam_wrapper/cam_top/rtl_cam/clog/reg_en                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |               33 |             52 |
|  axi_clk                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               17 |             52 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                           |               16 |             54 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |               26 |             54 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/mac_cam_lut/latch_src                                                                                                                                                                                                                                                                | nf_datapath_0/output_port_lookup_1/inst/cam_reset                                                                                                                                                                                                                                                                         |               18 |             56 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/Q[1]                                                                                                                                                                                                                 |               16 |             62 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/Q[1]                                                                                                                                                                                                                 |               16 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues_cpu_regs_inst/SR[0]                                                                                                                                                                                                                                                 |               30 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/output_port_lookup_1/inst/opl_cpu_regs_inst/ip2cpu_debug_reg_reg[0][0]                                                                                                                                                                                                                                      |               17 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/rUse[63]_i_1_n_0                                                                                                                                                                                                                                  |               18 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/input_arbiter_v1_0/inst/arbiter_cpu_regs_inst/SR[0]                                                                                                                                                                                                                                                         |               21 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rClear[63]_i_1_n_0                                                                                                                                                                                                                       | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |               12 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/_rEvent                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |               12 |             64 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                8 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/_rEvent                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                9 |             64 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tdata[63]_i_2_n_0                                                                                                                                                                                  | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_config_sync/rx_axis_tdata_reg[63]                                                                                                                                                                            |               11 |             64 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tdata[63]_i_2_n_0                                                                                                                                                                                  | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_config_sync/rx_axis_tdata_reg[63]                                                                                                                                                                            |               12 |             64 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tdata[63]_i_2_n_0                                                                                                                                                                                  | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_config_sync/rx_axis_tdata_reg[63]                                                                                                                                                                            |               13 |             64 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_user/rx_axis_tdata[63]_i_2_n_0                                                                                                                                                                                 | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_config_sync/rx_axis_tdata_reg[63]                                                                                                                                                                           |               17 |             64 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data[65]_i_1_n_0                                                  |                                                                                                                                                                                                                                                                                                                           |               13 |             66 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tx_data0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |               15 |             66 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data[65]_i_1_n_0                                                  |                                                                                                                                                                                                                                                                                                                           |                9 |             66 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |               22 |             66 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |               18 |             66 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data[65]_i_1_n_0                                                  |                                                                                                                                                                                                                                                                                                                           |                9 |             66 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |               28 |             66 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                      |               21 |             66 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data[65]_i_1_n_0                     |                                                                                                                                                                                                                                                                                                                           |               13 |             66 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |               23 |             67 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][12]_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               11 |             67 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___284_n_0                                                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/wrPtrFull/rFifoData_reg[0]                                                                                                                                                                                        |               10 |             67 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |               16 |             72 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |               13 |             72 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               25 |             72 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               24 |             72 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |               11 |             72 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_fifo_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |               13 |             72 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               29 |             72 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               25 |             72 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                                                                              |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               32 |             72 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/read_en                                                                                                                                                                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/read_data_pipe0                                                                                                                                                                                           |               13 |             73 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/will_update_dout                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |               14 |             73 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/read_en                                                                                                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/read_data_pipe0                                                                                                                                                                                          |               13 |             73 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/read_en                                                                                                                                                                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/read_data_pipe0                                                                                                                                                                                           |               13 |             73 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/read_en                                                                                                                                                                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/read_data_pipe0                                                                                                                                                                                           |               13 |             73 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/will_update_middle                                                                                                                                                                                                                  | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |               14 |             73 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/will_update_dout                                                                                                                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               17 |             73 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/will_update_middle                                                                                                                                                                                                                   | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               17 |             73 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/will_update_dout                                                                                                                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               19 |             73 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/will_update_middle                                                                                                                                                                                                                   | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               16 |             73 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/will_update_dout                                                                                                                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               14 |             73 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/will_update_middle                                                                                                                                                                                                                   | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               15 |             73 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data[73]_i_1_n_0 |                                                                                                                                                                                                                                                                                                                           |               18 |             74 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data[73]_i_1_n_0                              |                                                                                                                                                                                                                                                                                                                           |               17 |             74 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data[73]_i_1_n_0                              |                                                                                                                                                                                                                                                                                                                           |               14 |             74 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data[73]_i_1_n_0                              |                                                                                                                                                                                                                                                                                                                           |               19 |             74 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rMainState_reg_n_0_[0]                                                                                                                                                                                               |               19 |             75 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rMainState_reg_n_0_[0]                                                                                                                                                                                               |               19 |             75 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |               11 |             75 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SS[0]                                                                                                                                                              |               20 |             76 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |               13 |             78 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/pktctr_inst/gen_stages[1].rData_reg[1][0][0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               11 |             78 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/hdr_input_reg/pipeline_inst/gen_stages[1].rData_reg[1][0]_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |               10 |             78 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/output_inst/pipeline_inst/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |               13 |             80 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCountIsWr_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               17 |             80 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/output_port_lookup_1/inst/cam_reset                                                                                                                                                                                                                                                                         |               29 |             80 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapIsWr_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               22 |             81 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                        | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |               30 |             82 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/AR[0]                                                                                                                                                                                                                |               23 |             85 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/AR[0]                                                                                                                                                                                                                |               23 |             85 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/pktctr_inst/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |               18 |             87 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                                 |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               26 |             88 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                                 |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                                 |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                    |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |               13 |             90 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |               36 |             93 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___384_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               22 |             95 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___283_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               30 |             95 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___409_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               29 |             95 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___262_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               32 |             95 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/E[0]                                                                                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |               54 |             96 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |               20 |            100 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/req_addr0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |               22 |            100 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rCache[100]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |               16 |            101 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rData[100]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |               17 |            101 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                |                                                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                                             |                                                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                                             |                                                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wWrEn                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                                             |                                                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_en                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/write_en                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_en                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_en                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |               49 |            105 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][0][0]                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               16 |            113 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/depth_reg[0]_0                                                                                                                                                                                                                                                    |               26 |            123 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |               16 |            128 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_dwidth_dma_tx/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[255]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               27 |            128 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[4].metadata_fifo/will_update_dout                                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |               26 |            128 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rData[127]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |               28 |            128 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[4].metadata_fifo/will_update_middle                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |               27 |            128 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[4].metadata_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |               22 |            128 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rCache[127]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |               28 |            128 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___263_n_0                                                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___263__2_n_0                                                                                                                                                                                                                             |               42 |            128 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/will_update_middle                                                                                                                                                                                                        | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |               28 |            129 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/will_update_dout_0                                                                                                                                                                                                        | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |               27 |            129 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/output_inst/pipeline_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               23 |            131 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_trans_inst/output_inst/pipeline_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               24 |            131 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_trans_inst/output_inst/pipeline_inst/wTxPktReady                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |               37 |            131 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/output_inst/pipeline_inst/wTxPktReady                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |               38 |            131 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_stages[1].rData_reg[1][133][0]                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |               42 |            132 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/pktctr_inst/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |               20 |            132 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/hdr_input_reg/pipeline_inst/wRdTxHdrReady                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               17 |            132 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_trans_inst/output_inst/pipeline_inst/gen_stages[1].rData[1][4]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |               19 |            132 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/output_inst/pipeline_inst/gen_stages[1].rData[1][64]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               30 |            132 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_dwidth_dma_rx/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |               39 |            132 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |               24 |            132 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/pktctr_inst/__wTxHdrReady                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               23 |            139 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |               71 |            145 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[4].metadata_fifo/fifo/metadata_wr_en[4]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |               22 |            176 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2                                                                                                                                                                                                                              |               52 |            176 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               54 |            192 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wWrEn                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |               24 |            192 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               67 |            192 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               50 |            192 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               39 |            192 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/out                                                                               | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |               41 |            194 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/out                                                                               | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |               39 |            194 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/out                                                  | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                         |               43 |            194 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/out                                                                               | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |               33 |            194 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                                                  |               73 |            202 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                                                  |               74 |            202 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                                                  |               75 |            202 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                     |               73 |            202 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/will_update_middle                                                                                                                                                                                                          | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |               52 |            210 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/fifo/will_update_dout                                                                                                                                                                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |               58 |            210 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/SR[0]                                                                                                                                                                                                                                          |               60 |            215 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               79 |            219 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                       | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |               80 |            221 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |               58 |            257 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               57 |            257 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I16                       |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               94 |            262 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_dwidth_dma_tx/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |               41 |            272 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_dwidth_dma_tx/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               49 |            272 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |               62 |            273 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               57 |            273 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[4].output_fifo/will_update_middle                                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |               53 |            277 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[4].output_fifo/will_update_dout                                                                                                                                                                                                                                        | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |               56 |            277 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/pcieinterrupt2_reg_reg[4][0]                                                                                                                                                                                                                         |               81 |            286 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/will_update_middle                                                                                                                                                                                                                   | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               54 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/will_update_middle                                                                                                                                                                                                                   | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               66 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/will_update_dout                                                                                                                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               78 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[0].output_fifo/will_update_middle                                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |               47 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/will_update_middle                                                                                                                                                                                                                   | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               73 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/will_update_dout                                                                                                                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               71 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[0].output_fifo/will_update_dout                                                                                                                                                                                                                                        | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |               44 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/will_update_middle                                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |               50 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/will_update_dout                                                                                                                                                                                                                                        | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |               50 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/will_update_dout                                                                                                                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               64 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[1].output_fifo/will_update_middle                                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |               55 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[1].output_fifo/will_update_dout                                                                                                                                                                                                                                        | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |               51 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[2].output_fifo/will_update_middle                                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |               44 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/will_update_middle                                                                                                                                                                                                                  | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |               62 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/will_update_dout                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |               71 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/output_queues[2].output_fifo/will_update_dout                                                                                                                                                                                                                                        | nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                           |               44 |            289 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/MASTER_WIDER.counter_reg[1]_rep__2_1                                                                                                                                                                                                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |              154 |            294 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/MASTER_WIDER.counter_reg[1]_rep__2_1                                                                                                                                                                                                 | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |              153 |            294 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/MASTER_WIDER.counter_reg[1]_rep__2_1                                                                                                                                                                                                 | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |              151 |            294 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/MASTER_WIDER.counter_reg[1]_rep__2_1                                                                                                                                                                                                 | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |              150 |            294 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |              120 |            308 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               44 |            352 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               46 |            368 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_dwidth_dma_rx/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |              114 |            392 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/input_fifo/will_update_dout                                                                                                                                                                                                                                                          | nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/depth_reg[0]_0                                                                                                                                                                                                                                                    |               61 |            417 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/output_port_lookup_1/inst/input_fifo/will_update_middle                                                                                                                                                                                                                                                        | nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/depth_reg[0]_0                                                                                                                                                                                                                                                    |               54 |            417 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/will_update_dout                                                                                                                                                                                                                                          | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |              138 |            417 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/will_update_middle                                                                                                                                                                                                                                        | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |              114 |            417 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[0].in_arb_fifo/will_update_middle                                                                                                                                                                                                                                        | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |               75 |            417 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[0].in_arb_fifo/will_update_dout                                                                                                                                                                                                                                          | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |               73 |            417 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[1].in_arb_fifo/will_update_middle                                                                                                                                                                                                                                        | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |               96 |            417 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[1].in_arb_fifo/will_update_dout                                                                                                                                                                                                                                          | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |              144 |            417 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/will_update_dout                                                                                                                                                                                                                                          | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |               77 |            417 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/will_update_middle                                                                                                                                                                                                                                        | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |               75 |            417 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[2].in_arb_fifo/will_update_dout                                                                                                                                                                                                                                          | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |               72 |            417 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[2].in_arb_fifo/will_update_middle                                                                                                                                                                                                                                        | nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                             |               74 |            417 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               68 |            458 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |               75 |            458 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/p_1_in                                                                                                                                                                                                                                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/SR[0]                                                                                                                                                                                                                                                     |               81 |            458 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               74 |            458 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/p_1_in                                                                                                                                                                                                                                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/SR[0]                                                                                                                                                                                                                                                     |               82 |            458 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/p_1_in                                                                                                                                                                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/SR[0]                                                                                                                                                                                                                                                    |               93 |            458 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/p_1_in                                                                                                                                                                                                                                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/SR[0]                                                                                                                                                                                                                                                     |               74 |            458 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               73 |            458 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pcspmastatusvector13_reg_reg[0][0]                                                                                                                                                                                                                                 |              133 |            523 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pcspmastatusvector13_reg_reg[0][0]                                                                                                                                                                                                                                 |              138 |            523 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pcspmastatusvector13_reg_reg[0][0]                                                                                                                                                                                                                                 |              137 |            523 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                              | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/id_reg1                                                                                                                                                                                                                                                     |              135 |            523 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |              173 |            588 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |              246 |            658 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |              268 |            678 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |              240 |            756 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |              488 |           1433 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |             1345 |           4765 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |             1654 |           5776 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    88 |
| 2      |                    37 |
| 3      |                    40 |
| 4      |                   120 |
| 5      |                   107 |
| 6      |                    84 |
| 7      |                    65 |
| 8      |                   202 |
| 9      |                    27 |
| 10     |                    44 |
| 11     |                    20 |
| 12     |                    43 |
| 13     |                    19 |
| 14     |                     8 |
| 15     |                    15 |
| 16+    |                   663 |
+--------+-----------------------+


