/*
 * nthw_fpga_reg_defs_ddp.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_DDP_
#define _NTHW_FPGA_REG_DEFS_DDP_

/* DDP */
#define NTHW_MOD_DDP (0x4fe1611bUL)
#define DDP_AGING_CTRL (0x85ef88bbUL)
#define DDP_AGING_CTRL_AGING_RATE (0x410fda66UL)
#define DDP_AGING_CTRL_MAX_CNT (0x2d5ac5adUL)
#define DDP_CTRL (0xe64bfa02UL)
#define DDP_CTRL_INIT (0x8e86234cUL)
#define DDP_CTRL_INIT_DONE (0x14a11a6bUL)
#define DDP_RCP_CTRL (0x4e9ac6cUL)
#define DDP_RCP_CTRL_ADR (0x28c23a3cUL)
#define DDP_RCP_CTRL_CNT (0x38caa3edUL)
#define DDP_RCP_DATA (0xab382e75UL)
#define DDP_RCP_DATA_EN (0xa0c77e8dUL)
#define DDP_RCP_DATA_GROUPID (0xc71ed409UL)

#endif	/* _NTHW_FPGA_REG_DEFS_DDP_ */

/*
 * Auto-generated file - do *NOT* edit
 */

/*
 * EOF
 */
