<stg><name>RNI</name>


<trans_list>

<trans id="174" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="5" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="8" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="11" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="19" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="24" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="27" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="input_buffer_last" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
entry:0 %output_buffer_data_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_buffer_data_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
entry:1 %p_0_0_0185_i_phi_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_0185_i_phi_loc"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11

]]></Node>
<StgValue><ssdm name="spectopmodule_ln15"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_7, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_7, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="64">
<![CDATA[
entry:19 %input_list = alloca i64 1

]]></Node>
<StgValue><ssdm name="input_list"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="64">
<![CDATA[
entry:20 %output_list = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_list"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %input_list_1 = getelementptr i1 %input_list, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_list_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %output_list_1 = getelementptr i1 %output_list, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_list_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:23 %specaxissidechannel_ln25 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_9

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln25"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:24 %specaxissidechannel_ln25 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_10

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln25"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
entry:25 %br_ln25 = br void %VITIS_LOOP_33_2

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
VITIS_LOOP_33_2:4 %store_ln31 = store i1 0, i3 %input_list_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
VITIS_LOOP_33_2:6 %store_ln41 = store i1 0, i3 %output_list_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
VITIS_LOOP_33_2:1 %empty = read i24 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="24">
<![CDATA[
VITIS_LOOP_33_2:2 %input_buffer_data = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="input_buffer_data"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="24">
<![CDATA[
VITIS_LOOP_33_2:3 %input_buffer_last = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="input_buffer_last"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_2:5 %call_ln29 = call void @RNI_Pipeline_VITIS_LOOP_33_2, i8 %input_buffer_data, i1 %input_list

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_2:7 %call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_42_3, i1 %output_list

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_2:0 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_2:5 %call_ln29 = call void @RNI_Pipeline_VITIS_LOOP_33_2, i8 %input_buffer_data, i1 %input_list

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_2:7 %call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_42_3, i1 %output_list

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_2:8 %br_ln91 = br void %WEIGHTS_LOOP.i

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
WEIGHTS_LOOP.i:0 %neuron_index = phi i8 %add_ln91, void %for.inc63.i, i8 0, void %VITIS_LOOP_33_2

]]></Node>
<StgValue><ssdm name="neuron_index"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
WEIGHTS_LOOP.i:1 %icmp_ln91 = icmp_eq  i8 %neuron_index, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
WEIGHTS_LOOP.i:2 %add_ln91 = add i8 %neuron_index, i8 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
WEIGHTS_LOOP.i:3 %br_ln91 = br i1 %icmp_ln91, void %WEIGHTS_LOOP.i.split, void %_Z11input_layerP6ap_intILi8EE.exit

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
WEIGHTS_LOOP.i.split:0 %zext_ln91 = zext i8 %neuron_index

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="8">
<![CDATA[
WEIGHTS_LOOP.i.split:1 %trunc_ln91 = trunc i8 %neuron_index

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
WEIGHTS_LOOP.i.split:4 %WEIGHTS_INDEX_addr = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="9">
<![CDATA[
WEIGHTS_LOOP.i.split:5 %weight_index = load i9 %WEIGHTS_INDEX_addr

]]></Node>
<StgValue><ssdm name="weight_index"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="7">
<![CDATA[
WEIGHTS_LOOP.i.split:6 %neuron_index_cast_cast = zext i7 %trunc_ln91

]]></Node>
<StgValue><ssdm name="neuron_index_cast_cast"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
WEIGHTS_LOOP.i.split:7 %add_i_i108_i = add i8 %neuron_index_cast_cast, i8 1

]]></Node>
<StgValue><ssdm name="add_i_i108_i"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
WEIGHTS_LOOP.i.split:8 %conv_i101_i = zext i8 %add_i_i108_i

]]></Node>
<StgValue><ssdm name="conv_i101_i"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
WEIGHTS_LOOP.i.split:9 %WEIGHTS_INDEX_addr_2 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i101_i

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_2"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="9">
<![CDATA[
WEIGHTS_LOOP.i.split:10 %WEIGHTS_INDEX_load = load i9 %WEIGHTS_INDEX_addr_2

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="9" op_3_bw="1" op_4_bw="15" op_5_bw="8" op_6_bw="8">
<![CDATA[
_Z11input_layerP6ap_intILi8EE.exit:0 %call_ln56 = call void @inner_layer, i3 1, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
WEIGHTS_LOOP.i.split:2 %speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln91"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
WEIGHTS_LOOP.i.split:3 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="9">
<![CDATA[
WEIGHTS_LOOP.i.split:5 %weight_index = load i9 %WEIGHTS_INDEX_addr

]]></Node>
<StgValue><ssdm name="weight_index"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="9">
<![CDATA[
WEIGHTS_LOOP.i.split:10 %WEIGHTS_INDEX_load = load i9 %WEIGHTS_INDEX_addr_2

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
WEIGHTS_LOOP.i.split:11 %NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_addr"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
WEIGHTS_LOOP.i.split:12 %icmp_ln93 = icmp_ult  i15 %weight_index, i15 %WEIGHTS_INDEX_load

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
WEIGHTS_LOOP.i.split:13 %br_ln93 = br i1 %icmp_ln93, void %for.end.ithread-pre-split, void %for.body12.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="7" op_3_bw="15" op_4_bw="1" op_5_bw="7" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="0">
<![CDATA[
for.body12.lr.ph.i:0 %call_ln93 = call void @RNI_Pipeline_WEIGHTS_LOOP, i15 %weight_index, i7 %trunc_ln91, i15 %WEIGHTS_INDEX_load, i1 %input_list, i7 %trunc_ln91, i8 %p_0_0_0185_i_phi_loc, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln93"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="9">
<![CDATA[
for.end.ithread-pre-split:0 %NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="9">
<![CDATA[
for.end.ithread-pre-split:0 %NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
for.end.ithread-pre-split:1 %br_ln98 = br void %for.end.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="90" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="7" op_3_bw="15" op_4_bw="1" op_5_bw="7" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="0">
<![CDATA[
for.body12.lr.ph.i:0 %call_ln93 = call void @RNI_Pipeline_WEIGHTS_LOOP, i15 %weight_index, i7 %trunc_ln91, i15 %WEIGHTS_INDEX_load, i1 %input_list, i7 %trunc_ln91, i8 %p_0_0_0185_i_phi_loc, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln93"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body12.lr.ph.i:1 %p_0_0_0185_i_phi_loc_load = load i8 %p_0_0_0185_i_phi_loc

]]></Node>
<StgValue><ssdm name="p_0_0_0185_i_phi_loc_load"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
for.body12.lr.ph.i:2 %br_ln0 = br void %for.end.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.end.i:0 %empty_24 = phi i8 %NEURONS_MEMBRANE_load, void %for.end.ithread-pre-split, i8 %p_0_0_0185_i_phi_loc_load, void %for.body12.lr.ph.i

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end.i:1 %icmp_ln98 = icmp_sgt  i8 %empty_24, i8 86

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end.i:2 %br_ln98 = br i1 %icmp_ln98, void %if.else.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.else.i:0 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_24, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:1 %br_ln104 = br i1 %tmp_1, void %if.else49.i, void %if.then43.i

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else49.i:0 %icmp_ln108 = icmp_sgt  i8 %empty_24, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else49.i:1 %br_ln108 = br i1 %icmp_ln108, void %if.end.i, void %if.then55.i

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then55.i:0 %add_ln110 = add i8 %empty_24, i8 187

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then55.i:1 %store_ln110 = store i8 %add_ln110, i9 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
if.then55.i:2 %br_ln111 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:0 %br_ln0 = br void %if.end61.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then43.i:0 %add_ln106 = add i8 %empty_24, i8 69

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then43.i:1 %store_ln106 = store i8 %add_ln106, i9 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
if.then43.i:2 %br_ln107 = br void %if.end61.i

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
if.end61.i:0 %br_ln0 = br void %for.inc63.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:0 %NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="NEURONS_STATE_addr"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
if.then.i:1 %store_ln101 = store i1 1, i9 %NEURONS_STATE_addr

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:2 %store_ln102 = store i8 0, i9 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:3 %br_ln103 = br void %for.inc63.i

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
for.inc63.i:0 %br_ln91 = br void %WEIGHTS_LOOP.i

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="113" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="9" op_3_bw="1" op_4_bw="15" op_5_bw="8" op_6_bw="8">
<![CDATA[
_Z11input_layerP6ap_intILi8EE.exit:0 %call_ln56 = call void @inner_layer, i3 1, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="9" op_3_bw="1" op_4_bw="15" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z11input_layerP6ap_intILi8EE.exit:1 %call_ln57 = call void @inner_layer, i3 2, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="115" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="9" op_3_bw="1" op_4_bw="15" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z11input_layerP6ap_intILi8EE.exit:1 %call_ln57 = call void @inner_layer, i3 2, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="116" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="9" op_3_bw="1" op_4_bw="15" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z11input_layerP6ap_intILi8EE.exit:2 %call_ln58 = call void @inner_layer, i3 3, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="117" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="9" op_3_bw="1" op_4_bw="15" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z11input_layerP6ap_intILi8EE.exit:2 %call_ln58 = call void @inner_layer, i3 3, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="118" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="9" op_3_bw="1" op_4_bw="15" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z11input_layerP6ap_intILi8EE.exit:3 %call_ln59 = call void @inner_layer, i3 4, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="119" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="9" op_3_bw="1" op_4_bw="15" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z11input_layerP6ap_intILi8EE.exit:3 %call_ln59 = call void @inner_layer, i3 4, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
_Z11input_layerP6ap_intILi8EE.exit:4 %br_ln151 = br void %WEIGHTS_LOOP.i267

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="121" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
WEIGHTS_LOOP.i267:0 %neuron_index_2 = phi i8 %add_i_i220_i, void %for.inc72.i, i8 160, void %_Z11input_layerP6ap_intILi8EE.exit

]]></Node>
<StgValue><ssdm name="neuron_index_2"/></StgValue>
</operation>

<operation id="122" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
WEIGHTS_LOOP.i267:1 %icmp_ln151 = icmp_eq  i8 %neuron_index_2, i8 168

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="123" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
WEIGHTS_LOOP.i267:2 %br_ln151 = br i1 %icmp_ln151, void %WEIGHTS_LOOP.i267.split, void %for.inc87.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="8">
<![CDATA[
WEIGHTS_LOOP.i267.split:0 %sext_ln151 = sext i8 %neuron_index_2

]]></Node>
<StgValue><ssdm name="sext_ln151"/></StgValue>
</operation>

<operation id="125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="9">
<![CDATA[
WEIGHTS_LOOP.i267.split:1 %zext_ln151 = zext i9 %sext_ln151

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
WEIGHTS_LOOP.i267.split:4 %WEIGHTS_INDEX_addr_3 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_3"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="15" op_0_bw="9">
<![CDATA[
WEIGHTS_LOOP.i267.split:5 %weight_index_4 = load i9 %WEIGHTS_INDEX_addr_3

]]></Node>
<StgValue><ssdm name="weight_index_4"/></StgValue>
</operation>

<operation id="128" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
WEIGHTS_LOOP.i267.split:6 %add_i_i220_i = add i8 %neuron_index_2, i8 1

]]></Node>
<StgValue><ssdm name="add_i_i220_i"/></StgValue>
</operation>

<operation id="129" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="8">
<![CDATA[
WEIGHTS_LOOP.i267.split:7 %conv_i197_i_cast_cast = sext i8 %add_i_i220_i

]]></Node>
<StgValue><ssdm name="conv_i197_i_cast_cast"/></StgValue>
</operation>

<operation id="130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="9">
<![CDATA[
WEIGHTS_LOOP.i267.split:8 %conv_i197_i_cast_cast_cast = zext i9 %conv_i197_i_cast_cast

]]></Node>
<StgValue><ssdm name="conv_i197_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="131" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
WEIGHTS_LOOP.i267.split:9 %WEIGHTS_INDEX_addr_4 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i197_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_4"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="9">
<![CDATA[
WEIGHTS_LOOP.i267.split:10 %WEIGHTS_INDEX_load_2 = load i9 %WEIGHTS_INDEX_addr_4

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load_2"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
WEIGHTS_LOOP.i267.split:11 %NEURONS_MEMBRANE_addr_1 = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc87.i.preheader:0 %call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc87.i.preheader:1 %call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_66_5, i1 %output_list, i8 %output_buffer_data_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="136" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="15" op_0_bw="9">
<![CDATA[
WEIGHTS_LOOP.i267.split:5 %weight_index_4 = load i9 %WEIGHTS_INDEX_addr_3

]]></Node>
<StgValue><ssdm name="weight_index_4"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="9">
<![CDATA[
WEIGHTS_LOOP.i267.split:10 %WEIGHTS_INDEX_load_2 = load i9 %WEIGHTS_INDEX_addr_4

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load_2"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="15">
<![CDATA[
WEIGHTS_LOOP.i267.split:12 %trunc_ln153 = trunc i15 %weight_index_4

]]></Node>
<StgValue><ssdm name="trunc_ln153"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="8" op_3_bw="15" op_4_bw="9" op_5_bw="1" op_6_bw="8" op_7_bw="8" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
WEIGHTS_LOOP.i267.split:13 %call_ln153 = call void @RNI_Pipeline_WEIGHTS_LOOP1, i15 %weight_index_4, i8 %neuron_index_2, i15 %WEIGHTS_INDEX_load_2, i9 %trunc_ln153, i1 %NEURONS_STATE, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="140" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="8" op_3_bw="15" op_4_bw="9" op_5_bw="1" op_6_bw="8" op_7_bw="8" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
WEIGHTS_LOOP.i267.split:13 %call_ln153 = call void @RNI_Pipeline_WEIGHTS_LOOP1, i15 %weight_index_4, i8 %neuron_index_2, i15 %WEIGHTS_INDEX_load_2, i9 %trunc_ln153, i1 %NEURONS_STATE, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="141" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
WEIGHTS_LOOP.i267.split:14 %NEURONS_MEMBRANE_load_1 = load i9 %NEURONS_MEMBRANE_addr_1

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="142" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
WEIGHTS_LOOP.i267.split:2 %speclooptripcount_ln151 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln151"/></StgValue>
</operation>

<operation id="143" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
WEIGHTS_LOOP.i267.split:3 %specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="144" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
WEIGHTS_LOOP.i267.split:14 %NEURONS_MEMBRANE_load_1 = load i9 %NEURONS_MEMBRANE_addr_1

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_1"/></StgValue>
</operation>

<operation id="145" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
WEIGHTS_LOOP.i267.split:15 %icmp_ln162 = icmp_sgt  i8 %NEURONS_MEMBRANE_load_1, i8 86

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="146" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
WEIGHTS_LOOP.i267.split:16 %br_ln162 = br i1 %icmp_ln162, void %if.else.i278, void %if.then35.i

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.else.i278:0 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %NEURONS_MEMBRANE_load_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="148" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i278:1 %br_ln168 = br i1 %tmp, void %if.else57.i, void %if.then51.i

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="149" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else57.i:0 %icmp_ln172 = icmp_sgt  i8 %NEURONS_MEMBRANE_load_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else57.i:1 %br_ln172 = br i1 %icmp_ln172, void %if.end69.i, void %if.then63.i

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="151" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="8">
<![CDATA[
if.then35.i:1 %trunc_ln166 = trunc i8 %neuron_index_2

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="152" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="tmp" val="0"/>
<literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then63.i:0 %add_ln174 = add i8 %NEURONS_MEMBRANE_load_1, i8 187

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="153" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="tmp" val="0"/>
<literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then63.i:1 %store_ln174 = store i8 %add_ln174, i9 %NEURONS_MEMBRANE_addr_1

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="154" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="tmp" val="0"/>
<literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
if.then63.i:2 %br_ln175 = br void %if.end69.i

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>

<operation id="155" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
if.end69.i:0 %br_ln0 = br void %if.end70.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="156" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then51.i:0 %add_ln170 = add i8 %NEURONS_MEMBRANE_load_1, i8 69

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then51.i:1 %store_ln170 = store i8 %add_ln170, i9 %NEURONS_MEMBRANE_addr_1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
if.then51.i:2 %br_ln171 = br void %if.end70.i

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
if.end70.i:0 %br_ln0 = br void %for.inc72.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then35.i:0 %store_ln165 = store i8 0, i9 %NEURONS_MEMBRANE_addr_1

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="3">
<![CDATA[
if.then35.i:2 %zext_ln166 = zext i3 %trunc_ln166

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then35.i:3 %output_list_addr = getelementptr i1 %output_list, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="output_list_addr"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
if.then35.i:4 %store_ln166 = store i1 1, i3 %output_list_addr

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
if.then35.i:5 %br_ln167 = br void %for.inc72.i

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
for.inc72.i:0 %br_ln151 = br void %WEIGHTS_LOOP.i267

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="166" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc87.i.preheader:0 %call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc87.i.preheader:1 %call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_66_5, i1 %output_list, i8 %output_buffer_data_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="168" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc87.i.preheader:2 %output_buffer_data_loc_load = load i8 %output_buffer_data_loc

]]></Node>
<StgValue><ssdm name="output_buffer_data_loc_load"/></StgValue>
</operation>

<operation id="169" st_id="26" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
for.inc87.i.preheader:3 %write_ln77 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i8 %output_buffer_data_loc_load, i1 0, i1 0, i2 0, i1 0, i5 0, i6 0

]]></Node>
<StgValue><ssdm name="write_ln77"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="170" st_id="27" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
for.inc87.i.preheader:3 %write_ln77 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i8 %output_buffer_data_loc_load, i1 0, i1 0, i2 0, i1 0, i5 0, i6 0

]]></Node>
<StgValue><ssdm name="write_ln77"/></StgValue>
</operation>

<operation id="171" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc87.i.preheader:4 %br_ln29 = br i1 %input_buffer_last, void %cleanup.cont, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="172" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="input_buffer_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
cleanup.cont:0 %br_ln25 = br void %VITIS_LOOP_33_2

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="173" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="input_buffer_last" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0">
<![CDATA[
while.end:0 %ret_ln85 = ret

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
