// Seed: 1662847214
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3,
    input logic id_4
    , id_26,
    input logic id_5,
    input logic id_6,
    input id_7,
    input id_8
    , id_27,
    input logic id_9,
    input id_10,
    output id_11,
    input id_12,
    inout logic id_13,
    output id_14,
    output logic id_15,
    input id_16,
    output id_17,
    input id_18,
    output id_19,
    output id_20,
    input id_21,
    input id_22,
    input id_23,
    output id_24,
    output logic id_25
);
  always @(posedge 1 or 1) if (id_23[1]) id_25 = id_6;
endmodule
