m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder/simulation/modelsim
vfull_adder
Z1 !s110 1703025435
!i10b 1
!s100 ]kP]=BO`;84fO8]>>z]eh0
I7ZlG:cm2PZ6:a>M=a]Rn`2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1703025294
8C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder/full_adder.v
FC:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder/full_adder.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1703025435.000000
!s107 C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder/full_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder|C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder/full_adder.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder
Z7 tCvgOpt 0
vfull_adder_tb
R1
!i10b 1
!s100 NkJZVC9mhIlM6<0@Sah=d3
I_9X]W[g4VSP:ZZCSXY@<z3
R2
R0
w1703025351
8C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder/full_adder_tb.v
FC:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder/full_adder_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder/full_adder_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder|C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder/full_adder_tb.v|
!i113 1
R5
R6
R7
