`timescale 1ps / 1ps
module module_0 (
    output id_1,
    input logic id_2,
    output id_3,
    input id_4,
    output [id_1 : 1] id_5,
    output [id_4 : id_3] id_6,
    input id_7,
    output [id_2 : id_6] id_8
);
  logic id_9;
endmodule : id_10
