{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521238725457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521238725457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 16 18:18:45 2018 " "Processing started: Fri Mar 16 18:18:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521238725457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521238725457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521238725457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521238725879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238738693 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238738693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521238738693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine_Example-SM " "Found design unit 1: State_Machine_Example-SM" {  } { { "State_Machine_Example.vhd" "" { Text "N:/ECE124Lab4/State_Machine_Example.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238738708 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine_Example " "Found entity 1: State_Machine_Example" {  } { { "State_Machine_Example.vhd" "" { Text "N:/ECE124Lab4/State_Machine_Example.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238738708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521238738708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealystatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealystatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MealyStatemachine-behaviour " "Found design unit 1: MealyStatemachine-behaviour" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124Lab4/MealyStatemachine.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238738708 ""} { "Info" "ISGN_ENTITY_NAME" "1 MealyStatemachine " "Found entity 1: MealyStatemachine" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124Lab4/MealyStatemachine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238738708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521238738708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238738974 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238738974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521238738974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124Lab4/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238738974 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124Lab4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238738974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521238738974 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "compx4.vhd " "Can't analyze file -- file compx4.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521238738974 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "compx1.vhd " "Can't analyze file -- file compx1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521238738974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-SM " "Found design unit 1: Extender-SM" {  } { { "Extender.vhd" "" { Text "N:/ECE124Lab4/Extender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238738990 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.vhd" "" { Text "N:/ECE124Lab4/Extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238738990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521238738990 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521238739068 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XTargLTCurr LogicalStep_Lab4_top.vhd(116) " "Verilog HDL or VHDL warning at LogicalStep_Lab4_top.vhd(116): object \"XTargLTCurr\" assigned a value but never read" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521238739068 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XTargEQCurr LogicalStep_Lab4_top.vhd(116) " "Verilog HDL or VHDL warning at LogicalStep_Lab4_top.vhd(116): object \"XTargEQCurr\" assigned a value but never read" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521238739068 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XTargGTCurr LogicalStep_Lab4_top.vhd(116) " "Verilog HDL or VHDL warning at LogicalStep_Lab4_top.vhd(116): object \"XTargGTCurr\" assigned a value but never read" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521238739083 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "YTargLTCurr LogicalStep_Lab4_top.vhd(117) " "Verilog HDL or VHDL warning at LogicalStep_Lab4_top.vhd(117): object \"YTargLTCurr\" assigned a value but never read" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521238739083 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "YTargEQCurr LogicalStep_Lab4_top.vhd(117) " "Verilog HDL or VHDL warning at LogicalStep_Lab4_top.vhd(117): object \"YTargEQCurr\" assigned a value but never read" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521238739083 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "YTargGTCurr LogicalStep_Lab4_top.vhd(117) " "Verilog HDL or VHDL warning at LogicalStep_Lab4_top.vhd(117): object \"YTargGTCurr\" assigned a value but never read" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521238739083 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[5..4\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[5..4\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521238739083 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST1 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521238739083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST3 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST3\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST3" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521238739083 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin_counter4bit.vhd 2 1 " "Using design file bin_counter4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin_Counter4bit-one " "Found design unit 1: Bin_Counter4bit-one" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124Lab4/bin_counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238739099 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin_Counter4bit " "Found entity 1: Bin_Counter4bit" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124Lab4/bin_counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238739099 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521238739099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin_Counter4bit Bin_Counter4bit:INST4X " "Elaborating entity \"Bin_Counter4bit\" for hierarchy \"Bin_Counter4bit:INST4X\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST4X" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521238739099 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter bin_counter4bit.vhd(36) " "VHDL Process Statement warning at bin_counter4bit.vhd(36): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124Lab4/bin_counter4bit.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521238739115 "|LogicalStep_Lab4_top|Bin_Counter4bit:INST4"}
{ "Warning" "WSGN_SEARCH_FILE" "fourbitcomparator.vhd 2 1 " "Using design file fourbitcomparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FOurBitComparator-Behavioural " "Found design unit 1: FOurBitComparator-Behavioural" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124Lab4/fourbitcomparator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238739130 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitComparator " "Found entity 1: FourBitComparator" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124Lab4/fourbitcomparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238739130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521238739130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitComparator FourBitComparator:INST6X " "Elaborating entity \"FourBitComparator\" for hierarchy \"FourBitComparator:INST6X\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6X" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521238739130 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A3LTB3 fourbitcomparator.vhd(31) " "Verilog HDL or VHDL warning at fourbitcomparator.vhd(31): object \"A3LTB3\" assigned a value but never read" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124Lab4/fourbitcomparator.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521238739130 "|LogicalStep_Lab4_top|FourBitComparator:INST6X"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A2LTB2 fourbitcomparator.vhd(31) " "Verilog HDL or VHDL warning at fourbitcomparator.vhd(31): object \"A2LTB2\" assigned a value but never read" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124Lab4/fourbitcomparator.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521238739130 "|LogicalStep_Lab4_top|FourBitComparator:INST6X"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A1LTB1 fourbitcomparator.vhd(31) " "Verilog HDL or VHDL warning at fourbitcomparator.vhd(31): object \"A1LTB1\" assigned a value but never read" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124Lab4/fourbitcomparator.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521238739130 "|LogicalStep_Lab4_top|FourBitComparator:INST6X"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A0LTB0 fourbitcomparator.vhd(31) " "Verilog HDL or VHDL warning at fourbitcomparator.vhd(31): object \"A0LTB0\" assigned a value but never read" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124Lab4/fourbitcomparator.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521238739130 "|LogicalStep_Lab4_top|FourBitComparator:INST6X"}
{ "Warning" "WSGN_SEARCH_FILE" "singlebitcomparator.vhd 2 1 " "Using design file singlebitcomparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SingleBitComparator-Behavioural " "Found design unit 1: SingleBitComparator-Behavioural" {  } { { "singlebitcomparator.vhd" "" { Text "N:/ECE124Lab4/singlebitcomparator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238739146 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleBitComparator " "Found entity 1: SingleBitComparator" {  } { { "singlebitcomparator.vhd" "" { Text "N:/ECE124Lab4/singlebitcomparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238739146 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521238739146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleBitComparator FourBitComparator:INST6X\|SingleBitComparator:INST1 " "Elaborating entity \"SingleBitComparator\" for hierarchy \"FourBitComparator:INST6X\|SingleBitComparator:INST1\"" {  } { { "fourbitcomparator.vhd" "INST1" { Text "N:/ECE124Lab4/fourbitcomparator.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521238739146 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bidir_shift_reg.vhd 2 1 " "Using design file bidir_shift_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "bidir_shift_reg.vhd" "" { Text "N:/ECE124Lab4/bidir_shift_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238739162 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "bidir_shift_reg.vhd" "" { Text "N:/ECE124Lab4/bidir_shift_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521238739162 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521238739162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST9 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521238739162 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg bidir_shift_reg.vhd(36) " "VHDL Process Statement warning at bidir_shift_reg.vhd(36): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bidir_shift_reg.vhd" "" { Text "N:/ECE124Lab4/bidir_shift_reg.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521238739177 "|LogicalStep_Lab4_top|Bidir_shift_reg:INST9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:INST10 " "Elaborating entity \"Extender\" for hierarchy \"Extender:INST10\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST10" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521238739177 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bitShiftDirection Extender.vhd(98) " "VHDL Process Statement warning at Extender.vhd(98): inferring latch(es) for signal or variable \"bitShiftDirection\", which holds its previous value in one or more paths through the process" {  } { { "Extender.vhd" "" { Text "N:/ECE124Lab4/Extender.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521238739177 "|LogicalStep_Lab4_top|Extender:INST10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bitShiftDirection Extender.vhd(98) " "Inferred latch for \"bitShiftDirection\" at Extender.vhd(98)" {  } { { "Extender.vhd" "" { Text "N:/ECE124Lab4/Extender.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521238739177 "|LogicalStep_Lab4_top|Extender:INST10"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Extender:INST10\|bitShiftDirection " "Latch Extender:INST10\|bitShiftDirection has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Extender:INST10\|current_state.FULLYEXTENDED " "Ports D and ENA on the latch are fed by the same signal Extender:INST10\|current_state.FULLYEXTENDED" {  } { { "Extender.vhd" "" { Text "N:/ECE124Lab4/Extender.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521238739646 ""}  } { { "Extender.vhd" "" { Text "N:/ECE124Lab4/Extender.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521238739646 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521238739662 "|LogicalStep_Lab4_top|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521238739662 "|LogicalStep_Lab4_top|leds[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521238739662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521238739709 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521238739943 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521238740193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521238740193 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[0\] " "No output dependent on input pin \"pb\[0\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521238740349 "|LogicalStep_Lab4_top|pb[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[1\] " "No output dependent on input pin \"pb\[1\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521238740349 "|LogicalStep_Lab4_top|pb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[3\] " "No output dependent on input pin \"pb\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521238740349 "|LogicalStep_Lab4_top|pb[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1521238740349 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521238740349 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521238740349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521238740349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521238740349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "858 " "Peak virtual memory: 858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521238740412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 16 18:19:00 2018 " "Processing ended: Fri Mar 16 18:19:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521238740412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521238740412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521238740412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521238740412 ""}
