m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/akama/OneDrive/Dokumenter/GitHub/EIT4-414
Ealu
Z0 w1586734616
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z6 dC:/Users/akama/Documents/GitHub/EIT4-414
Z7 8C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
Z8 FC:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
l0
L6
V^[k6OkVXhA2IlD>_BLcTP2
!s100 hW9]eMSD_Wd?BG[3EWBVS3
Z9 OV;C;10.5b;63
32
Z10 !s110 1586735219
!i10b 1
Z11 !s108 1586735219.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd|
Z13 !s107 C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd|
!i113 1
Z14 o-work work -2002 -explicit
Z15 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
R5
Z16 DEx4 work 3 alu 0 22 ^[k6OkVXhA2IlD>_BLcTP2
l28
L22
VN]acV7VKORL<[zP88]NKN2
!s100 BHgDa?QhzRG=[7N13HK]e0
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Eclockdividermodule
Z17 w1586164947
R3
R1
R2
R4
R5
R6
Z18 8C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
Z19 FC:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
l0
L7
V?318Md7F0>Tj=YVej8PzL2
!s100 a^A8MlnSJ[YA?Nf>GGDFb1
R9
32
R10
!i10b 1
R11
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd|
Z21 !s107 C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd|
!i113 1
R14
R15
Asim
R3
R1
R2
R4
R5
Z22 DEx4 work 18 clockdividermodule 0 22 ?318Md7F0>Tj=YVej8PzL2
l23
L16
VTghK7Hf;DKg?`VOcEADig2
!s100 <;zV`FBb@08<7Eg@Ci^>e3
R9
32
R10
!i10b 1
R11
R20
R21
!i113 1
R14
R15
Ecu
Z23 w1586734357
R2
R3
R4
R5
R6
Z24 8C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
Z25 FC:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
l0
L5
VXnc:F0aL7o^bC=>Gej^D43
!s100 0Q8?ahc]9i4UT:ReG4Ok^3
R9
32
R10
!i10b 1
R11
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd|
Z27 !s107 C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
Z28 DEx4 work 2 cu 0 22 Xnc:F0aL7o^bC=>Gej^D43
l25
L20
VC:?[LmAXd3;3=0jRXDZ1Q3
!s100 j5I39I@l2H^CEfS1d:lLS3
R9
32
R10
!i10b 1
R11
R26
R27
!i113 1
R14
R15
Ememory
Z29 w1586735177
R2
R3
R4
R5
R6
Z30 8C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
Z31 FC:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
l0
L5
V17l[ca[E85e5QDm8JI6oH1
!s100 58zZ3nf>>_HXc]9EOMD??3
R9
32
R10
!i10b 1
R11
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd|
Z33 !s107 C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
Z34 DEx4 work 6 memory 0 22 17l[ca[E85e5QDm8JI6oH1
l30
L24
VZTea1OIjz;U5EfPeS;6BN3
!s100 i=]UXJ_mPJzDUD_Z4d3[H3
R9
32
R10
!i10b 1
R11
R32
R33
!i113 1
R14
R15
Eminicputb
Z35 w1586708076
R1
R4
R5
R6
Z36 8C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
Z37 FC:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
l0
L5
Vcf?H^]5Z9o<FHUWETlEdT0
!s100 ibUECH0ALfHJ_a4IkKbnV0
R9
32
R10
!i10b 1
R11
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd|
Z39 !s107 C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd|
!i113 1
R14
R15
Asim
R34
Z40 DEx4 work 11 programcode 0 22 K^P9iOOfL<M4_n`C]l;n22
R28
R22
Z41 DEx4 work 6 numpad 0 22 H`RD5HA=<0[n:JGR[>NI>3
R2
R3
R16
R1
R4
R5
DEx4 work 9 minicputb 0 22 cf?H^]5Z9o<FHUWETlEdT0
l35
L10
VdCUFn<H9UVNd6En<=oSi90
!s100 9?R`Oh;j_4J]_Sga]YI`m1
R9
32
R10
!i10b 1
R11
R38
R39
!i113 1
R14
R15
Enumpad
Z42 w1586246994
R2
R3
R4
R5
R6
Z43 8C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
Z44 FC:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
l0
L5
VH`RD5HA=<0[n:JGR[>NI>3
!s100 ET@VdYn<QXe;OHE>Q[B`30
R9
32
Z45 !s110 1586735220
!i10b 1
R11
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd|
Z47 !s107 C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R41
l12
L10
Z48 VPUK7M7ScB1B=nDPh<le[91
Z49 !s100 _H6TR5N2=mRa7cH1mhool1
R9
32
R45
!i10b 1
R11
R46
R47
!i113 1
R14
R15
Eprogramcode
Z50 w1586735216
R2
R3
R4
R5
R6
Z51 8C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
Z52 FC:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
l0
L5
VK^P9iOOfL<M4_n`C]l;n22
!s100 =mJjzEIS]RN@iI63TM4NZ2
R9
32
R10
!i10b 1
R11
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd|
Z54 !s107 C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R40
l16
L11
Vl0<ASXCaLA5Li:YY3[leB0
!s100 6US6[FBJSU]aF0aK1mB:W3
R9
32
R10
!i10b 1
R11
R53
R54
!i113 1
R14
R15
