CS53L30_DIGSFT_MASK,VAR_0
CS53L30_INT_MASK,VAR_1
CS53L30_IS,VAR_2
CS53L30_MCLKCTL,VAR_3
CS53L30_MCLK_DIS,VAR_4
CS53L30_MCLK_DIS_MASK,VAR_5
CS53L30_PDN_DONE,VAR_6
CS53L30_PDN_LP_MASK,VAR_7
CS53L30_PDN_POLL_MAX,VAR_8
CS53L30_PDN_ULP,VAR_9
CS53L30_PDN_ULP_MASK,VAR_10
CS53L30_PWRCTL,VAR_11
CS53L30_SFT_RAMP,VAR_12
clk_disable_unprepare,FUNC_0
clk_prepare_enable,FUNC_1
dev_err,FUNC_2
msleep,FUNC_3
regmap_read,FUNC_4
regmap_update_bits,FUNC_5
snd_soc_component_get_dapm,FUNC_6
snd_soc_component_get_drvdata,FUNC_7
usleep_range,FUNC_8
cs53l30_set_bias_level,FUNC_9
component,VAR_13
level,VAR_14
dapm,VAR_15
priv,VAR_16
reg,VAR_17
i,VAR_18
inter_max_check,VAR_19
ret,VAR_20
