# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/imports/new/color_channel.vhd" \
"../../../../Lab2.srcs/sources_1/imports/new/pwm_generator.vhd" \
"../../../../Lab2.srcs/sources_1/imports/new/row.vhd" \
"../../../../Lab2.srcs/sources_1/imports/Desktop/simple_memory.vhd" \
"../../../../Lab2.srcs/sources_1/imports/new/timer.vhd" \
"../../../../Lab2.srcs/sources_1/imports/new/top.vhd" \

# Do not sort compile order
nosort
