$date
	Mon May 10 04:05:42 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 1 ! \$1 $end
$var wire 1 " \$11 $end
$var wire 1 # \$13 $end
$var wire 6 $ \$15 [5:0] $end
$var wire 1 % \$18 $end
$var wire 1 & \$20 $end
$var wire 1 ' \$22 $end
$var wire 1 ( \$24 $end
$var wire 1 ) \$26 $end
$var wire 1 * \$28 $end
$var wire 1 + \$3 $end
$var wire 1 , \$5 $end
$var wire 1 - \$7 $end
$var wire 1 . \$9 $end
$var wire 5 / a__data [4:0] $end
$var wire 1 0 a__ready $end
$var wire 1 1 a__valid $end
$var wire 5 2 b__data [4:0] $end
$var wire 1 3 b__ready $end
$var wire 1 4 b__valid $end
$var wire 1 5 clk $end
$var wire 1 6 r__ready $end
$var wire 1 7 rst $end
$var wire 6 8 \$16 [5:0] $end
$var reg 1 9 initial $end
$var reg 5 : r__data [4:0] $end
$var reg 5 ; \r__data$next [4:0] $end
$var reg 1 < r__valid $end
$var reg 1 = \r__valid$next $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0=
0<
b0 ;
b0 :
09
bx 8
17
z6
15
z4
13
bz 2
z1
10
bz /
x.
x-
x,
x+
1*
0)
1(
1'
0&
1%
bx $
x#
x"
0!
$end
#5000
05
#10000
b11110 ;
1=
1#
1-
1.
1+
1"
1,
07
11
b11110 $
b11110 8
b1111 /
14
b1111 2
16
15
#15000
05
#20000
b0 ;
b10000 /
b100000 $
b100000 8
b10000 2
1=
1)
0(
1&
1!
0%
b11110 :
1<
15
#25000
05
#30000
0=
0#
0-
0.
0+
0"
0,
01
04
b0 :
15
#35000
05
#40000
0)
1(
0&
0!
1%
0<
15
#40001
