// Seed: 3767450167
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
);
  type_5 id_2 (
      .id_0(id_0 + 1),
      .id_1(id_3),
      .id_2(1'b0)
  );
endmodule
