INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
