;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 90, -0
	SUB 0, -0
	CMP 0, -2
	SUB @-127, 114
	SLT 20, @12
	SLT 0, 9
	JMN 0, <402
	DJN @-207, @-120
	SLT 30, 9
	SLT 30, 9
	SUB 100, 401
	CMP 0, -2
	CMP -207, <-120
	CMP -207, <-120
	JMZ -207, @-120
	SUB @-127, 105
	SUB #20, @12
	CMP @-127, 105
	JMP -207, @-120
	JMP -207, @-120
	JMP -207, @-120
	SPL 0, <402
	SUB #20, @12
	JMZ -207, @-120
	SLT 0, 9
	JMP -207, @-120
	JMZ -207, @-120
	JMP -207, @-120
	MOV -7, <-20
	JMZ -207, @-120
	JMP -207, @-120
	JMP -207, @-120
	SUB @-127, 105
	JMP -207, @-120
	SLT 121, 8
	ADD 270, 60
	SLT 121, 8
	SLT 121, 8
	SLT 121, 8
	SPL 0, <402
	MOV #270, <50
	CMP 900, @0
	CMP @-127, 105
	CMP -207, <-120
	JMZ <-270, 57
	JMZ <-270, 57
