{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591273660832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591273660833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:27:40 2020 " "Processing started: Fri Jun 05 00:27:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591273660833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591273660833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 305_miniproject_Cecil -c 305_miniproject_Cecil " "Command: quartus_map --read_settings_files=on --write_settings_files=off 305_miniproject_Cecil -c 305_miniproject_Cecil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591273660833 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591273661096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bcd4digit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bcd4digit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd4digit_counter-behaviour " "Found design unit 1: bcd4digit_counter-behaviour" {  } { { "VHDL Files/bcd4digit_counter.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd4digit_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661648 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd4digit_counter " "Found entity 1: bcd4digit_counter" {  } { { "VHDL Files/bcd4digit_counter.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd4digit_counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_counter-behaviour " "Found design unit 1: bcd_counter-behaviour" {  } { { "VHDL Files/bcd_counter.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661653 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter " "Found entity 1: bcd_counter" {  } { { "VHDL Files/bcd_counter.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd_counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/difficulty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/difficulty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 difficulty-behaviour " "Found design unit 1: difficulty-behaviour" {  } { { "VHDL Files/difficulty.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/difficulty.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661656 ""} { "Info" "ISGN_ENTITY_NAME" "1 difficulty " "Found entity 1: difficulty" {  } { { "VHDL Files/difficulty.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/difficulty.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/lifepoint_tracker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/lifepoint_tracker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lifepoint_tracker-behaviour " "Found design unit 1: lifepoint_tracker-behaviour" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661661 ""} { "Info" "ISGN_ENTITY_NAME" "1 lifepoint_tracker " "Found entity 1: lifepoint_tracker" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/environment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/environment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 environment-behaviour " "Found design unit 1: environment-behaviour" {  } { { "VHDL Files/environment.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/environment.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661666 ""} { "Info" "ISGN_ENTITY_NAME" "1 environment " "Found entity 1: environment" {  } { { "VHDL Files/environment.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/environment.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/hex_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/hex_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_counter-behaviour " "Found design unit 1: hex_counter-behaviour" {  } { { "VHDL Files/hex_counter.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/hex_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661670 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_counter " "Found entity 1: hex_counter" {  } { { "VHDL Files/hex_counter.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/hex_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behaviour " "Found design unit 1: debouncer-behaviour" {  } { { "VHDL Files/debouncer.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/debouncer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661673 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "VHDL Files/debouncer.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/debouncer.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/gamestate_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/gamestate_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gamestate_controller-behaviour " "Found design unit 1: gamestate_controller-behaviour" {  } { { "VHDL Files/gamestate_controller.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/gamestate_controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661678 ""} { "Info" "ISGN_ENTITY_NAME" "1 gamestate_controller " "Found entity 1: gamestate_controller" {  } { { "VHDL Files/gamestate_controller.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/gamestate_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/text_display.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl files/text_display.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661685 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bcd_sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bcd_sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_sevenseg-behaviour " "Found design unit 1: bcd_sevenseg-behaviour" {  } { { "VHDL Files/bcd_sevenseg.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd_sevenseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661689 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_sevenseg " "Found entity 1: bcd_sevenseg" {  } { { "VHDL Files/bcd_sevenseg.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd_sevenseg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "MiniprojectResources/ball.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/ball.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661693 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "MiniprojectResources/ball.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/ball.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661698 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661701 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "MiniprojectResources/altpll0.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661705 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "MiniprojectResources/altpll0.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "305_miniproject_cecil.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 305_miniproject_cecil.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 305_miniproject_Cecil " "Found entity 1: 305_miniproject_Cecil" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "305_miniproject_Cecil " "Elaborating entity \"305_miniproject_Cecil\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591273661759 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "led4 " "Pin \"led4\" is missing source" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 848 1120 1296 864 "led4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1591273661761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:VGA_Sync_1 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:VGA_Sync_1\"" {  } { { "305_miniproject_Cecil.bdf" "VGA_Sync_1" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 232 -216 8 408 "VGA_Sync_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "305_miniproject_Cecil.bdf" "inst" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { -136 152 416 16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "MiniprojectResources/altpll0.vhd" "altpll_component" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/altpll0.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "MiniprojectResources/altpll0.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/altpll0.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273661800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661801 ""}  } { { "MiniprojectResources/altpll0.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/altpll0.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591273661801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273661865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273661865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:BALL " "Elaborating entity \"ball\" for hierarchy \"ball:BALL\"" {  } { { "305_miniproject_Cecil.bdf" "BALL" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 40 -16 184 184 "BALL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661869 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gravity ball.vhd(33) " "VHDL Signal Declaration warning at ball.vhd(33): used explicit default value for signal \"gravity\" because signal was never assigned a value" {  } { { "MiniprojectResources/ball.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/ball.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591273661871 "|305_miniproject_Cecil|ball:BALL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "jump_momentum ball.vhd(44) " "VHDL Signal Declaration warning at ball.vhd(44): used explicit default value for signal \"jump_momentum\" because signal was never assigned a value" {  } { { "MiniprojectResources/ball.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/ball.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591273661871 "|305_miniproject_Cecil|ball:BALL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:Mouse " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:Mouse\"" {  } { { "305_miniproject_Cecil.bdf" "Mouse" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { -128 760 1024 16 "Mouse" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661895 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1591273661898 "|305_miniproject_Cecil|MOUSE:Mouse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273661898 "|305_miniproject_Cecil|MOUSE:Mouse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273661898 "|305_miniproject_Cecil|MOUSE:Mouse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273661898 "|305_miniproject_Cecil|MOUSE:Mouse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273661898 "|305_miniproject_Cecil|MOUSE:Mouse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_sevenseg bcd_sevenseg:Sevenseg0 " "Elaborating entity \"bcd_sevenseg\" for hierarchy \"bcd_sevenseg:Sevenseg0\"" {  } { { "305_miniproject_Cecil.bdf" "Sevenseg0" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 56 968 1160 136 "Sevenseg0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficulty difficulty:inst5 " "Elaborating entity \"difficulty\" for hierarchy \"difficulty:inst5\"" {  } { { "305_miniproject_Cecil.bdf" "inst5" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 808 -160 56 952 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661901 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "difficulty_int difficulty.vhd(54) " "VHDL Process Statement warning at difficulty.vhd(54): signal \"difficulty_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL Files/difficulty.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/difficulty.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273661902 "|305_miniproject_Cecil|difficulty:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd4digit_counter difficulty:inst5\|bcd4digit_counter:cntr " "Elaborating entity \"bcd4digit_counter\" for hierarchy \"difficulty:inst5\|bcd4digit_counter:cntr\"" {  } { { "VHDL Files/difficulty.vhd" "cntr" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/difficulty.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter difficulty:inst5\|bcd4digit_counter:cntr\|bcd_counter:cntr0 " "Elaborating entity \"bcd_counter\" for hierarchy \"difficulty:inst5\|bcd4digit_counter:cntr\|bcd_counter:cntr0\"" {  } { { "VHDL Files/bcd4digit_counter.vhd" "cntr0" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd4digit_counter.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:CHAR_ROM " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:CHAR_ROM\"" {  } { { "305_miniproject_Cecil.bdf" "CHAR_ROM" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:CHAR_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\"" {  } { { "MiniprojectResources/char_rom.vhd" "altsyncram_component" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\"" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273661941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273661941 ""}  } { { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591273661941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273662007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273662007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273662008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:DEBOUNCER " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:DEBOUNCER\"" {  } { { "305_miniproject_Cecil.bdf" "DEBOUNCER" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 640 704 880 752 "DEBOUNCER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273662016 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "push0_reg debouncer.vhd(80) " "VHDL Process Statement warning at debouncer.vhd(80): signal \"push0_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL Files/debouncer.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/debouncer.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273662018 "|305_miniproject_Cecil|debouncer:DEBOUNCER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "push1_reg debouncer.vhd(81) " "VHDL Process Statement warning at debouncer.vhd(81): signal \"push1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL Files/debouncer.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/debouncer.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273662018 "|305_miniproject_Cecil|debouncer:DEBOUNCER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "push2_reg debouncer.vhd(82) " "VHDL Process Statement warning at debouncer.vhd(82): signal \"push2_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL Files/debouncer.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/debouncer.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273662018 "|305_miniproject_Cecil|debouncer:DEBOUNCER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamestate_controller gamestate_controller:GAMESTATE_CONTROLLER " "Elaborating entity \"gamestate_controller\" for hierarchy \"gamestate_controller:GAMESTATE_CONTROLLER\"" {  } { { "305_miniproject_Cecil.bdf" "GAMESTATE_CONTROLLER" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 448 672 904 624 "GAMESTATE_CONTROLLER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273662019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_counter hex_counter:inst3 " "Elaborating entity \"hex_counter\" for hierarchy \"hex_counter:inst3\"" {  } { { "305_miniproject_Cecil.bdf" "inst3" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 528 1056 1216 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273662021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lifepoint_tracker lifepoint_tracker:LIFEPOINT_TRACKER " "Elaborating entity \"lifepoint_tracker\" for hierarchy \"lifepoint_tracker:LIFEPOINT_TRACKER\"" {  } { { "305_miniproject_Cecil.bdf" "LIFEPOINT_TRACKER" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273662022 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "empty_address lifepoint_tracker.vhd(42) " "VHDL Signal Declaration warning at lifepoint_tracker.vhd(42): used explicit default value for signal \"empty_address\" because signal was never assigned a value" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591273662024 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "full_address lifepoint_tracker.vhd(43) " "VHDL Signal Declaration warning at lifepoint_tracker.vhd(43): used explicit default value for signal \"full_address\" because signal was never assigned a value" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591273662024 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adjust_row lifepoint_tracker.vhd(57) " "VHDL Signal Declaration warning at lifepoint_tracker.vhd(57): used explicit default value for signal \"adjust_row\" because signal was never assigned a value" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591273662024 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adjust_col1 lifepoint_tracker.vhd(58) " "VHDL Signal Declaration warning at lifepoint_tracker.vhd(58): used explicit default value for signal \"adjust_col1\" because signal was never assigned a value" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591273662024 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lifepoints lifepoint_tracker.vhd(146) " "VHDL Process Statement warning at lifepoint_tracker.vhd(146): signal \"lifepoints\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273662025 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_mux_output lifepoint_tracker.vhd(213) " "VHDL Process Statement warning at lifepoint_tracker.vhd(213): signal \"rom_mux_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273662025 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273662189 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1591273662189 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1591273662189 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 37 -1 0 } } { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1591273662805 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1591273662805 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led4 GND " "Pin \"led4\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 848 1120 1296 864 "led4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273662914 "|305_miniproject_Cecil|led4"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[3\] GND " "Pin \"blue\[3\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 208 384 504 "blue\[0\]" "" } { 520 208 384 536 "blue\[1\]" "" } { 552 208 384 568 "blue\[2\]" "" } { 584 208 384 600 "blue\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273662914 "|305_miniproject_Cecil|blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 208 384 504 "blue\[0\]" "" } { 520 208 384 536 "blue\[1\]" "" } { 552 208 384 568 "blue\[2\]" "" } { 584 208 384 600 "blue\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273662914 "|305_miniproject_Cecil|blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 208 384 504 "blue\[0\]" "" } { 520 208 384 536 "blue\[1\]" "" } { 552 208 384 568 "blue\[2\]" "" } { 584 208 384 600 "blue\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273662914 "|305_miniproject_Cecil|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 208 384 504 "blue\[0\]" "" } { 520 208 384 536 "blue\[1\]" "" } { 552 208 384 568 "blue\[2\]" "" } { 584 208 384 600 "blue\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273662914 "|305_miniproject_Cecil|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 -88 88 504 "green\[0\]" "" } { 520 -88 88 536 "green\[1\]" "" } { 552 -88 88 568 "green\[2\]" "" } { 584 -88 88 600 "green\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273662914 "|305_miniproject_Cecil|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 -88 88 504 "green\[0\]" "" } { 520 -88 88 536 "green\[1\]" "" } { 552 -88 88 568 "green\[2\]" "" } { 584 -88 88 600 "green\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273662914 "|305_miniproject_Cecil|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 -88 88 504 "green\[0\]" "" } { 520 -88 88 536 "green\[1\]" "" } { 552 -88 88 568 "green\[2\]" "" } { 584 -88 88 600 "green\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273662914 "|305_miniproject_Cecil|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 -88 88 504 "green\[0\]" "" } { 520 -88 88 536 "green\[1\]" "" } { 552 -88 88 568 "green\[2\]" "" } { 584 -88 88 600 "green\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273662914 "|305_miniproject_Cecil|green[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1591273662914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591273663037 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "105 " "105 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1591273663278 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591273663486 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273663486 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb0 " "No output dependent on input pin \"pb0\"" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 680 464 640 696 "pb0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273663574 "|305_miniproject_Cecil|pb0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb1 " "No output dependent on input pin \"pb1\"" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 696 464 640 712 "pb1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273663574 "|305_miniproject_Cecil|pb1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb2 " "No output dependent on input pin \"pb2\"" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 712 464 640 728 "pb2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273663574 "|305_miniproject_Cecil|pb2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1591273663574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "363 " "Implemented 363 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591273663574 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591273663574 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1591273663574 ""} { "Info" "ICUT_CUT_TM_LCELLS" "314 " "Implemented 314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591273663574 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1591273663574 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591273663574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591273663625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:27:43 2020 " "Processing ended: Fri Jun 05 00:27:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591273663625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591273663625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591273663625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591273663625 ""}
