DECL|CY_SMIF_BITS_IN_BYTE_ABOVE_4GB|macro|CY_SMIF_BITS_IN_BYTE_ABOVE_4GB
DECL|CY_SMIF_BITS_IN_BYTE|macro|CY_SMIF_BITS_IN_BYTE
DECL|CY_SMIF_BYTES_IN_WORD|macro|CY_SMIF_BYTES_IN_WORD
DECL|CY_SMIF_CHIP_ERASE_CMD|macro|CY_SMIF_CHIP_ERASE_CMD
DECL|CY_SMIF_CMD_WITHOUT_PARAM|macro|CY_SMIF_CMD_WITHOUT_PARAM
DECL|CY_SMIF_DEVICE_BUSY|macro|CY_SMIF_DEVICE_BUSY
DECL|CY_SMIF_DEVICE_READY|macro|CY_SMIF_DEVICE_READY
DECL|CY_SMIF_DUAL_QUAD_DISABLED|macro|CY_SMIF_DUAL_QUAD_DISABLED
DECL|CY_SMIF_DUAL_QUAD_ENABLED|macro|CY_SMIF_DUAL_QUAD_ENABLED
DECL|CY_SMIF_FLAG_ALL_DISABLED|macro|CY_SMIF_FLAG_ALL_DISABLED
DECL|CY_SMIF_FLAG_CRYPTO_EN|macro|CY_SMIF_FLAG_CRYPTO_EN
DECL|CY_SMIF_FLAG_DETECT_SFDP|macro|CY_SMIF_FLAG_DETECT_SFDP
DECL|CY_SMIF_FLAG_MEMORY_MAPPED|macro|CY_SMIF_FLAG_MEMORY_MAPPED
DECL|CY_SMIF_FLAG_WR_EN|macro|CY_SMIF_FLAG_WR_EN
DECL|CY_SMIF_FOUR_BYTES_ADDR|macro|CY_SMIF_FOUR_BYTES_ADDR
DECL|CY_SMIF_JEDEC_BFPT_10TH_DWORD|macro|CY_SMIF_JEDEC_BFPT_10TH_DWORD
DECL|CY_SMIF_JEDEC_BFPT_11TH_DWORD|macro|CY_SMIF_JEDEC_BFPT_11TH_DWORD
DECL|CY_SMIF_MEMORYSLOT_H|macro|CY_SMIF_MEMORYSLOT_H
DECL|CY_SMIF_MEM_ADDR_SIZE_VALID|macro|CY_SMIF_MEM_ADDR_SIZE_VALID
DECL|CY_SMIF_MEM_ADDR_VALID|macro|CY_SMIF_MEM_ADDR_VALID
DECL|CY_SMIF_MEM_MAPPED_SIZE_VALID|macro|CY_SMIF_MEM_MAPPED_SIZE_VALID
DECL|CY_SMIF_NO_COMMAND_OR_MODE|macro|CY_SMIF_NO_COMMAND_OR_MODE
DECL|CY_SMIF_ONE_WORD|macro|CY_SMIF_ONE_WORD
DECL|CY_SMIF_QE_BIT_STS_REG2_T1|macro|CY_SMIF_QE_BIT_STS_REG2_T1
DECL|CY_SMIF_RD_STS_REG1_CMD|macro|CY_SMIF_RD_STS_REG1_CMD
DECL|CY_SMIF_RD_STS_REG2_T1_CMD|macro|CY_SMIF_RD_STS_REG2_T1_CMD
DECL|CY_SMIF_RD_STS_REG2_T2_CMD|macro|CY_SMIF_RD_STS_REG2_T2_CMD
DECL|CY_SMIF_READ_MODE_BYTE|macro|CY_SMIF_READ_MODE_BYTE
DECL|CY_SMIF_READ_ONE_BYTE|macro|CY_SMIF_READ_ONE_BYTE
DECL|CY_SMIF_SFDP_1_1_2_DUMMY_CYCLES_Msk|macro|CY_SMIF_SFDP_1_1_2_DUMMY_CYCLES_Msk
DECL|CY_SMIF_SFDP_1_1_2_DUMMY_CYCLES_Pos|macro|CY_SMIF_SFDP_1_1_2_DUMMY_CYCLES_Pos
DECL|CY_SMIF_SFDP_1_1_2_MODE_CYCLES_Msk|macro|CY_SMIF_SFDP_1_1_2_MODE_CYCLES_Msk
DECL|CY_SMIF_SFDP_1_1_2_MODE_CYCLES_Pos|macro|CY_SMIF_SFDP_1_1_2_MODE_CYCLES_Pos
DECL|CY_SMIF_SFDP_1_1_4_DUMMY_CYCLES_Msk|macro|CY_SMIF_SFDP_1_1_4_DUMMY_CYCLES_Msk
DECL|CY_SMIF_SFDP_1_1_4_DUMMY_CYCLES_Pos|macro|CY_SMIF_SFDP_1_1_4_DUMMY_CYCLES_Pos
DECL|CY_SMIF_SFDP_1_1_4_MODE_CYCLES_Msk|macro|CY_SMIF_SFDP_1_1_4_MODE_CYCLES_Msk
DECL|CY_SMIF_SFDP_1_1_4_MODE_CYCLES_Pos|macro|CY_SMIF_SFDP_1_1_4_MODE_CYCLES_Pos
DECL|CY_SMIF_SFDP_1_2_2_DUMMY_CYCLES_Msk|macro|CY_SMIF_SFDP_1_2_2_DUMMY_CYCLES_Msk
DECL|CY_SMIF_SFDP_1_2_2_DUMMY_CYCLES_Pos|macro|CY_SMIF_SFDP_1_2_2_DUMMY_CYCLES_Pos
DECL|CY_SMIF_SFDP_1_2_2_MODE_CYCLES_Msk|macro|CY_SMIF_SFDP_1_2_2_MODE_CYCLES_Msk
DECL|CY_SMIF_SFDP_1_2_2_MODE_CYCLES_Pos|macro|CY_SMIF_SFDP_1_2_2_MODE_CYCLES_Pos
DECL|CY_SMIF_SFDP_1_4_4_DUMMY_CYCLES_Msk|macro|CY_SMIF_SFDP_1_4_4_DUMMY_CYCLES_Msk
DECL|CY_SMIF_SFDP_1_4_4_DUMMY_CYCLES_Pos|macro|CY_SMIF_SFDP_1_4_4_DUMMY_CYCLES_Pos
DECL|CY_SMIF_SFDP_1_4_4_MODE_CYCLES_Msk|macro|CY_SMIF_SFDP_1_4_4_MODE_CYCLES_Msk
DECL|CY_SMIF_SFDP_1_4_4_MODE_CYCLES_Pos|macro|CY_SMIF_SFDP_1_4_4_MODE_CYCLES_Pos
DECL|CY_SMIF_SFDP_ADDRESS_BYTES_Msk|macro|CY_SMIF_SFDP_ADDRESS_BYTES_Msk
DECL|CY_SMIF_SFDP_ADDRESS_BYTES_Pos|macro|CY_SMIF_SFDP_ADDRESS_BYTES_Pos
DECL|CY_SMIF_SFDP_ADDRESS_LENGTH|macro|CY_SMIF_SFDP_ADDRESS_LENGTH
DECL|CY_SMIF_SFDP_BFPT_BYTE_02|macro|CY_SMIF_SFDP_BFPT_BYTE_02
DECL|CY_SMIF_SFDP_BFPT_BYTE_04|macro|CY_SMIF_SFDP_BFPT_BYTE_04
DECL|CY_SMIF_SFDP_BFPT_BYTE_08|macro|CY_SMIF_SFDP_BFPT_BYTE_08
DECL|CY_SMIF_SFDP_BFPT_BYTE_09|macro|CY_SMIF_SFDP_BFPT_BYTE_09
DECL|CY_SMIF_SFDP_BFPT_BYTE_0A|macro|CY_SMIF_SFDP_BFPT_BYTE_0A
DECL|CY_SMIF_SFDP_BFPT_BYTE_0B|macro|CY_SMIF_SFDP_BFPT_BYTE_0B
DECL|CY_SMIF_SFDP_BFPT_BYTE_0C|macro|CY_SMIF_SFDP_BFPT_BYTE_0C
DECL|CY_SMIF_SFDP_BFPT_BYTE_0D|macro|CY_SMIF_SFDP_BFPT_BYTE_0D
DECL|CY_SMIF_SFDP_BFPT_BYTE_0E|macro|CY_SMIF_SFDP_BFPT_BYTE_0E
DECL|CY_SMIF_SFDP_BFPT_BYTE_0F|macro|CY_SMIF_SFDP_BFPT_BYTE_0F
DECL|CY_SMIF_SFDP_BFPT_BYTE_1C|macro|CY_SMIF_SFDP_BFPT_BYTE_1C
DECL|CY_SMIF_SFDP_BFPT_BYTE_1D|macro|CY_SMIF_SFDP_BFPT_BYTE_1D
DECL|CY_SMIF_SFDP_BFPT_BYTE_28|macro|CY_SMIF_SFDP_BFPT_BYTE_28
DECL|CY_SMIF_SFDP_BFPT_BYTE_3A|macro|CY_SMIF_SFDP_BFPT_BYTE_3A
DECL|CY_SMIF_SFDP_BFPT_ERASE_BYTE|macro|CY_SMIF_SFDP_BFPT_ERASE_BYTE
DECL|CY_SMIF_SFDP_CHIP_ERASE_COUNT_Msk|macro|CY_SMIF_SFDP_CHIP_ERASE_COUNT_Msk
DECL|CY_SMIF_SFDP_CHIP_ERASE_COUNT_Pos|macro|CY_SMIF_SFDP_CHIP_ERASE_COUNT_Pos
DECL|CY_SMIF_SFDP_CHIP_ERASE_TIME_16MS|macro|CY_SMIF_SFDP_CHIP_ERASE_TIME_16MS
DECL|CY_SMIF_SFDP_CHIP_ERASE_TIME_256MS|macro|CY_SMIF_SFDP_CHIP_ERASE_TIME_256MS
DECL|CY_SMIF_SFDP_CHIP_ERASE_TIME_4S|macro|CY_SMIF_SFDP_CHIP_ERASE_TIME_4S
DECL|CY_SMIF_SFDP_CHIP_ERASE_TIME_64S|macro|CY_SMIF_SFDP_CHIP_ERASE_TIME_64S
DECL|CY_SMIF_SFDP_CHIP_ERASE_UNITS_Msk|macro|CY_SMIF_SFDP_CHIP_ERASE_UNITS_Msk
DECL|CY_SMIF_SFDP_CHIP_ERASE_UNITS_Pos|macro|CY_SMIF_SFDP_CHIP_ERASE_UNITS_Pos
DECL|CY_SMIF_SFDP_ERASE_MUL_COUNT_Msk|macro|CY_SMIF_SFDP_ERASE_MUL_COUNT_Msk
DECL|CY_SMIF_SFDP_ERASE_MUL_COUNT_Pos|macro|CY_SMIF_SFDP_ERASE_MUL_COUNT_Pos
DECL|CY_SMIF_SFDP_ERASE_T1_COUNT_Msk|macro|CY_SMIF_SFDP_ERASE_T1_COUNT_Msk
DECL|CY_SMIF_SFDP_ERASE_T1_COUNT_Pos|macro|CY_SMIF_SFDP_ERASE_T1_COUNT_Pos
DECL|CY_SMIF_SFDP_ERASE_T1_UNITS_Msk|macro|CY_SMIF_SFDP_ERASE_T1_UNITS_Msk
DECL|CY_SMIF_SFDP_ERASE_T1_UNITS_Pos|macro|CY_SMIF_SFDP_ERASE_T1_UNITS_Pos
DECL|CY_SMIF_SFDP_ERASE_TIME_128MS|macro|CY_SMIF_SFDP_ERASE_TIME_128MS
DECL|CY_SMIF_SFDP_ERASE_TIME_16MS|macro|CY_SMIF_SFDP_ERASE_TIME_16MS
DECL|CY_SMIF_SFDP_ERASE_TIME_1MS|macro|CY_SMIF_SFDP_ERASE_TIME_1MS
DECL|CY_SMIF_SFDP_ERASE_TIME_1S|macro|CY_SMIF_SFDP_ERASE_TIME_1S
DECL|CY_SMIF_SFDP_FAST_READ_1_1_2_Msk|macro|CY_SMIF_SFDP_FAST_READ_1_1_2_Msk
DECL|CY_SMIF_SFDP_FAST_READ_1_1_2_Pos|macro|CY_SMIF_SFDP_FAST_READ_1_1_2_Pos
DECL|CY_SMIF_SFDP_FAST_READ_1_1_4_Msk|macro|CY_SMIF_SFDP_FAST_READ_1_1_4_Msk
DECL|CY_SMIF_SFDP_FAST_READ_1_1_4_Pos|macro|CY_SMIF_SFDP_FAST_READ_1_1_4_Pos
DECL|CY_SMIF_SFDP_FAST_READ_1_2_2_Msk|macro|CY_SMIF_SFDP_FAST_READ_1_2_2_Msk
DECL|CY_SMIF_SFDP_FAST_READ_1_2_2_Pos|macro|CY_SMIF_SFDP_FAST_READ_1_2_2_Pos
DECL|CY_SMIF_SFDP_FAST_READ_1_4_4_Msk|macro|CY_SMIF_SFDP_FAST_READ_1_4_4_Msk
DECL|CY_SMIF_SFDP_FAST_READ_1_4_4_Pos|macro|CY_SMIF_SFDP_FAST_READ_1_4_4_Pos
DECL|CY_SMIF_SFDP_FOUR_BYTES_ADDR_CODE|macro|CY_SMIF_SFDP_FOUR_BYTES_ADDR_CODE
DECL|CY_SMIF_SFDP_JEDEC_REV_B|macro|CY_SMIF_SFDP_JEDEC_REV_B
DECL|CY_SMIF_SFDP_LENGTH|macro|CY_SMIF_SFDP_LENGTH
DECL|CY_SMIF_SFDP_MAJOR_REV_1|macro|CY_SMIF_SFDP_MAJOR_REV_1
DECL|CY_SMIF_SFDP_MAJOR_REV|macro|CY_SMIF_SFDP_MAJOR_REV
DECL|CY_SMIF_SFDP_MINOR_REV|macro|CY_SMIF_SFDP_MINOR_REV
DECL|CY_SMIF_SFDP_PAGE_PROG_COUNT_Msk|macro|CY_SMIF_SFDP_PAGE_PROG_COUNT_Msk
DECL|CY_SMIF_SFDP_PAGE_PROG_COUNT_Pos|macro|CY_SMIF_SFDP_PAGE_PROG_COUNT_Pos
DECL|CY_SMIF_SFDP_PAGE_PROG_UNITS_Msk|macro|CY_SMIF_SFDP_PAGE_PROG_UNITS_Msk
DECL|CY_SMIF_SFDP_PAGE_PROG_UNITS_Pos|macro|CY_SMIF_SFDP_PAGE_PROG_UNITS_Pos
DECL|CY_SMIF_SFDP_PAGE_SIZE_Msk|macro|CY_SMIF_SFDP_PAGE_SIZE_Msk
DECL|CY_SMIF_SFDP_PAGE_SIZE_Pos|macro|CY_SMIF_SFDP_PAGE_SIZE_Pos
DECL|CY_SMIF_SFDP_PARAM_TABLE_PTR|macro|CY_SMIF_SFDP_PARAM_TABLE_PTR
DECL|CY_SMIF_SFDP_PROG_MUL_COUNT_Msk|macro|CY_SMIF_SFDP_PROG_MUL_COUNT_Msk
DECL|CY_SMIF_SFDP_PROG_MUL_COUNT_Pos|macro|CY_SMIF_SFDP_PROG_MUL_COUNT_Pos
DECL|CY_SMIF_SFDP_PROG_TIME_64US|macro|CY_SMIF_SFDP_PROG_TIME_64US
DECL|CY_SMIF_SFDP_PROG_TIME_8US|macro|CY_SMIF_SFDP_PROG_TIME_8US
DECL|CY_SMIF_SFDP_QER_0|macro|CY_SMIF_SFDP_QER_0
DECL|CY_SMIF_SFDP_QER_1|macro|CY_SMIF_SFDP_QER_1
DECL|CY_SMIF_SFDP_QER_2|macro|CY_SMIF_SFDP_QER_2
DECL|CY_SMIF_SFDP_QER_3|macro|CY_SMIF_SFDP_QER_3
DECL|CY_SMIF_SFDP_QER_4|macro|CY_SMIF_SFDP_QER_4
DECL|CY_SMIF_SFDP_QER_5|macro|CY_SMIF_SFDP_QER_5
DECL|CY_SMIF_SFDP_QE_BIT_1_OF_SR_2|macro|CY_SMIF_SFDP_QE_BIT_1_OF_SR_2
DECL|CY_SMIF_SFDP_QE_BIT_6_OF_SR_1|macro|CY_SMIF_SFDP_QE_BIT_6_OF_SR_1
DECL|CY_SMIF_SFDP_QE_BIT_7_OF_SR_2|macro|CY_SMIF_SFDP_QE_BIT_7_OF_SR_2
DECL|CY_SMIF_SFDP_QE_REQUIREMENTS_Msk|macro|CY_SMIF_SFDP_QE_REQUIREMENTS_Msk
DECL|CY_SMIF_SFDP_QE_REQUIREMENTS_Pos|macro|CY_SMIF_SFDP_QE_REQUIREMENTS_Pos
DECL|CY_SMIF_SFDP_SING_BYTE_00|macro|CY_SMIF_SFDP_SING_BYTE_00
DECL|CY_SMIF_SFDP_SING_BYTE_01|macro|CY_SMIF_SFDP_SING_BYTE_01
DECL|CY_SMIF_SFDP_SING_BYTE_02|macro|CY_SMIF_SFDP_SING_BYTE_02
DECL|CY_SMIF_SFDP_SING_BYTE_03|macro|CY_SMIF_SFDP_SING_BYTE_03
DECL|CY_SMIF_SFDP_SIZE_ABOVE_4GB_Msk|macro|CY_SMIF_SFDP_SIZE_ABOVE_4GB_Msk
DECL|CY_SMIF_SFDP_THREE_BYTES_ADDR_CODE|macro|CY_SMIF_SFDP_THREE_BYTES_ADDR_CODE
DECL|CY_SMIF_SFDP_THREE_OR_FOUR_BYTES_ADDR_CODE|macro|CY_SMIF_SFDP_THREE_OR_FOUR_BYTES_ADDR_CODE
DECL|CY_SMIF_SFDP_UNIT_0|macro|CY_SMIF_SFDP_UNIT_0
DECL|CY_SMIF_SFDP_UNIT_1|macro|CY_SMIF_SFDP_UNIT_1
DECL|CY_SMIF_SFDP_UNIT_2|macro|CY_SMIF_SFDP_UNIT_2
DECL|CY_SMIF_SFDP_UNIT_3|macro|CY_SMIF_SFDP_UNIT_3
DECL|CY_SMIF_SINGLE_PROGRAM_CMD|macro|CY_SMIF_SINGLE_PROGRAM_CMD
DECL|CY_SMIF_SINGLE_READ_CMD|macro|CY_SMIF_SINGLE_READ_CMD
DECL|CY_SMIF_STS_REG_BUSY_MASK|macro|CY_SMIF_STS_REG_BUSY_MASK
DECL|CY_SMIF_THREE_BYTES_ADDR|macro|CY_SMIF_THREE_BYTES_ADDR
DECL|CY_SMIF_TX_LAST_BYTE|macro|CY_SMIF_TX_LAST_BYTE
DECL|CY_SMIF_TX_NOT_LAST_BYTE|macro|CY_SMIF_TX_NOT_LAST_BYTE
DECL|CY_SMIF_WRITE_ONE_BYTE|macro|CY_SMIF_WRITE_ONE_BYTE
DECL|CY_SMIF_WRITE_TWO_BYTES|macro|CY_SMIF_WRITE_TWO_BYTES
DECL|CY_SMIF_WR_DISABLE_CMD|macro|CY_SMIF_WR_DISABLE_CMD
DECL|CY_SMIF_WR_ENABLE_CMD|macro|CY_SMIF_WR_ENABLE_CMD
DECL|CY_SMIF_WR_STS_REG1_CMD|macro|CY_SMIF_WR_STS_REG1_CMD
DECL|CY_SMIF_WR_STS_REG2_CMD|macro|CY_SMIF_WR_STS_REG2_CMD
DECL|addrWidth|member|cy_en_smif_txfr_width_t addrWidth; /**< The width of the address transfer */
DECL|baseAddress|member|uint32_t baseAddress;
DECL|chipEraseCmd|member|cy_stc_smif_mem_cmd_t* chipEraseCmd; /**< This specifies the Chip Erase command */
DECL|chipEraseTime|member|uint32_t chipEraseTime; /**< Max time for chip erase cycle time in ms */
DECL|cmdWidth|member|cy_en_smif_txfr_width_t cmdWidth; /**< The width of the command transfer */
DECL|command|member|uint32_t command; /**< The 8-bit command. This value is 0xFFFFFFFF when there is no command present */
DECL|cy_stc_smif_block_config_t|typedef|} cy_stc_smif_block_config_t;
DECL|cy_stc_smif_mem_cmd_t|typedef|} cy_stc_smif_mem_cmd_t;
DECL|cy_stc_smif_mem_config_t|typedef|} cy_stc_smif_mem_config_t;
DECL|cy_stc_smif_mem_device_cfg_t|typedef|} cy_stc_smif_mem_device_cfg_t;
DECL|dataSelect|member|cy_en_smif_data_select_t dataSelect;
DECL|dataWidth|member|cy_en_smif_txfr_width_t dataWidth; /**< The width of the data transfer */
DECL|deviceCfg|member|cy_stc_smif_mem_device_cfg_t* deviceCfg; /**< The configuration of the device */
DECL|dualQuadSlots|member|uint32_t dualQuadSlots;
DECL|dummyCycles|member|uint32_t dummyCycles; /**< The number of the dummy cycles. A zero value suggests no dummy cycles */
DECL|eraseCmd|member|cy_stc_smif_mem_cmd_t* eraseCmd; /**< This specifies the Erase command */
DECL|eraseSize|member|uint32_t eraseSize; /**< This specifies the sector size of each Erase */
DECL|eraseTime|member|uint32_t eraseTime; /**< Max time for erase type 1 cycle time in ms */
DECL|flags|member|uint32_t flags;
DECL|majorVersion|member|uint32_t majorVersion; /**< The version of the SMIF driver */
DECL|memConfig|member|cy_stc_smif_mem_config_t** memConfig; /**< The pointer to the array of the memory configuration structures of size Memory_count */
DECL|memCount|member|uint32_t memCount; /**< The number of SMIF memory defined */
DECL|memMappedSize|member|uint32_t memMappedSize;
DECL|memSize|member|uint32_t memSize; /**< The size of the memory */
DECL|minorVersion|member|uint32_t minorVersion; /**< The version of the SMIF Driver */
DECL|modeWidth|member|cy_en_smif_txfr_width_t modeWidth; /**< The width of the mode transfer */
DECL|mode|member|uint32_t mode; /**< The 8-bit mode byte. This value is 0xFFFFFFFF when there is no mode present */
DECL|numOfAddrBytes|member|uint32_t numOfAddrBytes; /**< This specifies the number of address bytes used by the
DECL|programCmd|member|cy_stc_smif_mem_cmd_t* programCmd; /**< This specifies the Program command */
DECL|programSize|member|uint32_t programSize; /**< This specifies the page size for programming */
DECL|programTime|member|uint32_t programTime; /**< Max time for page program cycle time in us */
DECL|readCmd|member|cy_stc_smif_mem_cmd_t* readCmd; /**< This specifies the Read command */
DECL|readSfdpCmd|member|cy_stc_smif_mem_cmd_t* readSfdpCmd; /**< This specifies the read SFDP command */
DECL|readStsRegQeCmd|member|cy_stc_smif_mem_cmd_t* readStsRegQeCmd; /**< This specifies the command to read the QE-containing status register */
DECL|readStsRegWipCmd|member|cy_stc_smif_mem_cmd_t* readStsRegWipCmd; /**< This specifies the command to read the WIP-containing status register */
DECL|slaveSelect|member|cy_en_smif_slave_select_t slaveSelect;
DECL|stsRegBusyMask|member|uint32_t stsRegBusyMask; /**< The Busy mask for the status registers */
DECL|stsRegQuadEnableMask|member|uint32_t stsRegQuadEnableMask; /**< The QE mask for the status registers */
DECL|writeDisCmd|member|cy_stc_smif_mem_cmd_t* writeDisCmd; /**< This specifies the Write Disable command */
DECL|writeEnCmd|member|cy_stc_smif_mem_cmd_t* writeEnCmd; /**< This specifies the Write Enable command */
DECL|writeStsRegQeCmd|member|cy_stc_smif_mem_cmd_t* writeStsRegQeCmd; /**< This specifies the command to write into the QE-containing status register */
