5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd static2.1.vcd -o static2.1.cdd -v static2.1.v
3 0 $root $root NA 0 0
3 0 main main static2.1.v 1 16
2 1 6 120012 1 1 0 0 0 c
2 2 6 b000e 1 0 20004 0 0 1 4 0
2 3 6 b0012 2 8 20004 1 2 1 2 102
2 4 6 70007 0 1 400 0 0 a
2 5 6 70012 1 35 f006 3 4
2 6 7 120012 1 1 0 0 0 c
2 7 7 b000e 1 0 20008 0 0 1 4 1
2 8 7 b0012 2 8 20000 6 7 1 2 2
2 9 7 70007 0 1 400 0 0 b
2 10 7 70012 1 35 f002 8 9
1 a 3 30009 1 0 0 0 1 1 2
1 b 3 3000c 1 0 0 0 1 1 2
1 c 4 30009 1 0 0 0 1 1 2
4 5 5 5
4 10 10 10
