

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Tue Mar 15 14:24:48 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.007 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                              |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_77  |sqrt_fixed_32_32_s  |        8|        8|  80.000 ns|  80.000 ns|    1|    1|      yes|
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   4|      -|     -|    -|
|Expression       |        -|   -|      0|   207|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   0|    629|  1572|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    61|    -|
|Register         |        -|   -|     70|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   4|    699|  1840|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|  10|      4|    23|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+----+-----+------+-----+
    |           Instance           |       Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------+--------------------+---------+----+-----+------+-----+
    |mul_9s_9s_18_1_1_U2           |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U3           |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U4           |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U5           |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |grp_sqrt_fixed_32_32_s_fu_77  |sqrt_fixed_32_32_s  |        0|   0|  629|  1368|    0|
    +------------------------------+--------------------+---------+----+-----+------+-----+
    |Total                         |                    |        0|   0|  629|  1572|    0|
    +------------------------------+--------------------+---------+----+-----+------+-----+

    * DSP: 
    +--------------------------------+-----------------------------+--------------+
    |            Instance            |            Module           |  Expression  |
    +--------------------------------+-----------------------------+--------------+
    |mac_muladd_9s_9s_18s_18_4_1_U6  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U7  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U8  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U9  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    +--------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln19_2_fu_400_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln19_5_fu_416_p2  |         +|   0|  0|  26|          19|          19|
    |result_2_fu_426_p2    |         +|   0|  0|  27|          20|          20|
    |sub_ln19_1_fu_136_p2  |         -|   0|  0|  16|           9|           9|
    |sub_ln19_2_fu_170_p2  |         -|   0|  0|  16|           9|           9|
    |sub_ln19_3_fu_204_p2  |         -|   0|  0|  16|           9|           9|
    |sub_ln19_4_fu_242_p2  |         -|   0|  0|  16|           9|           9|
    |sub_ln19_5_fu_276_p2  |         -|   0|  0|  16|           9|           9|
    |sub_ln19_6_fu_314_p2  |         -|   0|  0|  16|           9|           9|
    |sub_ln19_7_fu_348_p2  |         -|   0|  0|  16|           9|           9|
    |sub_ln19_fu_98_p2     |         -|   0|  0|  16|           9|           9|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 207|         130|         130|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  61|         15|    1|         15|
    +-----------+----+-----------+-----+-----------+
    |Total      |  61|         15|    1|         15|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  14|   0|   14|          0|
    |result_2_reg_537    |  20|   0|   20|          0|
    |sub_ln19_1_reg_479  |   9|   0|    9|          0|
    |sub_ln19_2_reg_484  |   9|   0|    9|          0|
    |sub_ln19_4_reg_495  |   9|   0|    9|          0|
    |sub_ln19_6_reg_506  |   9|   0|    9|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  70|   0|   70|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
|A         |   in|   64|     ap_none|             A|       pointer|
|B         |   in|   64|     ap_none|             B|       pointer|
|C         |  out|   32|      ap_vld|             C|       pointer|
|C_ap_vld  |  out|    1|      ap_vld|             C|       pointer|
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.56>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %A" [src/EucHW.cpp:19]   --->   Operation 15 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i64 %A_read" [src/EucHW.cpp:19]   --->   Operation 16 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i8 %trunc_ln19" [src/EucHW.cpp:19]   --->   Operation 17 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %B" [src/EucHW.cpp:19]   --->   Operation 18 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i64 %B_read" [src/EucHW.cpp:19]   --->   Operation 19 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i8 %trunc_ln19_1" [src/EucHW.cpp:19]   --->   Operation 20 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.11ns)   --->   "%sub_ln19 = sub i9 %sext_ln19, i9 %sext_ln19_1" [src/EucHW.cpp:19]   --->   Operation 21 'sub' 'sub_ln19' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i9 %sub_ln19" [src/EucHW.cpp:19]   --->   Operation 22 'sext' 'sext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [3/3] (1.45ns) (grouped into DSP with root node add_ln19)   --->   "%result = mul i18 %sext_ln19_2, i18 %sext_ln19_2" [src/EucHW.cpp:19]   --->   Operation 23 'mul' 'result' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln19_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %A_read, i32 8, i32 15" [src/EucHW.cpp:19]   --->   Operation 24 'partselect' 'trunc_ln19_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln19_3 = sext i8 %trunc_ln19_2" [src/EucHW.cpp:19]   --->   Operation 25 'sext' 'sext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln19_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %B_read, i32 8, i32 15" [src/EucHW.cpp:19]   --->   Operation 26 'partselect' 'trunc_ln19_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln19_4 = sext i8 %trunc_ln19_3" [src/EucHW.cpp:19]   --->   Operation 27 'sext' 'sext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.11ns)   --->   "%sub_ln19_1 = sub i9 %sext_ln19_3, i9 %sext_ln19_4" [src/EucHW.cpp:19]   --->   Operation 28 'sub' 'sub_ln19_1' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln19_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %A_read, i32 16, i32 23" [src/EucHW.cpp:19]   --->   Operation 29 'partselect' 'trunc_ln19_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln19_6 = sext i8 %trunc_ln19_4" [src/EucHW.cpp:19]   --->   Operation 30 'sext' 'sext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln19_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %B_read, i32 16, i32 23" [src/EucHW.cpp:19]   --->   Operation 31 'partselect' 'trunc_ln19_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln19_7 = sext i8 %trunc_ln19_5" [src/EucHW.cpp:19]   --->   Operation 32 'sext' 'sext_ln19_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.11ns)   --->   "%sub_ln19_2 = sub i9 %sext_ln19_6, i9 %sext_ln19_7" [src/EucHW.cpp:19]   --->   Operation 33 'sub' 'sub_ln19_2' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln19_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %A_read, i32 24, i32 31" [src/EucHW.cpp:19]   --->   Operation 34 'partselect' 'trunc_ln19_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln19_9 = sext i8 %trunc_ln19_6" [src/EucHW.cpp:19]   --->   Operation 35 'sext' 'sext_ln19_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln19_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %B_read, i32 24, i32 31" [src/EucHW.cpp:19]   --->   Operation 36 'partselect' 'trunc_ln19_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln19_10 = sext i8 %trunc_ln19_7" [src/EucHW.cpp:19]   --->   Operation 37 'sext' 'sext_ln19_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.11ns)   --->   "%sub_ln19_3 = sub i9 %sext_ln19_9, i9 %sext_ln19_10" [src/EucHW.cpp:19]   --->   Operation 38 'sub' 'sub_ln19_3' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln19_11 = sext i9 %sub_ln19_3" [src/EucHW.cpp:19]   --->   Operation 39 'sext' 'sext_ln19_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [3/3] (1.45ns) (grouped into DSP with root node add_ln19_1)   --->   "%mul_ln19_2 = mul i18 %sext_ln19_11, i18 %sext_ln19_11" [src/EucHW.cpp:19]   --->   Operation 40 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln19_8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %A_read, i32 32, i32 39" [src/EucHW.cpp:19]   --->   Operation 41 'partselect' 'trunc_ln19_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln19_12 = sext i8 %trunc_ln19_8" [src/EucHW.cpp:19]   --->   Operation 42 'sext' 'sext_ln19_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln19_9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %B_read, i32 32, i32 39" [src/EucHW.cpp:19]   --->   Operation 43 'partselect' 'trunc_ln19_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln19_13 = sext i8 %trunc_ln19_9" [src/EucHW.cpp:19]   --->   Operation 44 'sext' 'sext_ln19_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.11ns)   --->   "%sub_ln19_4 = sub i9 %sext_ln19_12, i9 %sext_ln19_13" [src/EucHW.cpp:19]   --->   Operation 45 'sub' 'sub_ln19_4' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln19_s = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %A_read, i32 40, i32 47" [src/EucHW.cpp:19]   --->   Operation 46 'partselect' 'trunc_ln19_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln19_15 = sext i8 %trunc_ln19_s" [src/EucHW.cpp:19]   --->   Operation 47 'sext' 'sext_ln19_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln19_10 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %B_read, i32 40, i32 47" [src/EucHW.cpp:19]   --->   Operation 48 'partselect' 'trunc_ln19_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln19_16 = sext i8 %trunc_ln19_10" [src/EucHW.cpp:19]   --->   Operation 49 'sext' 'sext_ln19_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.11ns)   --->   "%sub_ln19_5 = sub i9 %sext_ln19_15, i9 %sext_ln19_16" [src/EucHW.cpp:19]   --->   Operation 50 'sub' 'sub_ln19_5' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln19_17 = sext i9 %sub_ln19_5" [src/EucHW.cpp:19]   --->   Operation 51 'sext' 'sext_ln19_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [3/3] (1.45ns) (grouped into DSP with root node add_ln19_3)   --->   "%mul_ln19_4 = mul i18 %sext_ln19_17, i18 %sext_ln19_17" [src/EucHW.cpp:19]   --->   Operation 52 'mul' 'mul_ln19_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln19_11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %A_read, i32 48, i32 55" [src/EucHW.cpp:19]   --->   Operation 53 'partselect' 'trunc_ln19_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln19_18 = sext i8 %trunc_ln19_11" [src/EucHW.cpp:19]   --->   Operation 54 'sext' 'sext_ln19_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln19_12 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %B_read, i32 48, i32 55" [src/EucHW.cpp:19]   --->   Operation 55 'partselect' 'trunc_ln19_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln19_19 = sext i8 %trunc_ln19_12" [src/EucHW.cpp:19]   --->   Operation 56 'sext' 'sext_ln19_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.11ns)   --->   "%sub_ln19_6 = sub i9 %sext_ln19_18, i9 %sext_ln19_19" [src/EucHW.cpp:19]   --->   Operation 57 'sub' 'sub_ln19_6' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln19_13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %A_read, i32 56, i32 63" [src/EucHW.cpp:19]   --->   Operation 58 'partselect' 'trunc_ln19_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln19_21 = sext i8 %trunc_ln19_13" [src/EucHW.cpp:19]   --->   Operation 59 'sext' 'sext_ln19_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln19_14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %B_read, i32 56, i32 63" [src/EucHW.cpp:19]   --->   Operation 60 'partselect' 'trunc_ln19_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln19_22 = sext i8 %trunc_ln19_14" [src/EucHW.cpp:19]   --->   Operation 61 'sext' 'sext_ln19_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.11ns)   --->   "%sub_ln19_7 = sub i9 %sext_ln19_21, i9 %sext_ln19_22" [src/EucHW.cpp:19]   --->   Operation 62 'sub' 'sub_ln19_7' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln19_23 = sext i9 %sub_ln19_7" [src/EucHW.cpp:19]   --->   Operation 63 'sext' 'sext_ln19_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [3/3] (1.45ns) (grouped into DSP with root node add_ln19_4)   --->   "%mul_ln19_6 = mul i18 %sext_ln19_23, i18 %sext_ln19_23" [src/EucHW.cpp:19]   --->   Operation 64 'mul' 'mul_ln19_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 65 [2/3] (1.45ns) (grouped into DSP with root node add_ln19)   --->   "%result = mul i18 %sext_ln19_2, i18 %sext_ln19_2" [src/EucHW.cpp:19]   --->   Operation 65 'mul' 'result' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [2/3] (1.45ns) (grouped into DSP with root node add_ln19_1)   --->   "%mul_ln19_2 = mul i18 %sext_ln19_11, i18 %sext_ln19_11" [src/EucHW.cpp:19]   --->   Operation 66 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [2/3] (1.45ns) (grouped into DSP with root node add_ln19_3)   --->   "%mul_ln19_4 = mul i18 %sext_ln19_17, i18 %sext_ln19_17" [src/EucHW.cpp:19]   --->   Operation 67 'mul' 'mul_ln19_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [2/3] (1.45ns) (grouped into DSP with root node add_ln19_4)   --->   "%mul_ln19_6 = mul i18 %sext_ln19_23, i18 %sext_ln19_23" [src/EucHW.cpp:19]   --->   Operation 68 'mul' 'mul_ln19_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.56>
ST_3 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node add_ln19)   --->   "%result = mul i18 %sext_ln19_2, i18 %sext_ln19_2" [src/EucHW.cpp:19]   --->   Operation 69 'mul' 'result' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln19_5 = sext i9 %sub_ln19_1" [src/EucHW.cpp:19]   --->   Operation 70 'sext' 'sext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (4.46ns)   --->   "%mul_ln19 = mul i18 %sext_ln19_5, i18 %sext_ln19_5" [src/EucHW.cpp:19]   --->   Operation 71 'mul' 'mul_ln19' <Predicate = true> <Delay = 4.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln19_8 = sext i9 %sub_ln19_2" [src/EucHW.cpp:19]   --->   Operation 72 'sext' 'sext_ln19_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (4.46ns)   --->   "%mul_ln19_1 = mul i18 %sext_ln19_8, i18 %sext_ln19_8" [src/EucHW.cpp:19]   --->   Operation 73 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 4.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_1)   --->   "%mul_ln19_2 = mul i18 %sext_ln19_11, i18 %sext_ln19_11" [src/EucHW.cpp:19]   --->   Operation 74 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln19_14 = sext i9 %sub_ln19_4" [src/EucHW.cpp:19]   --->   Operation 75 'sext' 'sext_ln19_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (4.46ns)   --->   "%mul_ln19_3 = mul i18 %sext_ln19_14, i18 %sext_ln19_14" [src/EucHW.cpp:19]   --->   Operation 76 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 4.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_3)   --->   "%mul_ln19_4 = mul i18 %sext_ln19_17, i18 %sext_ln19_17" [src/EucHW.cpp:19]   --->   Operation 77 'mul' 'mul_ln19_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln19_20 = sext i9 %sub_ln19_6" [src/EucHW.cpp:19]   --->   Operation 78 'sext' 'sext_ln19_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (4.46ns)   --->   "%mul_ln19_5 = mul i18 %sext_ln19_20, i18 %sext_ln19_20" [src/EucHW.cpp:19]   --->   Operation 79 'mul' 'mul_ln19_5' <Predicate = true> <Delay = 4.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_4)   --->   "%mul_ln19_6 = mul i18 %sext_ln19_23, i18 %sext_ln19_23" [src/EucHW.cpp:19]   --->   Operation 80 'mul' 'mul_ln19_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19 = add i18 %mul_ln19, i18 %result" [src/EucHW.cpp:19]   --->   Operation 81 'add' 'add_ln19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19_1 = add i18 %mul_ln19_1, i18 %mul_ln19_2" [src/EucHW.cpp:19]   --->   Operation 82 'add' 'add_ln19_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19_3 = add i18 %mul_ln19_3, i18 %mul_ln19_4" [src/EucHW.cpp:19]   --->   Operation 83 'add' 'add_ln19_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19_4 = add i18 %mul_ln19_5, i18 %mul_ln19_6" [src/EucHW.cpp:19]   --->   Operation 84 'add' 'add_ln19_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.56>
ST_4 : Operation 85 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19 = add i18 %mul_ln19, i18 %result" [src/EucHW.cpp:19]   --->   Operation 85 'add' 'add_ln19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln19_24 = sext i18 %add_ln19" [src/EucHW.cpp:19]   --->   Operation 86 'sext' 'sext_ln19_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19_1 = add i18 %mul_ln19_1, i18 %mul_ln19_2" [src/EucHW.cpp:19]   --->   Operation 87 'add' 'add_ln19_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln19_25 = sext i18 %add_ln19_1" [src/EucHW.cpp:19]   --->   Operation 88 'sext' 'sext_ln19_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (2.21ns)   --->   "%add_ln19_2 = add i19 %sext_ln19_25, i19 %sext_ln19_24" [src/EucHW.cpp:19]   --->   Operation 89 'add' 'add_ln19_2' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln19_26 = sext i19 %add_ln19_2" [src/EucHW.cpp:19]   --->   Operation 90 'sext' 'sext_ln19_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19_3 = add i18 %mul_ln19_3, i18 %mul_ln19_4" [src/EucHW.cpp:19]   --->   Operation 91 'add' 'add_ln19_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln19_27 = sext i18 %add_ln19_3" [src/EucHW.cpp:19]   --->   Operation 92 'sext' 'sext_ln19_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19_4 = add i18 %mul_ln19_5, i18 %mul_ln19_6" [src/EucHW.cpp:19]   --->   Operation 93 'add' 'add_ln19_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln19_28 = sext i18 %add_ln19_4" [src/EucHW.cpp:19]   --->   Operation 94 'sext' 'sext_ln19_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (2.21ns)   --->   "%add_ln19_5 = add i19 %sext_ln19_28, i19 %sext_ln19_27" [src/EucHW.cpp:19]   --->   Operation 95 'add' 'add_ln19_5' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln19_29 = sext i19 %add_ln19_5" [src/EucHW.cpp:19]   --->   Operation 96 'sext' 'sext_ln19_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.25ns)   --->   "%result_2 = add i20 %sext_ln19_29, i20 %sext_ln19_26" [src/EucHW.cpp:19]   --->   Operation 97 'add' 'result_2' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.88>
ST_5 : Operation 98 [10/10] (5.88ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 98 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 99 [9/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 99 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.00>
ST_7 : Operation 100 [8/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 100 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.00>
ST_8 : Operation 101 [7/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 101 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.00>
ST_9 : Operation 102 [6/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 102 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.00>
ST_10 : Operation 103 [5/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 103 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.00>
ST_11 : Operation 104 [4/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 104 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.00>
ST_12 : Operation 105 [3/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 105 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.00>
ST_13 : Operation 106 [2/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 106 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.10>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 107 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/10] (5.10ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 114 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i16 %p_Val2_s"   --->   Operation 115 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %C, i32 %zext_ln840" [src/EucHW.cpp:22]   --->   Operation 116 'write' 'write_ln22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [src/EucHW.cpp:23]   --->   Operation 117 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_read            (read         ) [ 000000000000000]
trunc_ln19        (trunc        ) [ 000000000000000]
sext_ln19         (sext         ) [ 000000000000000]
B_read            (read         ) [ 000000000000000]
trunc_ln19_1      (trunc        ) [ 000000000000000]
sext_ln19_1       (sext         ) [ 000000000000000]
sub_ln19          (sub          ) [ 000000000000000]
sext_ln19_2       (sext         ) [ 001100000000000]
trunc_ln19_2      (partselect   ) [ 000000000000000]
sext_ln19_3       (sext         ) [ 000000000000000]
trunc_ln19_3      (partselect   ) [ 000000000000000]
sext_ln19_4       (sext         ) [ 000000000000000]
sub_ln19_1        (sub          ) [ 001100000000000]
trunc_ln19_4      (partselect   ) [ 000000000000000]
sext_ln19_6       (sext         ) [ 000000000000000]
trunc_ln19_5      (partselect   ) [ 000000000000000]
sext_ln19_7       (sext         ) [ 000000000000000]
sub_ln19_2        (sub          ) [ 001100000000000]
trunc_ln19_6      (partselect   ) [ 000000000000000]
sext_ln19_9       (sext         ) [ 000000000000000]
trunc_ln19_7      (partselect   ) [ 000000000000000]
sext_ln19_10      (sext         ) [ 000000000000000]
sub_ln19_3        (sub          ) [ 000000000000000]
sext_ln19_11      (sext         ) [ 001100000000000]
trunc_ln19_8      (partselect   ) [ 000000000000000]
sext_ln19_12      (sext         ) [ 000000000000000]
trunc_ln19_9      (partselect   ) [ 000000000000000]
sext_ln19_13      (sext         ) [ 000000000000000]
sub_ln19_4        (sub          ) [ 001100000000000]
trunc_ln19_s      (partselect   ) [ 000000000000000]
sext_ln19_15      (sext         ) [ 000000000000000]
trunc_ln19_10     (partselect   ) [ 000000000000000]
sext_ln19_16      (sext         ) [ 000000000000000]
sub_ln19_5        (sub          ) [ 000000000000000]
sext_ln19_17      (sext         ) [ 001100000000000]
trunc_ln19_11     (partselect   ) [ 000000000000000]
sext_ln19_18      (sext         ) [ 000000000000000]
trunc_ln19_12     (partselect   ) [ 000000000000000]
sext_ln19_19      (sext         ) [ 000000000000000]
sub_ln19_6        (sub          ) [ 001100000000000]
trunc_ln19_13     (partselect   ) [ 000000000000000]
sext_ln19_21      (sext         ) [ 000000000000000]
trunc_ln19_14     (partselect   ) [ 000000000000000]
sext_ln19_22      (sext         ) [ 000000000000000]
sub_ln19_7        (sub          ) [ 000000000000000]
sext_ln19_23      (sext         ) [ 001100000000000]
result            (mul          ) [ 000010000000000]
sext_ln19_5       (sext         ) [ 000000000000000]
mul_ln19          (mul          ) [ 000010000000000]
sext_ln19_8       (sext         ) [ 000000000000000]
mul_ln19_1        (mul          ) [ 000010000000000]
mul_ln19_2        (mul          ) [ 000010000000000]
sext_ln19_14      (sext         ) [ 000000000000000]
mul_ln19_3        (mul          ) [ 000010000000000]
mul_ln19_4        (mul          ) [ 000010000000000]
sext_ln19_20      (sext         ) [ 000000000000000]
mul_ln19_5        (mul          ) [ 000010000000000]
mul_ln19_6        (mul          ) [ 000010000000000]
add_ln19          (add          ) [ 000000000000000]
sext_ln19_24      (sext         ) [ 000000000000000]
add_ln19_1        (add          ) [ 000000000000000]
sext_ln19_25      (sext         ) [ 000000000000000]
add_ln19_2        (add          ) [ 000000000000000]
sext_ln19_26      (sext         ) [ 000000000000000]
add_ln19_3        (add          ) [ 000000000000000]
sext_ln19_27      (sext         ) [ 000000000000000]
add_ln19_4        (add          ) [ 000000000000000]
sext_ln19_28      (sext         ) [ 000000000000000]
add_ln19_5        (add          ) [ 000000000000000]
sext_ln19_29      (sext         ) [ 000000000000000]
result_2          (add          ) [ 000001111111111]
spectopmodule_ln0 (spectopmodule) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
p_Val2_s          (call         ) [ 000000000000000]
zext_ln840        (zext         ) [ 000000000000000]
write_ln22        (write        ) [ 000000000000000]
ret_ln23          (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_fixed<32, 32>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="A_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="B_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln22_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="16" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln22/14 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_sqrt_fixed_32_32_s_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="20" slack="1"/>
<pin id="80" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="trunc_ln19_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln19_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln19_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln19_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sub_ln19_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln19_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln19_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="0" index="3" bw="5" slack="0"/>
<pin id="113" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln19_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln19_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="0" index="3" bw="5" slack="0"/>
<pin id="127" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln19_4_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_4/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sub_ln19_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln19_4_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="0" index="3" bw="6" slack="0"/>
<pin id="147" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln19_6_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_6/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln19_5_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="0" index="3" bw="6" slack="0"/>
<pin id="161" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_5/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln19_7_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_7/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sub_ln19_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln19_6_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="0" index="3" bw="6" slack="0"/>
<pin id="181" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_6/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln19_9_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_9/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln19_7_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="0" index="3" bw="6" slack="0"/>
<pin id="195" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_7/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln19_10_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_10/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sub_ln19_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sext_ln19_11_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="9" slack="0"/>
<pin id="212" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_11/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln19_8_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="0" index="2" bw="7" slack="0"/>
<pin id="218" dir="0" index="3" bw="7" slack="0"/>
<pin id="219" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_8/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln19_12_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_12/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln19_9_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="0" index="3" bw="7" slack="0"/>
<pin id="233" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_9/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln19_13_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_13/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sub_ln19_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19_4/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln19_s_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="0" index="3" bw="7" slack="0"/>
<pin id="253" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_s/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln19_15_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_15/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln19_10_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="0" index="2" bw="7" slack="0"/>
<pin id="266" dir="0" index="3" bw="7" slack="0"/>
<pin id="267" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_10/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln19_16_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_16/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sub_ln19_5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19_5/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sext_ln19_17_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_17/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln19_11_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="0" index="2" bw="7" slack="0"/>
<pin id="290" dir="0" index="3" bw="7" slack="0"/>
<pin id="291" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_11/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln19_18_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_18/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln19_12_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="0" index="2" bw="7" slack="0"/>
<pin id="304" dir="0" index="3" bw="7" slack="0"/>
<pin id="305" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_12/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sext_ln19_19_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_19/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sub_ln19_6_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19_6/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln19_13_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="0" index="2" bw="7" slack="0"/>
<pin id="324" dir="0" index="3" bw="7" slack="0"/>
<pin id="325" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_13/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sext_ln19_21_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_21/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln19_14_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="64" slack="0"/>
<pin id="337" dir="0" index="2" bw="7" slack="0"/>
<pin id="338" dir="0" index="3" bw="7" slack="0"/>
<pin id="339" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_14/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln19_22_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_22/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sub_ln19_7_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19_7/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln19_23_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="0"/>
<pin id="356" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_23/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln19_5_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="2"/>
<pin id="360" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_5/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="mul_ln19_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="0" index="1" bw="9" slack="0"/>
<pin id="364" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln19_8_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="2"/>
<pin id="369" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_8/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="mul_ln19_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="0"/>
<pin id="372" dir="0" index="1" bw="9" slack="0"/>
<pin id="373" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_1/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln19_14_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="2"/>
<pin id="378" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_14/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="mul_ln19_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="0" index="1" bw="9" slack="0"/>
<pin id="382" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_3/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln19_20_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="2"/>
<pin id="387" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_20/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="mul_ln19_5_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="0"/>
<pin id="390" dir="0" index="1" bw="9" slack="0"/>
<pin id="391" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_5/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln19_24_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="18" slack="0"/>
<pin id="396" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_24/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sext_ln19_25_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="18" slack="0"/>
<pin id="399" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_25/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln19_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="18" slack="0"/>
<pin id="402" dir="0" index="1" bw="18" slack="0"/>
<pin id="403" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_2/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sext_ln19_26_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="19" slack="0"/>
<pin id="408" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_26/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln19_27_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="18" slack="0"/>
<pin id="412" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_27/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln19_28_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="18" slack="0"/>
<pin id="415" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_28/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln19_5_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="18" slack="0"/>
<pin id="418" dir="0" index="1" bw="18" slack="0"/>
<pin id="419" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_5/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln19_29_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="19" slack="0"/>
<pin id="424" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_29/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="result_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="19" slack="0"/>
<pin id="428" dir="0" index="1" bw="19" slack="0"/>
<pin id="429" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_2/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln840_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln840/14 "/>
</bind>
</comp>

<comp id="437" class="1007" name="grp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="0"/>
<pin id="439" dir="0" index="1" bw="9" slack="0"/>
<pin id="440" dir="0" index="2" bw="18" slack="0"/>
<pin id="441" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="result/1 add_ln19/3 "/>
</bind>
</comp>

<comp id="446" class="1007" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="9" slack="0"/>
<pin id="448" dir="0" index="1" bw="9" slack="0"/>
<pin id="449" dir="0" index="2" bw="18" slack="0"/>
<pin id="450" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln19_2/1 add_ln19_1/3 "/>
</bind>
</comp>

<comp id="455" class="1007" name="grp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="0"/>
<pin id="457" dir="0" index="1" bw="9" slack="0"/>
<pin id="458" dir="0" index="2" bw="18" slack="0"/>
<pin id="459" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln19_4/1 add_ln19_3/3 "/>
</bind>
</comp>

<comp id="464" class="1007" name="grp_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="0"/>
<pin id="466" dir="0" index="1" bw="9" slack="0"/>
<pin id="467" dir="0" index="2" bw="18" slack="0"/>
<pin id="468" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln19_6/1 add_ln19_4/3 "/>
</bind>
</comp>

<comp id="473" class="1005" name="sext_ln19_2_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="18" slack="1"/>
<pin id="475" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_2 "/>
</bind>
</comp>

<comp id="479" class="1005" name="sub_ln19_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="2"/>
<pin id="481" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln19_1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="sub_ln19_2_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="2"/>
<pin id="486" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln19_2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="sext_ln19_11_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="18" slack="1"/>
<pin id="491" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_11 "/>
</bind>
</comp>

<comp id="495" class="1005" name="sub_ln19_4_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="2"/>
<pin id="497" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln19_4 "/>
</bind>
</comp>

<comp id="500" class="1005" name="sext_ln19_17_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="18" slack="1"/>
<pin id="502" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_17 "/>
</bind>
</comp>

<comp id="506" class="1005" name="sub_ln19_6_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="2"/>
<pin id="508" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln19_6 "/>
</bind>
</comp>

<comp id="511" class="1005" name="sext_ln19_23_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="18" slack="1"/>
<pin id="513" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_23 "/>
</bind>
</comp>

<comp id="517" class="1005" name="mul_ln19_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="18" slack="1"/>
<pin id="519" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19 "/>
</bind>
</comp>

<comp id="522" class="1005" name="mul_ln19_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="18" slack="1"/>
<pin id="524" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="mul_ln19_3_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="18" slack="1"/>
<pin id="529" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_3 "/>
</bind>
</comp>

<comp id="532" class="1005" name="mul_ln19_5_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="18" slack="1"/>
<pin id="534" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_5 "/>
</bind>
</comp>

<comp id="537" class="1005" name="result_2_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="20" slack="1"/>
<pin id="539" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="result_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="56" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="38" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="58" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="64" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="86" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="94" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="58" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="121"><net_src comp="108" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="64" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="135"><net_src comp="122" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="118" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="132" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="58" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="142" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="64" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="169"><net_src comp="156" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="152" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="166" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="58" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="189"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="64" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="203"><net_src comp="190" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="186" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="58" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="227"><net_src comp="214" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="8" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="64" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="241"><net_src comp="228" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="224" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="58" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="261"><net_src comp="248" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="64" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="275"><net_src comp="262" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="258" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="8" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="58" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="299"><net_src comp="286" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="8" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="64" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="313"><net_src comp="300" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="296" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="310" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="8" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="58" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="320" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="8" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="64" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="34" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="347"><net_src comp="334" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="330" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="374"><net_src comp="367" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="392"><net_src comp="385" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="394" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="420"><net_src comp="413" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="410" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="406" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="77" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="442"><net_src comp="104" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="104" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="361" pin="2"/><net_sink comp="437" pin=2"/></net>

<net id="445"><net_src comp="437" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="451"><net_src comp="210" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="210" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="370" pin="2"/><net_sink comp="446" pin=2"/></net>

<net id="454"><net_src comp="446" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="460"><net_src comp="282" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="282" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="379" pin="2"/><net_sink comp="455" pin=2"/></net>

<net id="463"><net_src comp="455" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="469"><net_src comp="354" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="354" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="388" pin="2"/><net_sink comp="464" pin=2"/></net>

<net id="472"><net_src comp="464" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="476"><net_src comp="104" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="482"><net_src comp="136" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="487"><net_src comp="170" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="492"><net_src comp="210" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="498"><net_src comp="242" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="503"><net_src comp="282" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="509"><net_src comp="314" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="514"><net_src comp="354" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="520"><net_src comp="361" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="525"><net_src comp="370" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="530"><net_src comp="379" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="535"><net_src comp="388" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="540"><net_src comp="426" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="77" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {14 }
 - Input state : 
	Port: eucHW : A | {1 }
	Port: eucHW : B | {1 }
  - Chain level:
	State 1
		sext_ln19 : 1
		sext_ln19_1 : 1
		sub_ln19 : 2
		sext_ln19_2 : 3
		result : 4
		sext_ln19_3 : 1
		sext_ln19_4 : 1
		sub_ln19_1 : 2
		sext_ln19_6 : 1
		sext_ln19_7 : 1
		sub_ln19_2 : 2
		sext_ln19_9 : 1
		sext_ln19_10 : 1
		sub_ln19_3 : 2
		sext_ln19_11 : 3
		mul_ln19_2 : 4
		sext_ln19_12 : 1
		sext_ln19_13 : 1
		sub_ln19_4 : 2
		sext_ln19_15 : 1
		sext_ln19_16 : 1
		sub_ln19_5 : 2
		sext_ln19_17 : 3
		mul_ln19_4 : 4
		sext_ln19_18 : 1
		sext_ln19_19 : 1
		sub_ln19_6 : 2
		sext_ln19_21 : 1
		sext_ln19_22 : 1
		sub_ln19_7 : 2
		sext_ln19_23 : 3
		mul_ln19_6 : 4
	State 2
	State 3
		mul_ln19 : 1
		mul_ln19_1 : 1
		mul_ln19_3 : 1
		mul_ln19_5 : 1
		add_ln19 : 2
		add_ln19_1 : 2
		add_ln19_3 : 2
		add_ln19_4 : 2
	State 4
		sext_ln19_24 : 1
		sext_ln19_25 : 1
		add_ln19_2 : 2
		sext_ln19_26 : 3
		sext_ln19_27 : 1
		sext_ln19_28 : 1
		add_ln19_5 : 2
		sext_ln19_29 : 3
		result_2 : 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		zext_ln840 : 1
		write_ln22 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   call   | grp_sqrt_fixed_32_32_s_fu_77 |    0    |   545   |   1336  |
|----------|------------------------------|---------|---------|---------|
|          |        mul_ln19_fu_361       |    0    |    0    |    51   |
|    mul   |       mul_ln19_1_fu_370      |    0    |    0    |    51   |
|          |       mul_ln19_3_fu_379      |    0    |    0    |    51   |
|          |       mul_ln19_5_fu_388      |    0    |    0    |    51   |
|----------|------------------------------|---------|---------|---------|
|          |        sub_ln19_fu_98        |    0    |    0    |    15   |
|          |       sub_ln19_1_fu_136      |    0    |    0    |    15   |
|          |       sub_ln19_2_fu_170      |    0    |    0    |    15   |
|    sub   |       sub_ln19_3_fu_204      |    0    |    0    |    15   |
|          |       sub_ln19_4_fu_242      |    0    |    0    |    15   |
|          |       sub_ln19_5_fu_276      |    0    |    0    |    15   |
|          |       sub_ln19_6_fu_314      |    0    |    0    |    15   |
|          |       sub_ln19_7_fu_348      |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln19_2_fu_400      |    0    |    0    |    25   |
|    add   |       add_ln19_5_fu_416      |    0    |    0    |    25   |
|          |        result_2_fu_426       |    0    |    0    |    26   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_437          |    1    |    0    |    0    |
|  muladd  |          grp_fu_446          |    1    |    0    |    0    |
|          |          grp_fu_455          |    1    |    0    |    0    |
|          |          grp_fu_464          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   |       A_read_read_fu_58      |    0    |    0    |    0    |
|          |       B_read_read_fu_64      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln22_write_fu_70    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln19_fu_82       |    0    |    0    |    0    |
|          |      trunc_ln19_1_fu_90      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        sext_ln19_fu_86       |    0    |    0    |    0    |
|          |       sext_ln19_1_fu_94      |    0    |    0    |    0    |
|          |      sext_ln19_2_fu_104      |    0    |    0    |    0    |
|          |      sext_ln19_3_fu_118      |    0    |    0    |    0    |
|          |      sext_ln19_4_fu_132      |    0    |    0    |    0    |
|          |      sext_ln19_6_fu_152      |    0    |    0    |    0    |
|          |      sext_ln19_7_fu_166      |    0    |    0    |    0    |
|          |      sext_ln19_9_fu_186      |    0    |    0    |    0    |
|          |      sext_ln19_10_fu_200     |    0    |    0    |    0    |
|          |      sext_ln19_11_fu_210     |    0    |    0    |    0    |
|          |      sext_ln19_12_fu_224     |    0    |    0    |    0    |
|          |      sext_ln19_13_fu_238     |    0    |    0    |    0    |
|          |      sext_ln19_15_fu_258     |    0    |    0    |    0    |
|          |      sext_ln19_16_fu_272     |    0    |    0    |    0    |
|   sext   |      sext_ln19_17_fu_282     |    0    |    0    |    0    |
|          |      sext_ln19_18_fu_296     |    0    |    0    |    0    |
|          |      sext_ln19_19_fu_310     |    0    |    0    |    0    |
|          |      sext_ln19_21_fu_330     |    0    |    0    |    0    |
|          |      sext_ln19_22_fu_344     |    0    |    0    |    0    |
|          |      sext_ln19_23_fu_354     |    0    |    0    |    0    |
|          |      sext_ln19_5_fu_358      |    0    |    0    |    0    |
|          |      sext_ln19_8_fu_367      |    0    |    0    |    0    |
|          |      sext_ln19_14_fu_376     |    0    |    0    |    0    |
|          |      sext_ln19_20_fu_385     |    0    |    0    |    0    |
|          |      sext_ln19_24_fu_394     |    0    |    0    |    0    |
|          |      sext_ln19_25_fu_397     |    0    |    0    |    0    |
|          |      sext_ln19_26_fu_406     |    0    |    0    |    0    |
|          |      sext_ln19_27_fu_410     |    0    |    0    |    0    |
|          |      sext_ln19_28_fu_413     |    0    |    0    |    0    |
|          |      sext_ln19_29_fu_422     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln19_2_fu_108     |    0    |    0    |    0    |
|          |      trunc_ln19_3_fu_122     |    0    |    0    |    0    |
|          |      trunc_ln19_4_fu_142     |    0    |    0    |    0    |
|          |      trunc_ln19_5_fu_156     |    0    |    0    |    0    |
|          |      trunc_ln19_6_fu_176     |    0    |    0    |    0    |
|          |      trunc_ln19_7_fu_190     |    0    |    0    |    0    |
|partselect|      trunc_ln19_8_fu_214     |    0    |    0    |    0    |
|          |      trunc_ln19_9_fu_228     |    0    |    0    |    0    |
|          |      trunc_ln19_s_fu_248     |    0    |    0    |    0    |
|          |     trunc_ln19_10_fu_262     |    0    |    0    |    0    |
|          |     trunc_ln19_11_fu_286     |    0    |    0    |    0    |
|          |     trunc_ln19_12_fu_300     |    0    |    0    |    0    |
|          |     trunc_ln19_13_fu_320     |    0    |    0    |    0    |
|          |     trunc_ln19_14_fu_334     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |       zext_ln840_fu_432      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |   545   |   1736  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| mul_ln19_1_reg_522 |   18   |
| mul_ln19_3_reg_527 |   18   |
| mul_ln19_5_reg_532 |   18   |
|  mul_ln19_reg_517  |   18   |
|  result_2_reg_537  |   20   |
|sext_ln19_11_reg_489|   18   |
|sext_ln19_17_reg_500|   18   |
|sext_ln19_23_reg_511|   18   |
| sext_ln19_2_reg_473|   18   |
| sub_ln19_1_reg_479 |    9   |
| sub_ln19_2_reg_484 |    9   |
| sub_ln19_4_reg_495 |    9   |
| sub_ln19_6_reg_506 |    9   |
+--------------------+--------+
|        Total       |   200  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_437 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_437 |  p1  |   2  |   9  |   18   ||    9    |
| grp_fu_446 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_446 |  p1  |   2  |   9  |   18   ||    9    |
| grp_fu_455 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_455 |  p1  |   2  |   9  |   18   ||    9    |
| grp_fu_464 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_464 |  p1  |   2  |   9  |   18   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   180  || 13.0097 ||    88   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   545  |  1736  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   88   |
|  Register |    -   |    -   |   200  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   13   |   745  |  1824  |
+-----------+--------+--------+--------+--------+
