Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jun  1 01:19:22 2019
| Host         : T3 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu17eg
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1999 |          340 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             169 |          155 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+---------------+-------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |               | DATA_IN_IBUF[31]_inst/O |              155 |            169 |
|  CLK_IBUF_BUFG |               |                         |              340 |           1999 |
+----------------+---------------+-------------------------+------------------+----------------+


