
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.133239                       # Number of seconds simulated
sim_ticks                                133238615000                       # Number of ticks simulated
final_tick                               133305017500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1095912                       # Simulator instruction rate (inst/s)
host_op_rate                                  1208783                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1671798559                       # Simulator tick rate (ticks/s)
host_mem_usage                                 812496                       # Number of bytes of host memory used
host_seconds                                    79.70                       # Real time elapsed on the host
sim_insts                                    87341752                       # Number of instructions simulated
sim_ops                                      96337290                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 133305017500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4312896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4316800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2220736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2220736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34699                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34699                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             29301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          32369715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32399016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        29301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            29301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       16667360                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16667360                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       16667360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            29301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         32369715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             49066376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013432314500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1993                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1994                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              187678                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32859                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67450                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34699                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67450                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34699                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4316800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2218688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4316800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2220736                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2192                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  133238689000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67450                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34699                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.021223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.974385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.422463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4103     16.01%     16.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16720     65.23%     81.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          386      1.51%     82.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          303      1.18%     83.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          340      1.33%     85.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          299      1.17%     86.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          349      1.36%     87.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          491      1.92%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2641     10.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25632                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.137914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.678736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    665.399996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1992     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1994                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.393879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.368939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.917206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              599     30.06%     30.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.55%     30.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1382     69.34%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1993                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4312896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2218688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 29300.814932667981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 32369715.040943648666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 16651989.365095095709                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67389                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34699                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      2357000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2711928750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1776803109000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38639.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40242.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  51206176.23                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1449598250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2714285750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337250000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21491.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40241.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        32.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        16.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     32.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    45677                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30812                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.80                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1304356.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 91741860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 48758160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               241753260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               90660960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5816952960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2414256090                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            189473760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     22602924780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7099793760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      14560846620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            53157647760                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            398.965779                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         127451184000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    218277500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2460640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  59396648500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  18489538000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3108555500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  49564997500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 91284900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 48519075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240103920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90295560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5898700080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2431909560                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            199767840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     22654322820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7435644000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      14347372560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            53438800335                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            401.075922                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         127381659750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    244957750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2495220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  58342944250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  19363736250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3114810250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  49677623500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 133305017500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 133305017500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133305017500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 133305017500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133305017500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    133305017500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        266477230                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    87332042                       # Number of instructions committed
system.cpu.committedOps                      96325645                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              78808552                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      764383                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     15057345                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     78808552                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           134419614                       # number of times the integer registers were read
system.cpu.num_int_register_writes           55201824                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            389407995                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            48556283                       # number of times the CC registers were written
system.cpu.num_mem_refs                      39818699                       # number of memory refs
system.cpu.num_load_insts                    33326057                       # Number of load instructions
system.cpu.num_store_insts                    6492642                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  266477230                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          18659806                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  56849449     58.81%     58.81% # Class of executed instruction
system.cpu.op_class::IntMult                     5823      0.01%     58.81% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::MemRead                 33326057     34.47%     93.28% # Class of executed instruction
system.cpu.op_class::MemWrite                 6492642      6.72%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   96673971                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133305017500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.227779                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8587875                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66897                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            128.374591                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.227779                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          79049122                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         79049122                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133305017500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     33101194                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33101194                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      6306274                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6306274                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7752                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7752                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7752                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7752                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     39407468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39407468                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     39407468                       # number of overall hits
system.cpu.dcache.overall_hits::total        39407468                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32315                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        35411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35411                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        67726                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          67726                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        67726                       # number of overall misses
system.cpu.dcache.overall_misses::total         67726                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2919044000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2919044000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3398791000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3398791000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   6317835000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6317835000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6317835000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6317835000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33133509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33133509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     39475194                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     39475194                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     39475194                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     39475194                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000975                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005584                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005584                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001716                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001716                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001716                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001716                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 90330.929909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90330.929909                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95981.220525                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95981.220525                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93285.222810                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93285.222810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93285.222810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93285.222810                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66616                       # number of writebacks
system.cpu.dcache.writebacks::total             66616                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32315                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32315                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67726                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2886729000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2886729000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3363380000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3363380000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6250109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6250109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6250109000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6250109000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001716                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001716                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001716                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001716                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89330.929909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89330.929909                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94981.220525                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94981.220525                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92285.222810                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92285.222810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92285.222810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92285.222810                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66897                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133305017500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.992366                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 312                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                14                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.285714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.992366                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.483391                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.483391                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.483398                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         175004766                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        175004766                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133305017500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     87502281                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        87502281                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     87502281                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         87502281                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     87502281                       # number of overall hits
system.cpu.icache.overall_hits::total        87502281                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst           68                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            68                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst           68                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             68                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           68                       # number of overall misses
system.cpu.icache.overall_misses::total            68                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      5708000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5708000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst      5708000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5708000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      5708000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5708000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     87502349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     87502349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     87502349                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     87502349                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     87502349                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     87502349                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83941.176471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83941.176471                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83941.176471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83941.176471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83941.176471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83941.176471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           14                       # number of writebacks
system.cpu.icache.writebacks::total                14                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           68                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst           68                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           68                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           68                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           68                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      5640000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5640000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      5640000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5640000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      5640000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5640000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82941.176471                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82941.176471                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82941.176471                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82941.176471                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82941.176471                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82941.176471                       # average overall mshr miss latency
system.cpu.icache.replacements                     14                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 133305017500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25115.431480                       # Cycle average of tags in use
system.l2.tags.total_refs                       70201                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35319                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.987627                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.623320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       225.686426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24884.121733                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.759403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.766462                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        27714                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1144770                       # Number of tag accesses
system.l2.tags.data_accesses                  1144770                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 133305017500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66616                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66616                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           14                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               14                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           295                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               295                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  337                       # number of demand (read+write) hits
system.l2.demand_hits::total                      344                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
system.l2.overall_hits::.cpu.data                 337                       # number of overall hits
system.l2.overall_hits::total                     344                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               61                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32020                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32020                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                 61                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67389                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67450                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                61                       # number of overall misses
system.l2.overall_misses::.cpu.data             67389                       # number of overall misses
system.l2.overall_misses::total                 67450                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3309822500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3309822500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      5460500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5460500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2835144000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2835144000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      5460500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6144966500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6150427000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      5460500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6144966500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6150427000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66616                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66616                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           14                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           14                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst           68                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             68                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst               68                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67726                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67794                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst              68                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67726                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67794                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.897059                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.897059                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.990871                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990871                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.897059                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.995024                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994926                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.897059                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.995024                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994926                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93579.759111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93579.759111                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89516.393443                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89516.393443                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88542.910681                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88542.910681                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 89516.393443                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91186.491861                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91184.981468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89516.393443                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91186.491861                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91184.981468                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34700                       # number of writebacks
system.l2.writebacks::total                     34700                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32020                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32020                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst            61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67450                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67450                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2956132500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2956132500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      4850500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4850500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2514944000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2514944000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      4850500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5471076500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5475927000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      4850500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5471076500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5475927000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.897059                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.897059                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.990871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990871                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.897059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.995024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994926                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.897059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.995024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994926                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83579.759111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83579.759111                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79516.393443                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79516.393443                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78542.910681                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78542.910681                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79516.393443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81186.491861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81184.981468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79516.393443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81186.491861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81184.981468                       # average overall mshr miss latency
system.l2.replacements                          35319                       # number of replacements
system.membus.snoop_filter.tot_requests        102247                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 133305017500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32081                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34699                       # Transaction distribution
system.membus.trans_dist::CleanEvict               98                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32081                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 169697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6537536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6537536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67450                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67450    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67450                       # Request fanout histogram
system.membus.reqLayer0.occupancy           248896000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          359312250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       134705                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        66889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            524                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          522                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 133305017500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32383                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           14                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            68                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32315                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                202499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         5248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8597888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8603136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35319                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2220800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103113                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005295                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.072842                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102569     99.47%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    542      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103113                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          133982500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            102000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101589000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.133245                       # Number of seconds simulated
sim_ticks                                133245242000                       # Number of ticks simulated
final_tick                               133311644500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1095657                       # Simulator instruction rate (inst/s)
host_op_rate                                  1208502                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1671480365                       # Simulator tick rate (ticks/s)
host_mem_usage                                 812764                       # Number of bytes of host memory used
host_seconds                                    79.72                       # Real time elapsed on the host
sim_insts                                    87342364                       # Number of instructions simulated
sim_ops                                      96338022                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 133311644500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           6208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4314560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4320768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         6208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2225152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2225152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              97                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34768                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             46591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          32380593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32427184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        46591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            46591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       16699673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16699673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       16699673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            46591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         32380593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             49126857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        97.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013432314500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1998                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1998                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              187867                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32934                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67512                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34768                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4320768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2223744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4320768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2225152                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2194                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  133245319000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67512                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34768                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.037369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.981125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.385929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4115     16.03%     16.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16725     65.17%     81.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          393      1.53%     82.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          305      1.19%     83.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          340      1.32%     85.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          302      1.18%     86.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          349      1.36%     87.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          491      1.91%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2643     10.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25663                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.098599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.671701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    664.733843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1996     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1998                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.390390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.365371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.918702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              604     30.23%     30.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.55%     30.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1382     69.17%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1998                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         6208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4314560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2223744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 46590.781830693806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 32380593.372332196683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 16689106.242157598957                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           97                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      3874250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2712866250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1777818398000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39940.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40241.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  51133755.12                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1450890500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2716740500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337560000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21490.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40240.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        32.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        16.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     32.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    45719                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30876                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.81                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1302750.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 91898940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 48830265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               242017440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               91021140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5817567600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2415594450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            189486720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     22604592600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7099794240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      14560846620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            53162135565                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            398.979617                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         127454490500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    218283500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2460900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  59396648500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  18489539250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3111265750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  49568647000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 91384860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 48564615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240282420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90352980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5899314720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2432663100                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            199783200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     22656467160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7435733280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      14347372560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            53442798915                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            401.085983                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         127386553000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    244969750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2495480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  58342944250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  19363969250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3116228250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  49682327500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 133311644500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 133311644500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133311644500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 133311644500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133311644500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    133311644500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        266490484                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    87332654                       # Number of instructions committed
system.cpu.committedOps                      96326377                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              78809187                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      764424                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     15057446                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     78809187                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           134420655                       # number of times the integer registers were read
system.cpu.num_int_register_writes           55202239                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            389410740                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            48556604                       # number of times the CC registers were written
system.cpu.num_mem_refs                      39818986                       # number of memory refs
system.cpu.num_load_insts                    33326227                       # Number of load instructions
system.cpu.num_store_insts                    6492759                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  266490484                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          18659962                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  56849911     58.81%     58.81% # Class of executed instruction
system.cpu.op_class::IntMult                     5823      0.01%     58.81% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.81% # Class of executed instruction
system.cpu.op_class::MemRead                 33326227     34.47%     93.28% # Class of executed instruction
system.cpu.op_class::MemWrite                 6492759      6.72%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   96674720                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133311644500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.228067                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            39495178                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67948                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            581.255931                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.228067                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          79049697                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         79049697                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133311644500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     33101322                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33101322                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      6306381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6306381                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7758                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7758                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7758                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7758                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     39407703                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39407703                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     39407703                       # number of overall hits
system.cpu.dcache.overall_hits::total        39407703                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32342                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        35411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35411                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        67753                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          67753                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        67753                       # number of overall misses
system.cpu.dcache.overall_misses::total         67753                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2921388500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2921388500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3398791000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3398791000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   6320179500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6320179500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6320179500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6320179500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33133664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33133664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     39475456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     39475456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     39475456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     39475456                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000976                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000976                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005584                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005584                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001716                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001716                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001716                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001716                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 90328.010018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90328.010018                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95981.220525                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95981.220525                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93282.651691                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93282.651691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93282.651691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93282.651691                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66643                       # number of writebacks
system.cpu.dcache.writebacks::total             66643                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32342                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67753                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67753                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67753                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67753                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2889046500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2889046500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3363380000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3363380000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6252426500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6252426500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6252426500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6252426500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001716                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001716                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001716                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001716                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89328.010018                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89328.010018                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94981.220525                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94981.220525                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92282.651691                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92282.651691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92282.651691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92282.651691                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66924                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133311644500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.993060                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            87512006                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               545                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          160572.488073                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.993060                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.483392                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.483392                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          524                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          487                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         175006052                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        175006052                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133311644500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     87502870                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        87502870                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     87502870                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         87502870                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     87502870                       # number of overall hits
system.cpu.icache.overall_hits::total        87502870                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          104                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           104                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          104                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            104                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          104                       # number of overall misses
system.cpu.icache.overall_misses::total           104                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9155000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9155000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst      9155000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9155000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9155000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9155000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     87502974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     87502974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     87502974                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     87502974                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     87502974                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     87502974                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88028.846154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88028.846154                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88028.846154                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88028.846154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88028.846154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88028.846154                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           21                       # number of writebacks
system.cpu.icache.writebacks::total                21                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          104                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          104                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          104                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          104                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9051000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9051000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9051000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9051000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9051000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9051000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87028.846154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87028.846154                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87028.846154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87028.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87028.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87028.846154                       # average overall mshr miss latency
system.cpu.icache.replacements                     21                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 133311644500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25115.812083                       # Cycle average of tags in use
system.l2.tags.total_refs                      135421                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68156                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.986927                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.623919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       225.676080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24884.512084                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.759415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.766474                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        27647                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1145615                       # Number of tag accesses
system.l2.tags.data_accesses                  1145615                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 133311644500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66643                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66643                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           21                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               21                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           296                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               296                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  338                       # number of demand (read+write) hits
system.l2.demand_hits::total                      345                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
system.l2.overall_hits::.cpu.data                 338                       # number of overall hits
system.l2.overall_hits::total                     345                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst           97                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               97                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32046                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32046                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                 97                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67415                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67512                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                97                       # number of overall misses
system.l2.overall_misses::.cpu.data             67415                       # number of overall misses
system.l2.overall_misses::total                 67512                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3309822500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3309822500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      8816500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      8816500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2837409500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2837409500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      8816500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6147232000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6156048500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      8816500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6147232000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6156048500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           21                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           21                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              104                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67753                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67857                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             104                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67753                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67857                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.932692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.932692                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.990848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990848                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.932692                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.995011                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994916                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.932692                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.995011                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994916                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93579.759111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93579.759111                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 90891.752577                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90891.752577                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88541.768083                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88541.768083                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 90891.752577                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91184.929170                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91184.507939                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 90891.752577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91184.929170                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91184.507939                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34769                       # number of writebacks
system.l2.writebacks::total                     34769                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           97                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           97                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32046                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32046                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst            97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67512                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67512                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2956132500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2956132500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      7846500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7846500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2516949500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2516949500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      7846500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5473082000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5480928500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      7846500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5473082000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5480928500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.932692                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.932692                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.990848                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990848                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.932692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.995011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994916                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.932692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.995011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994916                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83579.759111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83579.759111                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80891.752577                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80891.752577                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78541.768083                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78541.768083                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80891.752577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81184.929170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81184.507939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80891.752577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81184.929170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81184.507939                       # average overall mshr miss latency
system.l2.replacements                          35388                       # number of replacements
system.membus.snoop_filter.tot_requests        102378                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 133311644500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32143                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34768                       # Transaction distribution
system.membus.trans_dist::CleanEvict               98                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32143                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 169890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6545920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6545920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67512                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67512    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67512                       # Request fanout histogram
system.membus.reqLayer0.occupancy           249304000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          359644500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       134802                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        66929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            524                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          522                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 133311644500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32446                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101412                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           21                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           104                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32342                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                202659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8601344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8609344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35388                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2225216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103245                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.073190                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102695     99.47%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    548      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103245                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          134065000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            156000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101629500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
