#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon May 01 21:38:56 2017
# Process ID: 1956
# Current directory: C:/Users/Haroldo/Downloads/project_I7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4588 C:\Users\Haroldo\Downloads\project_I7\project_I7.xpr
# Log file: C:/Users/Haroldo/Downloads/project_I7/vivado.log
# Journal file: C:/Users/Haroldo/Downloads/project_I7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Haroldo/Downloads/project_I7/project_I7.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Vinicius/Downloads/project_I7' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Haroldo/Downloads/project_4/top_tb_behav.wcfg', nor could it be found using path 'C:/Users/Vinicius/Downloads/project_4/top_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 711.133 ; gain = 100.074
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Haroldo/Downloads/project_I7/project_I7.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_somador
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/zero.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zero
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bloco_de_Controle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/IR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module banco_registradores
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidade_controladora
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module super_top_level
INFO: [VRFC 10-2458] undeclared symbol RF_Rp_zero, assumed default net type wire [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sim_1/imports/Downloads/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Haroldo/Downloads/project_I7/project_I7.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 42299c42ff3f42f6997f5dae676fadaa --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_somador
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ex_memory
Compiling module xil_defaultlib.Bloco_de_Controle
Compiling module xil_defaultlib.Unidade_controladora
Compiling module xil_defaultlib.banco_registradores
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.zero
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.super_top_level
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Haroldo/Downloads/project_I7/project_I7.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 01 21:40:57 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 713.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Haroldo/Downloads/project_4/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Haroldo/Downloads/project_4/top_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Haroldo/Downloads/project_I7/project_I7.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
WARNING: File C:/Users/Vinicius/Downloads/testar_soma_7_instrucoes/memdata.dat referenced on C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv at line 11 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 719.270 ; gain = 5.656
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Haroldo/Downloads/project_I7/project_I7.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_somador
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/zero.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zero
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bloco_de_Controle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/IR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module banco_registradores
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidade_controladora
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module super_top_level
INFO: [VRFC 10-2458] undeclared symbol RF_Rp_zero, assumed default net type wire [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sim_1/imports/Downloads/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Haroldo/Downloads/project_I7/project_I7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Haroldo/Downloads/project_I7/project_I7.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 42299c42ff3f42f6997f5dae676fadaa --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_somador
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ex_memory
Compiling module xil_defaultlib.Bloco_de_Controle
Compiling module xil_defaultlib.Unidade_controladora
Compiling module xil_defaultlib.banco_registradores
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.zero
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.super_top_level
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Haroldo/Downloads/project_I7/project_I7.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 01 21:42:37 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Haroldo/Downloads/project_4/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Haroldo/Downloads/project_4/top_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Haroldo/Downloads/project_I7/project_I7.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 762.676 ; gain = 28.789
import_files -norecurse C:/Users/Haroldo/Documents/disp_7seg/disp_7seg.srcs/sources_1/new/decoder_7seg.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: super_top_level
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:08 ; elapsed = 01:33:36 . Memory (MB): peak = 800.102 ; gain = 593.313
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'super_top_level' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
INFO: [Synth 8-638] synthesizing module 'Unidade_controladora' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-638] synthesizing module 'PC_somador' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC_somador' (2#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (3#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-638] synthesizing module 'ex_memory' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/Haroldo/Downloads/project_I7/memdata.dat' is read successfully [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:11]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:14]
INFO: [Synth 8-256] done synthesizing module 'ex_memory' (4#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-638] synthesizing module 'Bloco_de_Controle' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:120]
WARNING: [Synth 8-87] always_comb on 'D_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:122]
WARNING: [Synth 8-87] always_comb on 'RF_W_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:123]
WARNING: [Synth 8-87] always_comb on 'ALU_s_reg' did not result in combinational logic [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:124]
WARNING: [Synth 8-87] always_comb on 'RF_Rp_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:128]
WARNING: [Synth 8-87] always_comb on 'RF_Rq_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:133]
INFO: [Synth 8-256] done synthesizing module 'Bloco_de_Controle' (5#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-256] done synthesizing module 'Unidade_controladora' (6#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'banco_registradores' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'banco_registradores' (7#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux3' (8#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
INFO: [Synth 8-256] done synthesizing module 'memory' (9#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-638] synthesizing module 'zero' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
INFO: [Synth 8-256] done synthesizing module 'zero' (11#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
INFO: [Synth 8-256] done synthesizing module 'datapath' (12#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'decoder_7seg' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:51]
INFO: [Synth 8-256] done synthesizing module 'decoder_7seg' (13#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
WARNING: [Synth 8-689] width (5) of port connection 'anodos' does not match port width (4) of module 'decoder_7seg' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:17]
WARNING: [Synth 8-3848] Net leds in module/entity super_top_level does not have driver. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:5]
INFO: [Synth 8-256] done synthesizing module 'super_top_level' (14#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
WARNING: [Synth 8-3917] design super_top_level has port anodos[4] driven by constant 0
WARNING: [Synth 8-3331] design datapath has unconnected port shift[2]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[1]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[0]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[15]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[14]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[13]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[12]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[11]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[10]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[9]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[8]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[7]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[6]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[5]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[4]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[3]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[2]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[1]
WARNING: [Synth 8-3331] design super_top_level has unconnected port leds[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:10 ; elapsed = 01:33:39 . Memory (MB): peak = 840.117 ; gain = 633.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:11 ; elapsed = 01:33:40 . Memory (MB): peak = 840.117 ; gain = 633.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'segments[0]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[0]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[1]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[1]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[2]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[2]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[3]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[3]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[4]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[4]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[5]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[5]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[6]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[6]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:04:42 ; elapsed = 01:34:15 . Memory (MB): peak = 1151.863 ; gain = 945.074
36 Infos, 42 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 1151.863 ; gain = 370.113
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:59 ; elapsed = 01:35:54 . Memory (MB): peak = 1151.863 ; gain = 945.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'super_top_level' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
INFO: [Synth 8-638] synthesizing module 'Unidade_controladora' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-638] synthesizing module 'PC_somador' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC_somador' (2#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (3#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-638] synthesizing module 'ex_memory' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/Haroldo/Downloads/project_I7/memdata.dat' is read successfully [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:11]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:14]
INFO: [Synth 8-256] done synthesizing module 'ex_memory' (4#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-638] synthesizing module 'Bloco_de_Controle' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:120]
WARNING: [Synth 8-87] always_comb on 'D_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:122]
WARNING: [Synth 8-87] always_comb on 'RF_W_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:123]
WARNING: [Synth 8-87] always_comb on 'ALU_s_reg' did not result in combinational logic [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:124]
WARNING: [Synth 8-87] always_comb on 'RF_Rp_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:128]
WARNING: [Synth 8-87] always_comb on 'RF_Rq_addr_reg' did not result in combinational logic [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:133]
INFO: [Synth 8-256] done synthesizing module 'Bloco_de_Controle' (5#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-256] done synthesizing module 'Unidade_controladora' (6#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'banco_registradores' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'banco_registradores' (7#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux3' (8#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
INFO: [Synth 8-256] done synthesizing module 'memory' (9#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-638] synthesizing module 'zero' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
INFO: [Synth 8-256] done synthesizing module 'zero' (11#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
INFO: [Synth 8-256] done synthesizing module 'datapath' (12#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'decoder_7seg' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:51]
INFO: [Synth 8-256] done synthesizing module 'decoder_7seg' (13#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
WARNING: [Synth 8-689] width (5) of port connection 'anodos' does not match port width (4) of module 'decoder_7seg' [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:18]
INFO: [Synth 8-256] done synthesizing module 'super_top_level' (14#1) [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
WARNING: [Synth 8-3917] design super_top_level has port anodos[4] driven by constant 0
WARNING: [Synth 8-3331] design datapath has unconnected port shift[2]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[1]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:02 ; elapsed = 01:35:57 . Memory (MB): peak = 1151.863 ; gain = 945.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:02 ; elapsed = 01:35:57 . Memory (MB): peak = 1151.863 ; gain = 945.074
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'segments[0]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[0]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[1]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[1]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[2]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[2]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[3]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[3]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[4]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[4]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[5]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[5]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[6]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[6]'. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Haroldo/Downloads/project_I7/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1223.164 ; gain = 71.301
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon May 01 23:22:37 2017] Launched synth_1...
Run output will be captured here: C:/Users/Haroldo/Downloads/project_I7/project_I7.runs/synth_1/runme.log
[Mon May 01 23:22:37 2017] Launched impl_1...
Run output will be captured here: C:/Users/Haroldo/Downloads/project_I7/project_I7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon May 01 23:29:28 2017] Launched synth_1...
Run output will be captured here: C:/Users/Haroldo/Downloads/project_I7/project_I7.runs/synth_1/runme.log
[Mon May 01 23:29:28 2017] Launched impl_1...
Run output will be captured here: C:/Users/Haroldo/Downloads/project_I7/project_I7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon May 01 23:33:06 2017] Launched synth_1...
Run output will be captured here: C:/Users/Haroldo/Downloads/project_I7/project_I7.runs/synth_1/runme.log
[Mon May 01 23:33:06 2017] Launched impl_1...
Run output will be captured here: C:/Users/Haroldo/Downloads/project_I7/project_I7.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1223.164 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 01 23:42:59 2017...
