

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Mon Nov 14 21:14:07 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F24K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 06/04/2022 GMT
    15                           ; 
    16                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F24K22 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _TMR1L	set	4046
    49   000000                     _TMR1H	set	4047
    50   000000                     _TMR0L	set	4054
    51   000000                     _TMR0H	set	4055
    52   000000                     _LATB	set	3978
    53   000000                     _TMR1IF	set	31984
    54   000000                     _TMR0IF	set	32658
    55   000000                     _CCPTMRS0bits	set	3913
    56   000000                     _LATBbits	set	3978
    57   000000                     _TMR0	set	4054
    58   000000                     _TRISB	set	3987
    59   000000                     _OSCTUNEbits	set	3995
    60   000000                     _PIR1bits	set	3998
    61   000000                     _INTCONbits	set	4082
    62   000000                     _CCP1CONbits	set	4029
    63   000000                     _T1GCONbits	set	4044
    64   000000                     _T1CONbits	set	4045
    65   000000                     _OSCCONbits	set	4051
    66   000000                     _T0CONbits	set	4053
    67   000000                     _CCPR1	set	4030
    68                           
    69                           ; #config settings
    70                           
    71                           	psect	cinit
    72   003F28                     __pcinit:
    73                           	callstack 0
    74   003F28                     start_initialization:
    75                           	callstack 0
    76   003F28                     __initialization:
    77                           	callstack 0
    78   003F28                     end_of_initialization:
    79                           	callstack 0
    80   003F28                     __end_of__initialization:
    81                           	callstack 0
    82   003F28  0100               	movlb	0
    83   003F2A  EFC8  F01F         	goto	_main	;jump to C main() function
    84                           
    85                           	psect	cstackCOMRAM
    86   000001                     __pcstackCOMRAM:
    87                           	callstack 0
    88   000001                     ??_main:
    89                           
    90                           ; 1 bytes @ 0x0
    91   000001                     	ds	2
    92                           
    93 ;;
    94 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    95 ;;
    96 ;; *************** function _main *****************
    97 ;; Defined at:
    98 ;;		line 24 in file "L03_main_exploringTimer.c"
    99 ;; Parameters:    Size  Location     Type
   100 ;;		None
   101 ;; Auto vars:     Size  Location     Type
   102 ;;		None
   103 ;; Return value:  Size  Location     Type
   104 ;;                  1    wreg      void 
   105 ;; Registers used:
   106 ;;		wreg, status,2, status,0, cstack
   107 ;; Tracked objects:
   108 ;;		On entry : 0/0
   109 ;;		On exit  : 0/0
   110 ;;		Unchanged: 0/0
   111 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2
   112 ;;      Params:         0       0       0       0
   113 ;;      Locals:         0       0       0       0
   114 ;;      Temps:          2       0       0       0
   115 ;;      Totals:         2       0       0       0
   116 ;;Total ram usage:        2 bytes
   117 ;; Hardware stack levels required when called: 1
   118 ;; This function calls:
   119 ;;		___init
   120 ;; This function is called by:
   121 ;;		Startup code after reset
   122 ;; This function uses a non-reentrant model
   123 ;;
   124                           
   125                           	psect	text0
   126   003F90                     __ptext0:
   127                           	callstack 0
   128   003F90                     _main:
   129                           	callstack 30
   130   003F90                     
   131                           ;L03_main_exploringTimer.c: 26:     __init();
   132   003F90  EC97  F01F         	call	___init	;wreg free
   133   003F94                     l758:
   134                           
   135                           ;L03_main_exploringTimer.c: 40:         LATBbits.LATB2 = (TMR0 >> 2) & 0b00000001;
   136   003F94  CFD6 F001          	movff	4054,??_main	;volatile
   137   003F98  CFD7 F002          	movff	4055,??_main+1	;volatile
   138   003F9C  90D8               	bcf	status,0,c
   139   003F9E  3202               	rrcf	(??_main+1)^0,f,c
   140   003FA0  3201               	rrcf	??_main^0,f,c
   141   003FA2  90D8               	bcf	status,0,c
   142   003FA4  3202               	rrcf	(??_main+1)^0,f,c
   143   003FA6  3201               	rrcf	??_main^0,f,c
   144   003FA8  0E01               	movlw	1
   145   003FAA  1601               	andwf	??_main^0,f,c
   146   003FAC  4601               	rlncf	??_main^0,f,c
   147   003FAE  4601               	rlncf	??_main^0,f,c
   148   003FB0  508A               	movf	138,w,c	;volatile
   149   003FB2  1801               	xorwf	??_main^0,w,c
   150   003FB4  0BFB               	andlw	-5
   151   003FB6  1801               	xorwf	??_main^0,w,c
   152   003FB8  6E8A               	movwf	138,c	;volatile
   153   003FBA                     
   154                           ;L03_main_exploringTimer.c: 43:         if (INTCONbits.TMR0IF) {
   155   003FBA  A4F2               	btfss	242,2,c	;volatile
   156   003FBC  EFE2  F01F         	goto	u11
   157   003FC0  EFE4  F01F         	goto	u10
   158   003FC4                     u11:
   159   003FC4  EFEA  F01F         	goto	l768
   160   003FC8                     u10:
   161   003FC8                     
   162                           ;L03_main_exploringTimer.c: 44:             LATBbits.LATB3 ^= 1;
   163   003FC8  768A               	btg	138,3,c	;volatile
   164   003FCA                     
   165                           ;L03_main_exploringTimer.c: 45:             TMR0 = 255-122;
   166   003FCA  0E00               	movlw	0
   167   003FCC  6ED7               	movwf	215,c	;volatile
   168   003FCE  0E85               	movlw	133
   169   003FD0  6ED6               	movwf	214,c	;volatile
   170   003FD2                     
   171                           ;L03_main_exploringTimer.c: 46:             TMR0IF = 0;
   172   003FD2  94F2               	bcf	4082,2,c	;volatile
   173   003FD4                     l768:
   174                           
   175                           ;L03_main_exploringTimer.c: 51:         if (PIR1bits . TMR1IF) {
   176   003FD4  A09E               	btfss	158,0,c	;volatile
   177   003FD6  EFEF  F01F         	goto	u21
   178   003FDA  EFF1  F01F         	goto	u20
   179   003FDE                     u21:
   180   003FDE  EFF3  F01F         	goto	l774
   181   003FE2                     u20:
   182   003FE2                     
   183                           ;L03_main_exploringTimer.c: 52:             LATBbits . LATB4 ^= 1;
   184   003FE2  788A               	btg	138,4,c	;volatile
   185   003FE4                     
   186                           ;L03_main_exploringTimer.c: 53:             TMR1IF = 0;
   187   003FE4  909E               	bcf	3998,0,c	;volatile
   188   003FE6                     l774:
   189                           
   190                           ;L03_main_exploringTimer.c: 58:         if (PIR1bits . CCP1IF) {
   191   003FE6  A49E               	btfss	158,2,c	;volatile
   192   003FE8  EFF8  F01F         	goto	u31
   193   003FEC  EFFA  F01F         	goto	u30
   194   003FF0                     u31:
   195   003FF0  EFCA  F01F         	goto	l758
   196   003FF4                     u30:
   197   003FF4                     
   198                           ;L03_main_exploringTimer.c: 59:             PIR1bits.CCP1IF = 0;
   199   003FF4  949E               	bcf	158,2,c	;volatile
   200   003FF6                     
   201                           ;L03_main_exploringTimer.c: 60:             LATBbits.LATB5 ^= 1;
   202   003FF6  7A8A               	btg	138,5,c	;volatile
   203   003FF8  EFCA  F01F         	goto	l758
   204   003FFC  EF00  F000         	goto	start
   205   004000                     __end_of_main:
   206                           	callstack 0
   207                           
   208 ;; *************** function ___init *****************
   209 ;; Defined at:
   210 ;;		line 68 in file "L03_main_exploringTimer.c"
   211 ;; Parameters:    Size  Location     Type
   212 ;;		None
   213 ;; Auto vars:     Size  Location     Type
   214 ;;		None
   215 ;; Return value:  Size  Location     Type
   216 ;;                  1    wreg      void 
   217 ;; Registers used:
   218 ;;		wreg, status,2
   219 ;; Tracked objects:
   220 ;;		On entry : 0/0
   221 ;;		On exit  : 0/0
   222 ;;		Unchanged: 0/0
   223 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2
   224 ;;      Params:         0       0       0       0
   225 ;;      Locals:         0       0       0       0
   226 ;;      Temps:          0       0       0       0
   227 ;;      Totals:         0       0       0       0
   228 ;;Total ram usage:        0 bytes
   229 ;; Hardware stack levels used: 1
   230 ;; This function calls:
   231 ;;		Nothing
   232 ;; This function is called by:
   233 ;;		_main
   234 ;; This function uses a non-reentrant model
   235 ;;
   236                           
   237                           	psect	text1
   238   003F2E                     __ptext1:
   239                           	callstack 0
   240   003F2E                     ___init:
   241                           	callstack 30
   242   003F2E                     
   243                           ;L03_main_exploringTimer.c: 71:     OSCTUNEbits.INTSRC = 1;
   244   003F2E  8E9B               	bsf	155,7,c	;volatile
   245   003F30                     
   246                           ;L03_main_exploringTimer.c: 72:     OSCCONbits.IRCF = 0;
   247   003F30  0E8F               	movlw	-113
   248   003F32  16D3               	andwf	211,f,c	;volatile
   249                           
   250                           ;L03_main_exploringTimer.c: 75:     TRISB = 0b00000000;
   251   003F34  0E00               	movlw	0
   252   003F36  6E93               	movwf	147,c	;volatile
   253   003F38                     
   254                           ;L03_main_exploringTimer.c: 76:     LATB = 255;
   255   003F38  688A               	setf	138,c	;volatile
   256   003F3A                     
   257                           ;L03_main_exploringTimer.c: 79:     T0CONbits .T0CS = 0;
   258   003F3A  9AD5               	bcf	213,5,c	;volatile
   259   003F3C                     
   260                           ;L03_main_exploringTimer.c: 80:     T0CONbits.PSA = 0;
   261   003F3C  96D5               	bcf	213,3,c	;volatile
   262                           
   263                           ;L03_main_exploringTimer.c: 81:     T0CONbits.T0PS = 0b100;
   264   003F3E  50D5               	movf	213,w,c	;volatile
   265   003F40  0BF8               	andlw	-8
   266   003F42  0904               	iorlw	4
   267   003F44  6ED5               	movwf	213,c	;volatile
   268   003F46                     
   269                           ;L03_main_exploringTimer.c: 82:     T0CONbits.T08BIT = 1;
   270   003F46  8CD5               	bsf	213,6,c	;volatile
   271                           
   272                           ;L03_main_exploringTimer.c: 83:     TMR0H = 0;
   273   003F48  0E00               	movlw	0
   274   003F4A  6ED7               	movwf	215,c	;volatile
   275                           
   276                           ;L03_main_exploringTimer.c: 84:     TMR0L = 0;
   277   003F4C  0E00               	movlw	0
   278   003F4E  6ED6               	movwf	214,c	;volatile
   279                           
   280                           ;L03_main_exploringTimer.c: 85:     TMR0 = 255-122;
   281   003F50  0E00               	movlw	0
   282   003F52  6ED7               	movwf	215,c	;volatile
   283   003F54  0E85               	movlw	133
   284   003F56  6ED6               	movwf	214,c	;volatile
   285   003F58                     
   286                           ;L03_main_exploringTimer.c: 86:     T0CONbits.TMR0ON = 1;
   287   003F58  8ED5               	bsf	213,7,c	;volatile
   288                           
   289                           ;L03_main_exploringTimer.c: 90:     T1CONbits.TMR1CS = 0;
   290   003F5A  0E3F               	movlw	-193
   291   003F5C  16CD               	andwf	205,f,c	;volatile
   292                           
   293                           ;L03_main_exploringTimer.c: 91:     T1CONbits.T1CKPS = 1;
   294   003F5E  50CD               	movf	205,w,c	;volatile
   295   003F60  0BCF               	andlw	-49
   296   003F62  0910               	iorlw	16
   297   003F64  6ECD               	movwf	205,c	;volatile
   298                           
   299                           ;L03_main_exploringTimer.c: 92:     TMR1H = 0;
   300   003F66  0E00               	movlw	0
   301   003F68  6ECF               	movwf	207,c	;volatile
   302                           
   303                           ;L03_main_exploringTimer.c: 93:     TMR1L = 0;
   304   003F6A  0E00               	movlw	0
   305   003F6C  6ECE               	movwf	206,c	;volatile
   306   003F6E                     
   307                           ;L03_main_exploringTimer.c: 94:     T1CONbits.TMR1ON = 1;
   308   003F6E  80CD               	bsf	205,0,c	;volatile
   309   003F70                     
   310                           ;L03_main_exploringTimer.c: 95:     T1GCONbits.TMR1GE = 0;
   311   003F70  9ECC               	bcf	204,7,c	;volatile
   312                           
   313                           ;L03_main_exploringTimer.c: 98:      CCP1CONbits . CCP1M = 0b1011 ;
   314   003F72  50BD               	movf	189,w,c	;volatile
   315   003F74  0BF0               	andlw	-16
   316   003F76  090B               	iorlw	11
   317   003F78  6EBD               	movwf	189,c	;volatile
   318                           
   319                           ;L03_main_exploringTimer.c: 99:      CCPTMRS0bits . C1TSEL = 0;
   320   003F7A  0EFC               	movlw	-4
   321   003F7C  010F               	movlb	15	; () banked
   322   003F7E  1749               	andwf	73,f,b	;volatile
   323                           
   324                           ;L03_main_exploringTimer.c: 100:     CCPR1 = 3906;
   325   003F80  0E0F               	movlw	15
   326   003F82  6EBF               	movwf	191,c	;volatile
   327   003F84  0E42               	movlw	66
   328   003F86  6EBE               	movwf	190,c	;volatile
   329   003F88                     
   330                           ; BSR set to: 15
   331                           ;L03_main_exploringTimer.c: 103:     INTCONbits.TMR0IF = 0;
   332   003F88  94F2               	bcf	242,2,c	;volatile
   333   003F8A                     
   334                           ; BSR set to: 15
   335                           ;L03_main_exploringTimer.c: 104:     PIR1bits.TMR1IF = 0;
   336   003F8A  909E               	bcf	158,0,c	;volatile
   337   003F8C                     
   338                           ; BSR set to: 15
   339                           ;L03_main_exploringTimer.c: 105:     PIR1bits.CCP1IF = 0;
   340   003F8C  949E               	bcf	158,2,c	;volatile
   341   003F8E                     
   342                           ; BSR set to: 15
   343   003F8E  0012               	return		;funcret
   344   003F90                     __end_of___init:
   345                           	callstack 0
   346   000000                     
   347                           	psect	rparam
   348   000000                     
   349                           	psect	idloc
   350                           
   351                           ;Config register IDLOC0 @ 0x200000
   352                           ;	unspecified, using default values
   353   200000                     	org	2097152
   354   200000  FF                 	db	255
   355                           
   356                           ;Config register IDLOC1 @ 0x200001
   357                           ;	unspecified, using default values
   358   200001                     	org	2097153
   359   200001  FF                 	db	255
   360                           
   361                           ;Config register IDLOC2 @ 0x200002
   362                           ;	unspecified, using default values
   363   200002                     	org	2097154
   364   200002  FF                 	db	255
   365                           
   366                           ;Config register IDLOC3 @ 0x200003
   367                           ;	unspecified, using default values
   368   200003                     	org	2097155
   369   200003  FF                 	db	255
   370                           
   371                           ;Config register IDLOC4 @ 0x200004
   372                           ;	unspecified, using default values
   373   200004                     	org	2097156
   374   200004  FF                 	db	255
   375                           
   376                           ;Config register IDLOC5 @ 0x200005
   377                           ;	unspecified, using default values
   378   200005                     	org	2097157
   379   200005  FF                 	db	255
   380                           
   381                           ;Config register IDLOC6 @ 0x200006
   382                           ;	unspecified, using default values
   383   200006                     	org	2097158
   384   200006  FF                 	db	255
   385                           
   386                           ;Config register IDLOC7 @ 0x200007
   387                           ;	unspecified, using default values
   388   200007                     	org	2097159
   389   200007  FF                 	db	255
   390                           
   391                           	psect	config
   392                           
   393                           ; Padding undefined space
   394   300000                     	org	3145728
   395   300000  FF                 	db	255
   396                           
   397                           ;Config register CONFIG1H @ 0x300001
   398                           ;	Oscillator Selection bits
   399                           ;	FOSC = INTIO67, Internal oscillator block
   400                           ;	4X PLL Enable
   401                           ;	PLLCFG = 0x0, unprogrammed default
   402                           ;	Primary clock enable bit
   403                           ;	PRICLKEN = 0x1, unprogrammed default
   404                           ;	Fail-Safe Clock Monitor Enable bit
   405                           ;	FCMEN = 0x0, unprogrammed default
   406                           ;	Internal/External Oscillator Switchover bit
   407                           ;	IESO = 0x0, unprogrammed default
   408   300001                     	org	3145729
   409   300001  28                 	db	40
   410                           
   411                           ;Config register CONFIG2L @ 0x300002
   412                           ;	unspecified, using default values
   413                           ;	Power-up Timer Enable bit
   414                           ;	PWRTEN = 0x1, unprogrammed default
   415                           ;	Brown-out Reset Enable bits
   416                           ;	BOREN = 0x3, unprogrammed default
   417                           ;	Brown Out Reset Voltage bits
   418                           ;	BORV = 0x3, unprogrammed default
   419   300002                     	org	3145730
   420   300002  1F                 	db	31
   421                           
   422                           ;Config register CONFIG2H @ 0x300003
   423                           ;	Watchdog Timer Enable bits
   424                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   425                           ;	Watchdog Timer Postscale Select bits
   426                           ;	WDTPS = 0xF, unprogrammed default
   427   300003                     	org	3145731
   428   300003  3C                 	db	60
   429                           
   430                           ; Padding undefined space
   431   300004                     	org	3145732
   432   300004  FF                 	db	255
   433                           
   434                           ;Config register CONFIG3H @ 0x300005
   435                           ;	CCP2 MUX bit
   436                           ;	CCP2MX = 0x1, unprogrammed default
   437                           ;	PORTB A/D Enable bit
   438                           ;	PBADEN = OFF, PORTB<5:0> pins are configured as digital I/O on Reset
   439                           ;	P3A/CCP3 Mux bit
   440                           ;	CCP3MX = 0x1, unprogrammed default
   441                           ;	HFINTOSC Fast Start-up
   442                           ;	HFOFST = 0x1, unprogrammed default
   443                           ;	Timer3 Clock input mux bit
   444                           ;	T3CMX = 0x1, unprogrammed default
   445                           ;	ECCP2 B output mux bit
   446                           ;	P2BMX = 0x1, unprogrammed default
   447                           ;	MCLR Pin Enable bit
   448                           ;	MCLRE = 0x1, unprogrammed default
   449   300005                     	org	3145733
   450   300005  BD                 	db	189
   451                           
   452                           ;Config register CONFIG4L @ 0x300006
   453                           ;	Stack Full/Underflow Reset Enable bit
   454                           ;	STVREN = 0x1, unprogrammed default
   455                           ;	Single-Supply ICSP Enable bit
   456                           ;	LVP = OFF, Single-Supply ICSP disabled
   457                           ;	Extended Instruction Set Enable bit
   458                           ;	XINST = 0x0, unprogrammed default
   459                           ;	Background Debug
   460                           ;	DEBUG = 0x1, unprogrammed default
   461   300006                     	org	3145734
   462   300006  81                 	db	129
   463                           
   464                           ; Padding undefined space
   465   300007                     	org	3145735
   466   300007  FF                 	db	255
   467                           
   468                           ;Config register CONFIG5L @ 0x300008
   469                           ;	unspecified, using default values
   470                           ;	Code Protection Block 0
   471                           ;	CP0 = 0x1, unprogrammed default
   472                           ;	Code Protection Block 1
   473                           ;	CP1 = 0x1, unprogrammed default
   474   300008                     	org	3145736
   475   300008  03                 	db	3
   476                           
   477                           ;Config register CONFIG5H @ 0x300009
   478                           ;	unspecified, using default values
   479                           ;	Boot Block Code Protection bit
   480                           ;	CPB = 0x1, unprogrammed default
   481                           ;	Data EEPROM Code Protection bit
   482                           ;	CPD = 0x1, unprogrammed default
   483   300009                     	org	3145737
   484   300009  C0                 	db	192
   485                           
   486                           ;Config register CONFIG6L @ 0x30000A
   487                           ;	unspecified, using default values
   488                           ;	Write Protection Block 0
   489                           ;	WRT0 = 0x1, unprogrammed default
   490                           ;	Write Protection Block 1
   491                           ;	WRT1 = 0x1, unprogrammed default
   492   30000A                     	org	3145738
   493   30000A  03                 	db	3
   494                           
   495                           ;Config register CONFIG6H @ 0x30000B
   496                           ;	unspecified, using default values
   497                           ;	Configuration Register Write Protection bit
   498                           ;	WRTC = 0x1, unprogrammed default
   499                           ;	Boot Block Write Protection bit
   500                           ;	WRTB = 0x1, unprogrammed default
   501                           ;	Data EEPROM Write Protection bit
   502                           ;	WRTD = 0x1, unprogrammed default
   503   30000B                     	org	3145739
   504   30000B  E0                 	db	224
   505                           
   506                           ;Config register CONFIG7L @ 0x30000C
   507                           ;	unspecified, using default values
   508                           ;	Table Read Protection Block 0
   509                           ;	EBTR0 = 0x1, unprogrammed default
   510                           ;	Table Read Protection Block 1
   511                           ;	EBTR1 = 0x1, unprogrammed default
   512   30000C                     	org	3145740
   513   30000C  03                 	db	3
   514                           
   515                           ;Config register CONFIG7H @ 0x30000D
   516                           ;	unspecified, using default values
   517                           ;	Boot Block Table Read Protection bit
   518                           ;	EBTRB = 0x1, unprogrammed default
   519   30000D                     	org	3145741
   520   30000D  40                 	db	64
   521                           tosu	equ	0xFFF
   522                           tosh	equ	0xFFE
   523                           tosl	equ	0xFFD
   524                           stkptr	equ	0xFFC
   525                           pclatu	equ	0xFFB
   526                           pclath	equ	0xFFA
   527                           pcl	equ	0xFF9
   528                           tblptru	equ	0xFF8
   529                           tblptrh	equ	0xFF7
   530                           tblptrl	equ	0xFF6
   531                           tablat	equ	0xFF5
   532                           prodh	equ	0xFF4
   533                           prodl	equ	0xFF3
   534                           indf0	equ	0xFEF
   535                           postinc0	equ	0xFEE
   536                           postdec0	equ	0xFED
   537                           preinc0	equ	0xFEC
   538                           plusw0	equ	0xFEB
   539                           fsr0h	equ	0xFEA
   540                           fsr0l	equ	0xFE9
   541                           wreg	equ	0xFE8
   542                           indf1	equ	0xFE7
   543                           postinc1	equ	0xFE6
   544                           postdec1	equ	0xFE5
   545                           preinc1	equ	0xFE4
   546                           plusw1	equ	0xFE3
   547                           fsr1h	equ	0xFE2
   548                           fsr1l	equ	0xFE1
   549                           bsr	equ	0xFE0
   550                           indf2	equ	0xFDF
   551                           postinc2	equ	0xFDE
   552                           postdec2	equ	0xFDD
   553                           preinc2	equ	0xFDC
   554                           plusw2	equ	0xFDB
   555                           fsr2h	equ	0xFDA
   556                           fsr2l	equ	0xFD9
   557                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                             ___init
 ---------------------------------------------------------------------------------
 (1) ___init                                               0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   ___init

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBIGSFRhhh         D      0       0      10        0.0%
BITBIGSFRhhl        1A      0       0      11        0.0%
BITBIGSFRhlhh        1      0       0      12        0.0%
BITBIGSFRhlhlhh      3      0       0      13        0.0%
BITBIGSFRhlhllh      C      0       0      14        0.0%
BITBIGSFRhlhlll     1E      0       0      15        0.0%
BITBIGSFRhllh        2      0       0      16        0.0%
BITBIGSFRhlllh       7      0       0      17        0.0%
BITBIGSFRhllll       8      0       0      18        0.0%
BITBIGSFRlh         40      0       0      19        0.0%
BITBIGSFRll         11      0       0      20        0.0%
ABS                  0      0       0      21        0.0%
BIGRAM             2FF      0       0      22        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Mon Nov 14 21:14:07 2022

                     l56 3F8E                       u10 3FC8                       u11 3FC4  
                     u20 3FE2                       u21 3FDE                       u30 3FF4  
                     u31 3FF0                      l740 3F3C                      l732 3F2E  
                    l750 3F88                      l742 3F46                      l734 3F30  
                    l752 3F8A                      l744 3F58                      l736 3F38  
                    l760 3FBA                      l754 3F8C                      l746 3F6E  
                    l738 3F3A                      l770 3FE2                      l762 3FC8  
                    l748 3F70                      l772 3FE4                      l764 3FCA  
                    l756 3F90                      l774 3FE6                      l766 3FD2  
                    l758 3F94                      l776 3FF4                      l768 3FD4  
                    l778 3FF6                     _LATB 000F8A                     _TMR0 000FD6  
                   _main 3F90                     start 0000             ___param_bank 000000  
                  ?_main 0001                    _CCPR1 000FBE                    _TMR0H 000FD7  
                  _TMR1H 000FCF                    _TMR0L 000FD6                    _TMR1L 000FCE  
                  _TRISB 000F93                    status 000FD8          __initialization 3F28  
           __end_of_main 4000                   ??_main 0001            __activetblptr 000000  
                 _TMR0IF 007F92                   _TMR1IF 007CF0             _CCPTMRS0bits 000F49  
                 ___init 3F2E                   isa$std 000001               __accesstop 0060  
__end_of__initialization 3F28            ___rparam_used 000001           __pcstackCOMRAM 0001  
                ?___init 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 3F28                  __ramtop 0300                  __ptext0 3F90  
                __ptext1 3F2E                _T0CONbits 000FD5                _T1CONbits 000FCD  
   end_of_initialization 3F28              _CCP1CONbits 000FBD           __end_of___init 3F90  
    start_initialization 3F28                 ??___init 0001                 _LATBbits 000F8A  
               _PIR1bits 000F9E                 __Hrparam 0000                 __Lrparam 0000  
             _T1GCONbits 000FCC                 isa$xinst 000000              _OSCTUNEbits 000F9B  
             _INTCONbits 000FF2               _OSCCONbits 000FD3  
