// Seed: 3025466518
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output wand id_2,
    input tri id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    input supply1 id_7,
    output wire id_8,
    input wand id_9
);
  assign id_2 = 1;
  wire id_11;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    input tri0 id_3,
    input wand id_4,
    input wire id_5,
    input supply1 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri1 id_12,
    input wire id_13,
    input tri id_14,
    output tri1 id_15
    , id_19,
    input supply0 id_16,
    input uwire id_17
);
  xor primCall (
      id_15, id_17, id_3, id_11, id_4, id_20, id_7, id_5, id_10, id_6, id_1, id_19, id_14, id_13
  );
  id_20(
      id_10, "" !== id_11, 1 - id_6, 1, 1, 1
  );
  assign id_0 = (id_19);
  module_0 modCall_1 (
      id_5,
      id_19,
      id_15,
      id_4,
      id_6,
      id_6,
      id_6,
      id_9,
      id_15,
      id_9
  );
  assign modCall_1.id_5 = 0;
  uwire id_21 = id_1;
  assign id_8 = 1;
endmodule
