{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"kernel_V"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"kernel_V.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"3"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"kernel_V.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"kernel_V.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"7"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"kernel_V.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"8"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"kernel_V.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"kernel_V.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"kernel_V.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":10
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":172
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"1024"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":12
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":206
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"1024"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1024"
                  , "Stall-free":"No"
                  , "Start Cycle":"33"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":156
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"17"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"33"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"33"
              , "II":"2"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 2. See Loops Analysis for more information."
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":18
      , "name":"kernel_Out"
      , "children":
      [
        {
          "type":"bb"
          , "id":19
          , "name":"kernel_Out.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":20
          , "name":"kernel_Out.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"22"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":21
          , "name":"kernel_Out.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":22
          , "name":"kernel_Out.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":23
          , "name":"kernel_Out.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":24
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":341
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1024"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":25
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":346
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1024"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":27
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1024"
                  , "Stall-free":"No"
                  , "Start Cycle":"14"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":29
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":339
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"30"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":30
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"14"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":31
      , "name":"kernel_aLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":32
          , "name":"kernel_aLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"3"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":33
          , "name":"kernel_aLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":34
          , "name":"kernel_aLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"36"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":35
          , "name":"kernel_aLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"37"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":36
          , "name":"kernel_aLoader.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":37
          , "name":"kernel_aLoader.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":38
          , "name":"kernel_aLoader.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":39
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":92
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"128"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":94
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"1024"
                  , "Stall-free":"No"
                  , "Start Cycle":"136"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":41
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":87
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"42"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":42
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"136"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"136"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":44
      , "name":"kernel_xLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":45
          , "name":"kernel_xLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"3"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":46
          , "name":"kernel_xLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":47
          , "name":"kernel_xLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"49"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":48
          , "name":"kernel_xLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"50"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":49
          , "name":"kernel_xLoader.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":50
          , "name":"kernel_xLoader.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":51
          , "name":"kernel_xLoader.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":52
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":125
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"144"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":53
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":126
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"144"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":54
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":127
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"1024"
                  , "Stall-free":"No"
                  , "Start Cycle":"152"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":55
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":120
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"56"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":56
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"152"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"152"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":57
      , "name":"kernel_yLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":58
          , "name":"kernel_yLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":59
          , "name":"kernel_yLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"61"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":60
          , "name":"kernel_yLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":61
          , "name":"kernel_yLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":62
          , "name":"kernel_yLoader.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":63
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":320
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"128"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":64
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":321
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1024"
                  , "Stall-free":"No"
                  , "Start Cycle":"135"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":65
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":317
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"66"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":66
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"135"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"135"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":67
      , "name":"kernel_unloader"
      , "children":
      [
        {
          "type":"bb"
          , "id":68
          , "name":"kernel_unloader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":69
          , "name":"kernel_unloader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"71"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":70
          , "name":"kernel_unloader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":71
          , "name":"kernel_unloader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":72
          , "name":"kernel_unloader.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":73
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":367
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1024"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":74
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":369
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":75
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":365
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"76"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":76
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":43
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"2"
            }
          ]
        }
      ]
    }
    , {
      "type":"channel"
      , "id":28
      , "name":"_Out_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":330
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"1024"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":15
      , "name":"_V_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":137
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"1024"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":11
      , "name":"_aLoader_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":137
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1024 bits"
          , "Depth":"1024"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":13
      , "name":"_xLoader_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":137
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1024 bits"
          , "Depth":"1024"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":26
      , "name":"_yLoader_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":330
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"1024"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":11
      , "to":10
    }
    , {
      "from":13
      , "to":12
    }
    , {
      "from":14
      , "to":15
    }
    , {
      "from":7
      , "to":4
    }
    , {
      "from":7
      , "to":5
    }
    , {
      "from":3
      , "to":5
    }
    , {
      "from":8
      , "to":6
    }
    , {
      "from":5
      , "to":6
    }
    , {
      "from":8
      , "to":7
    }
    , {
      "from":17
      , "to":8
    }
    , {
      "from":17
      , "to":16
    }
    , {
      "from":6
      , "to":16
    }
    , {
      "from":10
      , "to":17
    }
    , {
      "from":12
      , "to":17
    }
    , {
      "from":14
      , "to":17
    }
    , {
      "from":16
      , "to":10
    }
    , {
      "from":16
      , "to":12
    }
    , {
      "from":10
      , "to":14
    }
    , {
      "from":12
      , "to":14
    }
    , {
      "from":15
      , "to":24
    }
    , {
      "from":26
      , "to":25
    }
    , {
      "from":27
      , "to":28
    }
    , {
      "from":22
      , "to":20
    }
    , {
      "from":19
      , "to":20
    }
    , {
      "from":22
      , "to":21
    }
    , {
      "from":30
      , "to":22
    }
    , {
      "from":30
      , "to":29
    }
    , {
      "from":20
      , "to":29
    }
    , {
      "from":24
      , "to":30
    }
    , {
      "from":25
      , "to":30
    }
    , {
      "from":27
      , "to":30
    }
    , {
      "from":29
      , "to":24
    }
    , {
      "from":29
      , "to":25
    }
    , {
      "from":24
      , "to":27
    }
    , {
      "from":25
      , "to":27
    }
    , {
      "from":40
      , "to":11
    }
    , {
      "from":36
      , "to":33
    }
    , {
      "from":36
      , "to":34
    }
    , {
      "from":32
      , "to":34
    }
    , {
      "from":37
      , "to":35
    }
    , {
      "from":34
      , "to":35
    }
    , {
      "from":37
      , "to":36
    }
    , {
      "from":42
      , "to":37
    }
    , {
      "from":42
      , "to":41
    }
    , {
      "from":35
      , "to":41
    }
    , {
      "from":39
      , "to":42
    }
    , {
      "from":40
      , "to":42
    }
    , {
      "from":41
      , "to":39
    }
    , {
      "from":39
      , "to":40
    }
    , {
      "from":43
      , "to":39
    }
    , {
      "from":54
      , "to":13
    }
    , {
      "from":49
      , "to":46
    }
    , {
      "from":49
      , "to":47
    }
    , {
      "from":45
      , "to":47
    }
    , {
      "from":50
      , "to":48
    }
    , {
      "from":47
      , "to":48
    }
    , {
      "from":50
      , "to":49
    }
    , {
      "from":56
      , "to":50
    }
    , {
      "from":56
      , "to":55
    }
    , {
      "from":48
      , "to":55
    }
    , {
      "from":52
      , "to":56
    }
    , {
      "from":53
      , "to":56
    }
    , {
      "from":54
      , "to":56
    }
    , {
      "from":55
      , "to":52
    }
    , {
      "from":55
      , "to":53
    }
    , {
      "from":53
      , "to":54
    }
    , {
      "from":52
      , "to":54
    }
    , {
      "from":43
      , "to":52
    }
    , {
      "from":43
      , "to":53
    }
    , {
      "from":64
      , "to":26
    }
    , {
      "from":61
      , "to":59
    }
    , {
      "from":58
      , "to":59
    }
    , {
      "from":61
      , "to":60
    }
    , {
      "from":66
      , "to":61
    }
    , {
      "from":66
      , "to":65
    }
    , {
      "from":59
      , "to":65
    }
    , {
      "from":63
      , "to":66
    }
    , {
      "from":64
      , "to":66
    }
    , {
      "from":65
      , "to":63
    }
    , {
      "from":63
      , "to":64
    }
    , {
      "from":43
      , "to":63
    }
    , {
      "from":28
      , "to":73
    }
    , {
      "from":71
      , "to":69
    }
    , {
      "from":68
      , "to":69
    }
    , {
      "from":71
      , "to":70
    }
    , {
      "from":76
      , "to":71
    }
    , {
      "from":76
      , "to":75
    }
    , {
      "from":69
      , "to":75
    }
    , {
      "from":73
      , "to":76
    }
    , {
      "from":74
      , "to":76
    }
    , {
      "from":75
      , "to":73
    }
    , {
      "from":73
      , "to":74
    }
    , {
      "from":74
      , "to":43
    }
  ]
}
