# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "+1800-2012ext+sv +1364-2005ext+v -CFLAGS -DMEM_DEPTH=1048576 -CFLAGS -DMEM_PATH=_/home/z23ou/ece320/z23ou-pd5/verif/data/lw.x_ --cc /home/z23ou/ece320/z23ou-pd5/design/code/dmemory.v /home/z23ou/ece320/z23ou-pd5/design/code/imemory.v /home/z23ou/ece320/z23ou-pd5/design/code/pd.v /home/z23ou/ece320/z23ou-pd5/design/code/register_file.v /home/z23ou/ece320/z23ou-pd5/design/code/alu.v /home/z23ou/ece320/z23ou-pd5/design/code/branch_comp.v /home/z23ou/ece320/z23ou-pd5/design/code/control.v /home/z23ou/ece320/z23ou-pd5/design/code/imm_gen.v /home/z23ou/ece320/z23ou-pd5/verif/tests/clockgen.sv /home/z23ou/ece320/z23ou-pd5/design/design_wrapper.v /home/z23ou/ece320/z23ou-pd5/verif/tests/test_pre_check.sv --exe /home/z23ou/ece320/z23ou-pd5/verif/tests/test_pre_check.cpp -I/home/z23ou/ece320/z23ou-pd5/design -I/home/z23ou/ece320/z23ou-pd5/verif/tests -top-module top --Mdir /home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_pre_check +define+MEM_PATH=_/home/z23ou/ece320/z23ou-pd5/verif/data/lw.x_ +define+TEST_VECTOR=_/home/z23ou/ece320/z23ou-pd5/verif/data/test_vector.x_ +define+MEM_DEPTH=1048576 +define+GEN_TRACE=1 +define+TRACE_FILE=_lw.trace_ +define+LINE_COUNT=181 +define+PATTERN_FILE=_/home/z23ou/ece320/z23ou-pd5/verif/data/lw.pattern_ +define+PATTERN_LINE_COUNT=-1 +define+PATTERN_DUMP_FILE=_lw.dump_ +define+PATTERN_DUMP=0 +define+PATTERN_CHECK=0 +define+TIMEOUT=50000"
S      1393 247352840  1700103110   174105096  1700103110   174105096 "/home/z23ou/ece320/z23ou-pd5/design/./signals.h"
S      1434 269203793  1700022776   352464968  1700022776   352464968 "/home/z23ou/ece320/z23ou-pd5/design/code/alu.v"
S       563 269197101  1700022770   860412920  1700022770   856412882 "/home/z23ou/ece320/z23ou-pd5/design/code/branch_comp.v"
S     12169 251731455  1700768987    14644003  1700768987    14644003 "/home/z23ou/ece320/z23ou-pd5/design/code/control.v"
S      1613 247352836  1700022764   744354953  1700022764   744354953 "/home/z23ou/ece320/z23ou-pd5/design/code/dmemory.v"
S      1014 247352837  1700022753   456247959  1700022753   456247959 "/home/z23ou/ece320/z23ou-pd5/design/code/imemory.v"
S      2890 269206612  1700022733   448058281  1700022733   448058281 "/home/z23ou/ece320/z23ou-pd5/design/code/imm_gen.v"
S      4123 247352122  1700104372   461697883  1700104372   461697883 "/home/z23ou/ece320/z23ou-pd5/design/code/pd.v"
S       656 247352838  1700022725   983987511  1700022725   983987511 "/home/z23ou/ece320/z23ou-pd5/design/code/register_file.v"
S       188 247352839  1699930610   160941285  1699930610   160941285 "/home/z23ou/ece320/z23ou-pd5/design/design_wrapper.v"
S      1393 247352840  1700103110   174105096  1700103110   174105096 "/home/z23ou/ece320/z23ou-pd5/design/signals.h"
T      4156 207314141  1700772062   905585052  1700772062   905585052 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_pre_check/Vtop.cpp"
T      2660 207314140  1700772062   905585052  1700772062   905585052 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_pre_check/Vtop.h"
T      2005 207315338  1700772062   925585228  1700772062   925585228 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_pre_check/Vtop.mk"
T       326 207312962  1700772062   905585052  1700772062   905585052 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_pre_check/Vtop__ConstPool_0.cpp"
T       669 207314604  1700772062   901585017  1700772062   901585017 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_pre_check/Vtop__Dpi.cpp"
T       429 207314603  1700772062   901585017  1700772062   901585017 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_pre_check/Vtop__Dpi.h"
T       824 207314504  1700772062   901585017  1700772062   901585017 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_pre_check/Vtop__Syms.cpp"
T       953 207314505  1700772062   901585017  1700772062   901585017 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_pre_check/Vtop__Syms.h"
T    148495 207312964  1700772062   925585228  1700772062   925585228 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_pre_check/Vtop___024root.cpp"
T      7709 207314142  1700772062   905585052  1700772062   905585052 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_pre_check/Vtop___024root.h"
T    140833 207312963  1700772062   917585157  1700772062   917585157 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_pre_check/Vtop___024root__Slow.cpp"
T      1751 209000106  1700772062   925585228  1700772062   925585228 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_pre_check/Vtop__ver.d"
T         0        0  1700772062   929585262  1700772062   929585262 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_pre_check/Vtop__verFiles.dat"
T      1659 207315337  1700772062   925585228  1700772062   925585228 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_pre_check/Vtop_classes.mk"
S      1050 247348730  1699930610   172941396  1699930610   172941396 "/home/z23ou/ece320/z23ou-pd5/verif/tests/clockgen.sv"
S       618 247352853  1699930610   184941507  1699930610   184941507 "/home/z23ou/ece320/z23ou-pd5/verif/tests/test_pre_check.sv"
S  10445528 11536165  1694271775   365264862  1694271775   365264862 "/usr/local/bin/verilator_bin"
