[16:18:43.512] <TB3>     INFO: *** Welcome to pxar ***
[16:18:43.512] <TB3>     INFO: *** Today: 2016/09/21
[16:18:43.519] <TB3>     INFO: *** Version: 47bc-dirty
[16:18:43.519] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C15.dat
[16:18:43.519] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:18:43.519] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//defaultMaskFile.dat
[16:18:43.519] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters_C15.dat
[16:18:43.596] <TB3>     INFO:         clk: 4
[16:18:43.596] <TB3>     INFO:         ctr: 4
[16:18:43.596] <TB3>     INFO:         sda: 19
[16:18:43.596] <TB3>     INFO:         tin: 9
[16:18:43.596] <TB3>     INFO:         level: 15
[16:18:43.596] <TB3>     INFO:         triggerdelay: 0
[16:18:43.596] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:18:43.596] <TB3>     INFO: Log level: DEBUG
[16:18:43.612] <TB3>     INFO: Found DTB DTB_WRE7QJ
[16:18:43.627] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[16:18:43.630] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[16:18:43.632] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[16:18:45.195] <TB3>     INFO: DUT info: 
[16:18:45.195] <TB3>     INFO: The DUT currently contains the following objects:
[16:18:45.195] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:18:45.195] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[16:18:45.195] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[16:18:45.195] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:18:45.195] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:45.195] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:18:45.195] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:18:45.196] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:18:45.197] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:18:45.198] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:18:45.209] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31854592
[16:18:45.209] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1775310
[16:18:45.209] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x16e7770
[16:18:45.209] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f5d84d92010
[16:18:45.209] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f5d8affd510
[16:18:45.209] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31920128 fPxarMemory = 0x7f5d84d92010
[16:18:45.210] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 370.6mA
[16:18:45.211] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 457.4mA
[16:18:45.211] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[16:18:45.212] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:18:45.612] <TB3>     INFO: enter 'restricted' command line mode
[16:18:45.612] <TB3>     INFO: enter test to run
[16:18:45.612] <TB3>     INFO:   test: FPIXTest no parameter change
[16:18:45.612] <TB3>     INFO:   running: fpixtest
[16:18:45.612] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:18:45.616] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:18:45.616] <TB3>     INFO: ######################################################################
[16:18:45.616] <TB3>     INFO: PixTestFPIXTest::doTest()
[16:18:45.616] <TB3>     INFO: ######################################################################
[16:18:45.620] <TB3>     INFO: ######################################################################
[16:18:45.620] <TB3>     INFO: PixTestPretest::doTest()
[16:18:45.620] <TB3>     INFO: ######################################################################
[16:18:45.623] <TB3>     INFO:    ----------------------------------------------------------------------
[16:18:45.623] <TB3>     INFO:    PixTestPretest::programROC() 
[16:18:45.623] <TB3>     INFO:    ----------------------------------------------------------------------
[16:19:03.639] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:19:03.639] <TB3>     INFO: IA differences per ROC:  18.5 18.5 19.3 19.3 17.7 18.5 18.5 17.7 18.5 18.5 19.3 19.3 18.5 18.5 19.3 18.5
[16:19:03.707] <TB3>     INFO:    ----------------------------------------------------------------------
[16:19:03.707] <TB3>     INFO:    PixTestPretest::checkIdig() 
[16:19:03.707] <TB3>     INFO:    ----------------------------------------------------------------------
[16:19:04.960] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[16:19:05.462] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[16:19:05.963] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[16:19:06.465] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[16:19:06.967] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[16:19:07.469] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[16:19:07.970] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[16:19:08.472] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[16:19:08.974] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[16:19:09.475] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[16:19:09.977] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[16:19:10.479] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[16:19:10.980] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[16:19:11.482] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[16:19:11.984] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[16:19:12.486] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[16:19:12.739] <TB3>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 1.6 2.4 2.4 2.4 1.6 2.4 2.4 
[16:19:12.739] <TB3>     INFO: Test took 9035 ms.
[16:19:12.739] <TB3>     INFO: PixTestPretest::checkIdig() done.
[16:19:12.767] <TB3>     INFO:    ----------------------------------------------------------------------
[16:19:12.767] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:19:12.767] <TB3>     INFO:    ----------------------------------------------------------------------
[16:19:12.869] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 66.2812 mA
[16:19:12.970] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.9188 mA
[16:19:13.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  85 Ia 25.3187 mA
[16:19:13.172] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  78 Ia 22.9188 mA
[16:19:13.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  85 Ia 25.3187 mA
[16:19:13.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  78 Ia 22.9188 mA
[16:19:13.474] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  85 Ia 25.3187 mA
[16:19:13.575] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  78 Ia 22.9188 mA
[16:19:13.676] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  85 Ia 25.3187 mA
[16:19:13.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  78 Ia 22.9188 mA
[16:19:13.877] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  85 Ia 25.3187 mA
[16:19:13.978] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  78 Ia 22.9188 mA
[16:19:14.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  85 Ia 25.3187 mA
[16:19:14.181] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.9188 mA
[16:19:14.282] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  85 Ia 25.3187 mA
[16:19:14.382] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  78 Ia 22.9188 mA
[16:19:14.483] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  85 Ia 25.3187 mA
[16:19:14.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  78 Ia 22.9188 mA
[16:19:14.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 25.3187 mA
[16:19:14.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  78 Ia 22.9188 mA
[16:19:14.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  85 Ia 25.3187 mA
[16:19:14.988] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  78 Ia 23.7188 mA
[16:19:15.089] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  80 Ia 23.7188 mA
[16:19:15.190] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  82 Ia 24.5188 mA
[16:19:15.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  80 Ia 24.5188 mA
[16:19:15.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.7188 mA
[16:19:15.492] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  80 Ia 25.3187 mA
[16:19:15.593] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  73 Ia 22.9188 mA
[16:19:15.694] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  80 Ia 25.3187 mA
[16:19:15.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  73 Ia 22.9188 mA
[16:19:15.895] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  80 Ia 24.5188 mA
[16:19:15.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  78 Ia 23.7188 mA
[16:19:16.097] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  80 Ia 25.3187 mA
[16:19:16.198] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  73 Ia 22.9188 mA
[16:19:16.298] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  80 Ia 25.3187 mA
[16:19:16.398] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  73 Ia 22.9188 mA
[16:19:16.499] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  80 Ia 24.5188 mA
[16:19:16.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.7188 mA
[16:19:16.701] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  80 Ia 24.5188 mA
[16:19:16.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  78 Ia 23.7188 mA
[16:19:16.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  80 Ia 24.5188 mA
[16:19:16.003] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  78 Ia 23.7188 mA
[16:19:17.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  80 Ia 24.5188 mA
[16:19:17.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  78 Ia 23.7188 mA
[16:19:17.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  80 Ia 24.5188 mA
[16:19:17.407] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  78 Ia 23.7188 mA
[16:19:17.508] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  80 Ia 24.5188 mA
[16:19:17.609] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  78 Ia 23.7188 mA
[16:19:17.710] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  80 Ia 24.5188 mA
[16:19:17.811] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.9188 mA
[16:19:17.912] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  85 Ia 24.5188 mA
[16:19:18.013] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  83 Ia 24.5188 mA
[16:19:18.113] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  81 Ia 23.7188 mA
[16:19:18.214] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  83 Ia 24.5188 mA
[16:19:18.314] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  81 Ia 23.7188 mA
[16:19:18.415] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  83 Ia 24.5188 mA
[16:19:18.516] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  81 Ia 24.5188 mA
[16:19:18.617] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  79 Ia 22.9188 mA
[16:19:18.718] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  86 Ia 25.3187 mA
[16:19:18.819] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  79 Ia 22.9188 mA
[16:19:18.919] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  86 Ia 25.3187 mA
[16:19:19.020] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.9188 mA
[16:19:19.121] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  85 Ia 25.3187 mA
[16:19:19.221] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  78 Ia 22.9188 mA
[16:19:19.322] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  85 Ia 25.3187 mA
[16:19:19.422] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 22.9188 mA
[16:19:19.523] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  85 Ia 25.3187 mA
[16:19:19.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  78 Ia 22.9188 mA
[16:19:19.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  85 Ia 25.3187 mA
[16:19:19.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  78 Ia 22.9188 mA
[16:19:19.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  85 Ia 25.3187 mA
[16:19:20.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  78 Ia 22.9188 mA
[16:19:20.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  85 Ia 25.3187 mA
[16:19:20.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.9188 mA
[16:19:20.330] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  85 Ia 25.3187 mA
[16:19:20.431] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  78 Ia 22.9188 mA
[16:19:20.532] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  85 Ia 25.3187 mA
[16:19:20.633] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  78 Ia 22.9188 mA
[16:19:20.733] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  85 Ia 25.3187 mA
[16:19:20.834] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  78 Ia 22.9188 mA
[16:19:20.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  85 Ia 25.3187 mA
[16:19:21.035] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  78 Ia 22.9188 mA
[16:19:21.137] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  85 Ia 25.3187 mA
[16:19:21.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  78 Ia 23.7188 mA
[16:19:21.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  80 Ia 23.7188 mA
[16:19:21.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.1188 mA
[16:19:21.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  89 Ia 25.3187 mA
[16:19:21.641] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  82 Ia 23.7188 mA
[16:19:21.742] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  84 Ia 23.7188 mA
[16:19:21.842] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  86 Ia 24.5188 mA
[16:19:21.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  84 Ia 24.5188 mA
[16:19:22.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  82 Ia 22.9188 mA
[16:19:22.146] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  89 Ia 24.5188 mA
[16:19:22.247] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  87 Ia 24.5188 mA
[16:19:22.347] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  85 Ia 24.5188 mA
[16:19:22.448] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  83 Ia 23.7188 mA
[16:19:22.549] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  85 Ia 24.5188 mA
[16:19:22.651] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.9188 mA
[16:19:22.751] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  85 Ia 25.3187 mA
[16:19:22.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  78 Ia 22.9188 mA
[16:19:22.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  85 Ia 25.3187 mA
[16:19:23.054] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  78 Ia 23.7188 mA
[16:19:23.155] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  80 Ia 24.5188 mA
[16:19:23.256] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  78 Ia 22.9188 mA
[16:19:23.357] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  85 Ia 25.3187 mA
[16:19:23.458] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  78 Ia 22.9188 mA
[16:19:23.559] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  85 Ia 25.3187 mA
[16:19:23.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  78 Ia 22.9188 mA
[16:19:23.760] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  85 Ia 25.3187 mA
[16:19:23.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.9188 mA
[16:19:23.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  85 Ia 25.3187 mA
[16:19:24.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  78 Ia 22.9188 mA
[16:19:24.165] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  85 Ia 25.3187 mA
[16:19:24.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 22.9188 mA
[16:19:24.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  85 Ia 24.5188 mA
[16:19:24.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  83 Ia 24.5188 mA
[16:19:24.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  81 Ia 23.7188 mA
[16:19:24.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  83 Ia 24.5188 mA
[16:19:24.770] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  81 Ia 23.7188 mA
[16:19:24.871] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  83 Ia 24.5188 mA
[16:19:24.972] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  81 Ia 23.7188 mA
[16:19:25.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.7188 mA
[16:19:25.174] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  80 Ia 25.3187 mA
[16:19:25.274] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  73 Ia 22.9188 mA
[16:19:25.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  80 Ia 25.3187 mA
[16:19:25.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  73 Ia 22.9188 mA
[16:19:25.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  80 Ia 24.5188 mA
[16:19:25.676] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  78 Ia 23.7188 mA
[16:19:25.777] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  80 Ia 24.5188 mA
[16:19:25.878] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  78 Ia 23.7188 mA
[16:19:25.979] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  80 Ia 25.3187 mA
[16:19:26.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  73 Ia 22.9188 mA
[16:19:26.181] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  80 Ia 24.5188 mA
[16:19:26.283] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.7188 mA
[16:19:26.384] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  80 Ia 25.3187 mA
[16:19:26.485] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  73 Ia 22.9188 mA
[16:19:26.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  80 Ia 25.3187 mA
[16:19:26.687] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  73 Ia 22.9188 mA
[16:19:26.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  80 Ia 25.3187 mA
[16:19:26.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  73 Ia 23.7188 mA
[16:19:26.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  75 Ia 23.7188 mA
[16:19:27.090] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  77 Ia 23.7188 mA
[16:19:27.191] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  79 Ia 24.5188 mA
[16:19:27.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  77 Ia 23.7188 mA
[16:19:27.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  79 Ia 24.5188 mA
[16:19:27.494] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.9188 mA
[16:19:27.594] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  85 Ia 25.3187 mA
[16:19:27.695] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  78 Ia 22.9188 mA
[16:19:27.796] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  85 Ia 25.3187 mA
[16:19:27.897] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  78 Ia 22.9188 mA
[16:19:27.998] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  85 Ia 25.3187 mA
[16:19:28.099] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  78 Ia 22.9188 mA
[16:19:28.200] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  85 Ia 25.3187 mA
[16:19:28.300] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  78 Ia 22.9188 mA
[16:19:28.401] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  85 Ia 25.3187 mA
[16:19:28.501] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  78 Ia 22.9188 mA
[16:19:28.602] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  85 Ia 25.3187 mA
[16:19:28.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.7188 mA
[16:19:28.804] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  80 Ia 24.5188 mA
[16:19:28.905] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  78 Ia 23.7188 mA
[16:19:28.005] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  80 Ia 24.5188 mA
[16:19:29.106] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  78 Ia 23.7188 mA
[16:19:29.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  80 Ia 24.5188 mA
[16:19:29.308] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  78 Ia 23.7188 mA
[16:19:29.408] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  80 Ia 24.5188 mA
[16:19:29.509] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  78 Ia 23.7188 mA
[16:19:29.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  80 Ia 24.5188 mA
[16:19:29.711] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  78 Ia 23.7188 mA
[16:19:29.812] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  80 Ia 24.5188 mA
[16:19:29.913] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.7188 mA
[16:19:30.014] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  80 Ia 24.5188 mA
[16:19:30.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  78 Ia 23.7188 mA
[16:19:30.216] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  80 Ia 24.5188 mA
[16:19:30.316] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  78 Ia 23.7188 mA
[16:19:30.417] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  80 Ia 24.5188 mA
[16:19:30.518] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  78 Ia 23.7188 mA
[16:19:30.619] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  80 Ia 24.5188 mA
[16:19:30.720] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  78 Ia 23.7188 mA
[16:19:30.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  80 Ia 24.5188 mA
[16:19:30.921] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  78 Ia 23.7188 mA
[16:19:31.023] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  80 Ia 24.5188 mA
[16:19:31.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.7188 mA
[16:19:31.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  80 Ia 24.5188 mA
[16:19:31.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  78 Ia 23.7188 mA
[16:19:31.426] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  80 Ia 24.5188 mA
[16:19:31.527] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  78 Ia 22.9188 mA
[16:19:31.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  85 Ia 25.3187 mA
[16:19:31.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  78 Ia 22.9188 mA
[16:19:31.829] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  85 Ia 25.3187 mA
[16:19:31.930] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  78 Ia 23.7188 mA
[16:19:32.030] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  80 Ia 24.5188 mA
[16:19:32.131] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  78 Ia 23.7188 mA
[16:19:32.232] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  80 Ia 24.5188 mA
[16:19:32.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[16:19:32.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  80
[16:19:32.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  80
[16:19:32.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  80
[16:19:32.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  86
[16:19:32.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  85
[16:19:32.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  80
[16:19:32.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  85
[16:19:32.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  85
[16:19:32.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  81
[16:19:32.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  80
[16:19:32.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  79
[16:19:32.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  85
[16:19:32.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  80
[16:19:32.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  80
[16:19:32.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[16:19:34.085] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 392.3 mA = 24.5187 mA/ROC
[16:19:34.085] <TB3>     INFO: i(loss) [mA/ROC]:     20.9  20.1  20.9  20.1  20.9  20.9  20.1  20.1  20.9  20.1  20.9  20.1  20.9  20.1  20.1  19.3
[16:19:34.116] <TB3>     INFO:    ----------------------------------------------------------------------
[16:19:34.116] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[16:19:34.116] <TB3>     INFO:    ----------------------------------------------------------------------
[16:19:34.252] <TB3>     INFO: Expecting 231680 events.
[16:19:42.479] <TB3>     INFO: 231680 events read in total (7510ms).
[16:19:42.635] <TB3>     INFO: Test took 8516ms.
[16:19:42.837] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 105 and Delta(CalDel) = 63
[16:19:42.840] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 96 and Delta(CalDel) = 66
[16:19:42.844] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 106 and Delta(CalDel) = 58
[16:19:42.848] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 102 and Delta(CalDel) = 60
[16:19:42.851] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 95 and Delta(CalDel) = 62
[16:19:42.855] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 97 and Delta(CalDel) = 59
[16:19:42.858] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 90 and Delta(CalDel) = 57
[16:19:42.862] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 62
[16:19:42.865] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 104 and Delta(CalDel) = 59
[16:19:42.868] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 76 and Delta(CalDel) = 60
[16:19:42.873] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 112 and Delta(CalDel) = 60
[16:19:42.877] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 91 and Delta(CalDel) = 62
[16:19:42.880] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 79 and Delta(CalDel) = 63
[16:19:42.884] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 61
[16:19:42.887] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 63
[16:19:42.890] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 72 and Delta(CalDel) = 64
[16:19:42.932] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:19:42.967] <TB3>     INFO:    ----------------------------------------------------------------------
[16:19:42.967] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:19:42.967] <TB3>     INFO:    ----------------------------------------------------------------------
[16:19:43.103] <TB3>     INFO: Expecting 231680 events.
[16:19:51.358] <TB3>     INFO: 231680 events read in total (7540ms).
[16:19:51.363] <TB3>     INFO: Test took 8392ms.
[16:19:51.384] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31.5
[16:19:51.702] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 32.5
[16:19:51.706] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29
[16:19:51.709] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[16:19:51.713] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 31
[16:19:51.716] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[16:19:51.719] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[16:19:51.723] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[16:19:51.727] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 28.5
[16:19:51.730] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[16:19:51.733] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[16:19:51.737] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[16:19:51.740] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31.5
[16:19:51.744] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[16:19:51.747] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[16:19:51.751] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 32
[16:19:51.783] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:19:51.783] <TB3>     INFO: CalDel:      149   145   122   126   122   125   128   139   121   128   131   143   138   127   137   141
[16:19:51.783] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[16:19:51.787] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C0.dat
[16:19:51.787] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C1.dat
[16:19:51.787] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C2.dat
[16:19:51.788] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C3.dat
[16:19:51.788] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C4.dat
[16:19:51.788] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C5.dat
[16:19:51.788] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C6.dat
[16:19:51.788] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C7.dat
[16:19:51.788] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C8.dat
[16:19:51.788] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C9.dat
[16:19:51.788] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C10.dat
[16:19:51.789] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C11.dat
[16:19:51.789] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C12.dat
[16:19:51.789] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C13.dat
[16:19:51.789] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C14.dat
[16:19:51.789] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C15.dat
[16:19:51.789] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:19:51.789] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:19:51.789] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[16:19:51.789] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:19:51.874] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:19:51.874] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:19:51.874] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:19:51.874] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:19:51.877] <TB3>     INFO: ######################################################################
[16:19:51.877] <TB3>     INFO: PixTestTiming::doTest()
[16:19:51.877] <TB3>     INFO: ######################################################################
[16:19:51.877] <TB3>     INFO:    ----------------------------------------------------------------------
[16:19:51.877] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[16:19:51.877] <TB3>     INFO:    ----------------------------------------------------------------------
[16:19:51.877] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:19:54.822] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:19:57.096] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:19:59.369] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:20:01.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:20:03.915] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:20:06.187] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:20:08.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:20:10.734] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:20:17.522] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:20:19.795] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:20:22.069] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:20:24.343] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:20:26.615] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:20:28.889] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:20:31.162] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:20:33.435] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:20:53.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:20:55.487] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:20:57.007] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:20:58.528] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:21:00.047] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:21:01.566] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:21:03.087] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:21:04.606] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:21:16.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:21:18.271] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:21:19.794] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:21:21.315] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:21:22.837] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:21:24.360] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:21:25.882] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:21:27.405] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:21:33.004] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:21:35.524] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:21:37.045] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:21:38.566] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:21:40.087] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:21:41.607] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:21:43.128] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:21:44.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:21:50.029] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:21:52.302] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:21:54.576] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:21:56.848] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:21:59.497] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:22:01.770] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:22:04.044] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:22:06.317] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:22:10.285] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:22:12.559] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:22:14.832] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:22:17.105] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:22:18.812] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:22:21.086] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:22:23.359] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:22:25.632] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:22:28.660] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:22:30.933] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:22:33.206] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:22:35.480] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:22:37.752] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:22:40.026] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:22:42.299] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:22:44.573] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:22:49.740] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:22:52.014] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:22:54.286] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:22:56.560] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:22:58.833] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:23:01.106] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:23:03.379] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:23:05.652] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:23:12.816] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:23:15.089] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:23:17.362] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:23:19.635] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:23:21.908] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:23:24.181] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:23:26.454] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:23:28.728] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:23:54.489] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:23:56.009] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:23:57.528] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:23:59.048] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:24:00.567] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:24:02.087] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:24:03.606] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:24:05.126] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:24:25.410] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:24:29.187] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:24:32.965] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:24:36.742] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:24:40.519] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:24:44.296] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:24:48.073] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:24:51.851] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:25:21.464] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:25:22.984] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:25:24.505] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:25:26.026] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:25:27.546] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:25:29.067] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:25:30.588] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:25:32.110] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:26:00.456] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:26:02.729] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:26:04.002] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:26:07.276] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:26:09.546] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:26:11.819] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:26:14.092] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:26:16.365] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:26:26.723] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:26:28.996] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:26:31.269] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:26:33.542] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:26:35.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:26:38.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:26:40.361] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:26:42.634] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:26:52.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:26:54.323] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:26:56.596] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:26:58.869] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:27:01.142] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:27:03.416] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:27:05.689] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:27:08.346] <TB3>     INFO: TBM Phase Settings: 16
[16:27:08.346] <TB3>     INFO: 400MHz Phase: 4
[16:27:08.346] <TB3>     INFO: 160MHz Phase: 0
[16:27:08.346] <TB3>     INFO: Functional Phase Area: 3
[16:27:08.350] <TB3>     INFO: Test took 436473 ms.
[16:27:08.350] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:27:08.350] <TB3>     INFO:    ----------------------------------------------------------------------
[16:27:08.350] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[16:27:08.350] <TB3>     INFO:    ----------------------------------------------------------------------
[16:27:08.350] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:27:11.747] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:27:15.522] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:27:18.922] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:27:22.134] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:27:25.910] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:27:29.498] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:27:33.273] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:27:34.794] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:27:36.314] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:27:37.834] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:27:39.353] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:27:40.873] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:27:42.392] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:27:43.912] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:27:45.432] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:27:46.952] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:27:48.473] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:27:49.992] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:27:52.265] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:27:54.538] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:27:56.811] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:27:59.085] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:28:01.358] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:28:02.878] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:28:04.398] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:28:05.918] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:28:08.191] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:28:10.465] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:28:12.738] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:28:15.012] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:28:17.285] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:28:18.806] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:28:20.326] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:28:21.845] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:28:24.118] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:28:26.390] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:28:28.667] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:28:30.941] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:28:33.215] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:28:34.735] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:28:36.254] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:28:37.774] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:28:40.048] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:28:42.321] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:28:44.607] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:28:46.881] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:28:49.153] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:28:50.674] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:28:52.193] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:28:53.712] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:28:55.231] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:28:56.751] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:28:58.270] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:28:59.789] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:29:01.309] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:29:02.830] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:29:04.349] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:29:05.869] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:29:07.389] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:29:08.909] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:29:10.430] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:29:11.949] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:29:13.468] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:29:15.372] <TB3>     INFO: ROC Delay Settings: 220
[16:29:15.372] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[16:29:15.372] <TB3>     INFO: ROC Port 0 Delay: 4
[16:29:15.372] <TB3>     INFO: ROC Port 1 Delay: 3
[16:29:15.372] <TB3>     INFO: Functional ROC Area: 4
[16:29:15.374] <TB3>     INFO: Test took 127024 ms.
[16:29:15.375] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[16:29:15.375] <TB3>     INFO:    ----------------------------------------------------------------------
[16:29:15.375] <TB3>     INFO:    PixTestTiming::TimingTest()
[16:29:15.375] <TB3>     INFO:    ----------------------------------------------------------------------
[16:29:16.514] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4068 4068 4068 4069 4068 4068 4068 4069 e062 c000 a101 8040 406b 406b 406b 406b 406b 4069 406b 4069 e062 c000 
[16:29:16.514] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4068 4069 4068 4069 4068 4068 4068 4068 e022 c000 a102 80b1 4069 4069 4069 4069 4069 4068 4069 4069 e022 c000 
[16:29:16.514] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a103 80c0 4068 4068 4068 4068 4069 4069 4069 4068 e022 c000 
[16:29:16.514] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:29:30.566] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:30.566] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:29:44.520] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:44.520] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:29:58.446] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:58.446] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:30:12.493] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:12.493] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:30:26.436] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:26.436] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:30:40.456] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:40.457] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:30:54.366] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:54.366] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:31:08.256] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:08.256] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:31:21.895] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:21.895] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:31:35.770] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:36.152] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:36.165] <TB3>     INFO: Decoding statistics:
[16:31:36.165] <TB3>     INFO:   General information:
[16:31:36.165] <TB3>     INFO: 	 16bit words read:         240000000
[16:31:36.165] <TB3>     INFO: 	 valid events total:       20000000
[16:31:36.165] <TB3>     INFO: 	 empty events:             20000000
[16:31:36.165] <TB3>     INFO: 	 valid events with pixels: 0
[16:31:36.165] <TB3>     INFO: 	 valid pixel hits:         0
[16:31:36.165] <TB3>     INFO:   Event errors: 	           0
[16:31:36.165] <TB3>     INFO: 	 start marker:             0
[16:31:36.165] <TB3>     INFO: 	 stop marker:              0
[16:31:36.165] <TB3>     INFO: 	 overflow:                 0
[16:31:36.165] <TB3>     INFO: 	 invalid 5bit words:       0
[16:31:36.165] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[16:31:36.165] <TB3>     INFO:   TBM errors: 		           0
[16:31:36.165] <TB3>     INFO: 	 flawed TBM headers:       0
[16:31:36.165] <TB3>     INFO: 	 flawed TBM trailers:      0
[16:31:36.165] <TB3>     INFO: 	 event ID mismatches:      0
[16:31:36.165] <TB3>     INFO:   ROC errors: 		           0
[16:31:36.165] <TB3>     INFO: 	 missing ROC header(s):    0
[16:31:36.165] <TB3>     INFO: 	 misplaced readback start: 0
[16:31:36.165] <TB3>     INFO:   Pixel decoding errors:	   0
[16:31:36.165] <TB3>     INFO: 	 pixel data incomplete:    0
[16:31:36.165] <TB3>     INFO: 	 pixel address:            0
[16:31:36.165] <TB3>     INFO: 	 pulse height fill bit:    0
[16:31:36.165] <TB3>     INFO: 	 buffer corruption:        0
[16:31:36.165] <TB3>     INFO:    ----------------------------------------------------------------------
[16:31:36.165] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:31:36.165] <TB3>     INFO:    ----------------------------------------------------------------------
[16:31:36.165] <TB3>     INFO:    ----------------------------------------------------------------------
[16:31:36.165] <TB3>     INFO:    Read back bit status: 1
[16:31:36.165] <TB3>     INFO:    ----------------------------------------------------------------------
[16:31:36.165] <TB3>     INFO:    ----------------------------------------------------------------------
[16:31:36.165] <TB3>     INFO:    Timings are good!
[16:31:36.165] <TB3>     INFO:    ----------------------------------------------------------------------
[16:31:36.165] <TB3>     INFO: Test took 140790 ms.
[16:31:36.165] <TB3>     INFO: PixTestTiming::TimingTest() done.
[16:31:36.165] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:31:36.166] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:31:36.166] <TB3>     INFO: PixTestTiming::doTest took 704292 ms.
[16:31:36.166] <TB3>     INFO: PixTestTiming::doTest() done
[16:31:36.166] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:31:36.166] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[16:31:36.166] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[16:31:36.166] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[16:31:36.166] <TB3>     INFO: Write out ROCDelayScan3_V0
[16:31:36.167] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[16:31:36.167] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:31:36.519] <TB3>     INFO: ######################################################################
[16:31:36.519] <TB3>     INFO: PixTestAlive::doTest()
[16:31:36.519] <TB3>     INFO: ######################################################################
[16:31:36.522] <TB3>     INFO:    ----------------------------------------------------------------------
[16:31:36.522] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:31:36.522] <TB3>     INFO:    ----------------------------------------------------------------------
[16:31:36.523] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:31:36.867] <TB3>     INFO: Expecting 41600 events.
[16:31:40.932] <TB3>     INFO: 41600 events read in total (3350ms).
[16:31:40.932] <TB3>     INFO: Test took 4410ms.
[16:31:40.941] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:40.941] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:31:40.941] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:31:41.314] <TB3>     INFO: PixTestAlive::aliveTest() done
[16:31:41.314] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    1    0    0    1    0    0    0    0    0    0    0    0    0
[16:31:41.314] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    1    0    0    1    0    0    0    0    0    0    0    0    0
[16:31:41.317] <TB3>     INFO:    ----------------------------------------------------------------------
[16:31:41.317] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:31:41.317] <TB3>     INFO:    ----------------------------------------------------------------------
[16:31:41.318] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:31:41.666] <TB3>     INFO: Expecting 41600 events.
[16:31:44.620] <TB3>     INFO: 41600 events read in total (2240ms).
[16:31:44.621] <TB3>     INFO: Test took 3303ms.
[16:31:44.621] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:44.621] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:31:44.621] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:31:44.621] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:31:45.024] <TB3>     INFO: PixTestAlive::maskTest() done
[16:31:45.024] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:31:45.027] <TB3>     INFO:    ----------------------------------------------------------------------
[16:31:45.027] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:31:45.027] <TB3>     INFO:    ----------------------------------------------------------------------
[16:31:45.029] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:31:45.379] <TB3>     INFO: Expecting 41600 events.
[16:31:49.430] <TB3>     INFO: 41600 events read in total (3336ms).
[16:31:49.431] <TB3>     INFO: Test took 4402ms.
[16:31:49.438] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:49.438] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:31:49.438] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:31:49.814] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[16:31:49.814] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:31:49.814] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:31:49.814] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[16:31:49.823] <TB3>     INFO: ######################################################################
[16:31:49.823] <TB3>     INFO: PixTestTrim::doTest()
[16:31:49.823] <TB3>     INFO: ######################################################################
[16:31:49.826] <TB3>     INFO:    ----------------------------------------------------------------------
[16:31:49.826] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:31:49.826] <TB3>     INFO:    ----------------------------------------------------------------------
[16:31:49.905] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:31:49.906] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:31:49.918] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:31:49.918] <TB3>     INFO:     run 1 of 1
[16:31:49.919] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:31:50.267] <TB3>     INFO: Expecting 5025280 events.
[16:32:35.492] <TB3>     INFO: 1422632 events read in total (44510ms).
[16:33:19.835] <TB3>     INFO: 2829960 events read in total (88853ms).
[16:34:02.002] <TB3>     INFO: 4245720 events read in total (132021ms).
[16:34:27.562] <TB3>     INFO: 5025280 events read in total (156580ms).
[16:34:27.600] <TB3>     INFO: Test took 157681ms.
[16:34:27.659] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:34:27.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:34:29.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:34:30.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:34:32.100] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:34:33.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:34:35.013] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:34:36.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:34:37.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:34:39.202] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:34:40.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:34:42.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:34:43.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:34:44.899] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:34:46.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:34:47.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:34:49.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:34:50.487] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238907392
[16:34:50.491] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.933 minThrLimit = 101.922 minThrNLimit = 126.597 -> result = 101.933 -> 101
[16:34:50.491] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5914 minThrLimit = 87.5513 minThrNLimit = 107.459 -> result = 87.5914 -> 87
[16:34:50.492] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.155 minThrLimit = 107 minThrNLimit = 135.637 -> result = 107.155 -> 107
[16:34:50.492] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.604 minThrLimit = 105.546 minThrNLimit = 130.514 -> result = 105.604 -> 105
[16:34:50.493] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.467 minThrLimit = 106.36 minThrNLimit = 130.581 -> result = 106.467 -> 106
[16:34:50.493] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3596 minThrLimit = 91.273 minThrNLimit = 112.102 -> result = 91.3596 -> 91
[16:34:50.495] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1949 minThrLimit = 94.1773 minThrNLimit = 115.285 -> result = 94.1949 -> 94
[16:34:50.495] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7403 minThrLimit = 97.7212 minThrNLimit = 117.301 -> result = 97.7403 -> 97
[16:34:50.496] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7496 minThrLimit = 95.7444 minThrNLimit = 121.059 -> result = 95.7496 -> 95
[16:34:50.496] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2556 minThrLimit = 88.2265 minThrNLimit = 109.428 -> result = 88.2556 -> 88
[16:34:50.497] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6038 minThrLimit = 96.5771 minThrNLimit = 121.156 -> result = 96.6038 -> 96
[16:34:50.497] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6992 minThrLimit = 94.6856 minThrNLimit = 117.517 -> result = 94.6992 -> 94
[16:34:50.497] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.0838 minThrLimit = 88.0251 minThrNLimit = 105.622 -> result = 88.0838 -> 88
[16:34:50.498] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3957 minThrLimit = 91.2076 minThrNLimit = 110.919 -> result = 91.3957 -> 91
[16:34:50.498] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.393 minThrLimit = 100.358 minThrNLimit = 122.222 -> result = 100.393 -> 100
[16:34:50.498] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6821 minThrLimit = 90.6497 minThrNLimit = 109.852 -> result = 90.6821 -> 90
[16:34:50.499] <TB3>     INFO: ROC 0 VthrComp = 101
[16:34:50.499] <TB3>     INFO: ROC 1 VthrComp = 87
[16:34:50.499] <TB3>     INFO: ROC 2 VthrComp = 107
[16:34:50.499] <TB3>     INFO: ROC 3 VthrComp = 105
[16:34:50.499] <TB3>     INFO: ROC 4 VthrComp = 106
[16:34:50.499] <TB3>     INFO: ROC 5 VthrComp = 91
[16:34:50.499] <TB3>     INFO: ROC 6 VthrComp = 94
[16:34:50.499] <TB3>     INFO: ROC 7 VthrComp = 97
[16:34:50.499] <TB3>     INFO: ROC 8 VthrComp = 95
[16:34:50.499] <TB3>     INFO: ROC 9 VthrComp = 88
[16:34:50.500] <TB3>     INFO: ROC 10 VthrComp = 96
[16:34:50.500] <TB3>     INFO: ROC 11 VthrComp = 94
[16:34:50.500] <TB3>     INFO: ROC 12 VthrComp = 88
[16:34:50.500] <TB3>     INFO: ROC 13 VthrComp = 91
[16:34:50.501] <TB3>     INFO: ROC 14 VthrComp = 100
[16:34:50.501] <TB3>     INFO: ROC 15 VthrComp = 90
[16:34:50.501] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:34:50.501] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:34:50.512] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:34:50.512] <TB3>     INFO:     run 1 of 1
[16:34:50.512] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:34:50.874] <TB3>     INFO: Expecting 5025280 events.
[16:35:25.929] <TB3>     INFO: 887864 events read in total (34340ms).
[16:36:01.313] <TB3>     INFO: 1774800 events read in total (69724ms).
[16:36:34.965] <TB3>     INFO: 2660920 events read in total (103377ms).
[16:37:09.882] <TB3>     INFO: 3537688 events read in total (138293ms).
[16:37:44.817] <TB3>     INFO: 4410312 events read in total (173228ms).
[16:38:09.597] <TB3>     INFO: 5025280 events read in total (198008ms).
[16:38:09.668] <TB3>     INFO: Test took 199155ms.
[16:38:09.849] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:38:10.202] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:38:11.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:38:13.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:38:15.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:38:16.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:38:18.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:38:20.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:38:21.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:38:23.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:38:25.265] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:38:26.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:38:28.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:38:30.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:38:31.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:38:33.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:38:35.186] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:38:36.853] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312180736
[16:38:36.856] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.6171 for pixel 24/2 mean/min/max = 45.7402/32.7157/58.7648
[16:38:36.857] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.0107 for pixel 16/2 mean/min/max = 44.737/32.4516/57.0223
[16:38:36.857] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 64.2419 for pixel 0/19 mean/min/max = 48.8841/33.4924/64.2757
[16:38:36.857] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.0394 for pixel 9/79 mean/min/max = 47.2829/34.2846/60.2813
[16:38:36.858] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.7557 for pixel 25/0 mean/min/max = 46.3589/34.9086/57.8093
[16:38:36.858] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.9635 for pixel 20/13 mean/min/max = 46.1346/33.2691/59.0001
[16:38:36.858] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.5578 for pixel 0/4 mean/min/max = 44.9281/33.0474/56.8087
[16:38:36.859] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.6611 for pixel 15/6 mean/min/max = 45.0385/32.2779/57.7992
[16:38:36.859] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.0195 for pixel 9/0 mean/min/max = 45.3382/32.2927/58.3837
[16:38:36.859] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.3702 for pixel 12/79 mean/min/max = 45.7203/34.0302/57.4104
[16:38:36.860] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.4719 for pixel 11/0 mean/min/max = 45.0712/32.6086/57.5338
[16:38:36.860] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.3923 for pixel 1/76 mean/min/max = 44.8773/33.3577/56.3968
[16:38:36.860] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.2985 for pixel 19/23 mean/min/max = 46.4927/34.4023/58.5831
[16:38:36.861] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.7184 for pixel 22/3 mean/min/max = 45.6701/33.6187/57.7214
[16:38:36.861] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.447 for pixel 18/26 mean/min/max = 45.595/31.5647/59.6253
[16:38:36.861] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.2201 for pixel 0/70 mean/min/max = 46.2109/34.1291/58.2926
[16:38:36.861] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:36.993] <TB3>     INFO: Expecting 411648 events.
[16:38:44.644] <TB3>     INFO: 411648 events read in total (6932ms).
[16:38:44.650] <TB3>     INFO: Expecting 411648 events.
[16:38:52.198] <TB3>     INFO: 411648 events read in total (6885ms).
[16:38:52.206] <TB3>     INFO: Expecting 411648 events.
[16:38:59.763] <TB3>     INFO: 411648 events read in total (6894ms).
[16:38:59.774] <TB3>     INFO: Expecting 411648 events.
[16:39:07.378] <TB3>     INFO: 411648 events read in total (6945ms).
[16:39:07.390] <TB3>     INFO: Expecting 411648 events.
[16:39:14.916] <TB3>     INFO: 411648 events read in total (6866ms).
[16:39:14.931] <TB3>     INFO: Expecting 411648 events.
[16:39:22.499] <TB3>     INFO: 411648 events read in total (6907ms).
[16:39:22.517] <TB3>     INFO: Expecting 411648 events.
[16:39:30.022] <TB3>     INFO: 411648 events read in total (6851ms).
[16:39:30.041] <TB3>     INFO: Expecting 411648 events.
[16:39:37.608] <TB3>     INFO: 411648 events read in total (6907ms).
[16:39:37.630] <TB3>     INFO: Expecting 411648 events.
[16:39:45.175] <TB3>     INFO: 411648 events read in total (6891ms).
[16:39:45.201] <TB3>     INFO: Expecting 411648 events.
[16:39:52.691] <TB3>     INFO: 411648 events read in total (6847ms).
[16:39:52.717] <TB3>     INFO: Expecting 411648 events.
[16:40:00.103] <TB3>     INFO: 411648 events read in total (6738ms).
[16:40:00.137] <TB3>     INFO: Expecting 411648 events.
[16:40:07.679] <TB3>     INFO: 411648 events read in total (6901ms).
[16:40:07.713] <TB3>     INFO: Expecting 411648 events.
[16:40:15.073] <TB3>     INFO: 411648 events read in total (6717ms).
[16:40:15.107] <TB3>     INFO: Expecting 411648 events.
[16:40:22.508] <TB3>     INFO: 411648 events read in total (6760ms).
[16:40:22.542] <TB3>     INFO: Expecting 411648 events.
[16:40:30.078] <TB3>     INFO: 411648 events read in total (6896ms).
[16:40:30.120] <TB3>     INFO: Expecting 411648 events.
[16:40:37.627] <TB3>     INFO: 411648 events read in total (6874ms).
[16:40:37.669] <TB3>     INFO: Test took 120808ms.
[16:40:38.178] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3929 < 35 for itrim = 111; old thr = 33.6072 ... break
[16:40:38.210] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3832 < 35 for itrim = 100; old thr = 33.7678 ... break
[16:40:38.241] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.388 < 35 for itrim+1 = 121; old thr = 34.9628 ... break
[16:40:38.268] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0834 < 35 for itrim = 106; old thr = 33.7584 ... break
[16:40:38.304] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8554 < 35 for itrim+1 = 94; old thr = 34.4897 ... break
[16:40:38.339] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2341 < 35 for itrim = 107; old thr = 33.6803 ... break
[16:40:38.365] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.064 < 35 for itrim = 81; old thr = 34.3743 ... break
[16:40:38.399] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3834 < 35 for itrim = 101; old thr = 34.1439 ... break
[16:40:38.437] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4934 < 35 for itrim+1 = 98; old thr = 34.903 ... break
[16:40:38.470] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5174 < 35 for itrim = 90; old thr = 33.2375 ... break
[16:40:38.506] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2472 < 35 for itrim = 93; old thr = 33.5446 ... break
[16:40:38.537] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3878 < 35 for itrim = 92; old thr = 34.4046 ... break
[16:40:38.572] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1032 < 35 for itrim+1 = 103; old thr = 34.9934 ... break
[16:40:38.604] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0201 < 35 for itrim = 95; old thr = 33.7649 ... break
[16:40:38.635] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1474 < 35 for itrim = 104; old thr = 33.8357 ... break
[16:40:38.659] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2176 < 35 for itrim = 91; old thr = 34.6498 ... break
[16:40:38.738] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:40:38.749] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:40:38.749] <TB3>     INFO:     run 1 of 1
[16:40:38.749] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:40:39.098] <TB3>     INFO: Expecting 5025280 events.
[16:41:13.684] <TB3>     INFO: 870856 events read in total (33871ms).
[16:41:48.490] <TB3>     INFO: 1740808 events read in total (68677ms).
[16:42:23.296] <TB3>     INFO: 2610984 events read in total (103483ms).
[16:42:57.365] <TB3>     INFO: 3470536 events read in total (137552ms).
[16:43:32.380] <TB3>     INFO: 4326264 events read in total (172567ms).
[16:44:01.018] <TB3>     INFO: 5025280 events read in total (201205ms).
[16:44:01.096] <TB3>     INFO: Test took 202347ms.
[16:44:01.289] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:01.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:44:03.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:44:04.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:44:06.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:44:08.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:44:09.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:44:11.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:44:12.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:44:14.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:44:16.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:44:17.591] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:44:19.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:44:20.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:44:22.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:44:23.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:44:25.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:44:27.021] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276697088
[16:44:27.023] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 4.500000 .. 255.000000
[16:44:27.098] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 255 (-1/-1) hits flags = 528 (plus default)
[16:44:27.108] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:44:27.108] <TB3>     INFO:     run 1 of 1
[16:44:27.108] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:44:27.451] <TB3>     INFO: Expecting 8386560 events.
[16:45:01.204] <TB3>     INFO: 819992 events read in total (33039ms).
[16:45:34.796] <TB3>     INFO: 1640472 events read in total (66631ms).
[16:46:09.199] <TB3>     INFO: 2460976 events read in total (101034ms).
[16:46:43.197] <TB3>     INFO: 3281360 events read in total (135032ms).
[16:47:16.636] <TB3>     INFO: 4102024 events read in total (168471ms).
[16:47:50.706] <TB3>     INFO: 4922480 events read in total (202541ms).
[16:48:23.939] <TB3>     INFO: 5741624 events read in total (235774ms).
[16:48:57.801] <TB3>     INFO: 6559952 events read in total (269636ms).
[16:49:32.016] <TB3>     INFO: 7377712 events read in total (303851ms).
[16:50:05.911] <TB3>     INFO: 8195720 events read in total (337746ms).
[16:50:14.222] <TB3>     INFO: 8386560 events read in total (346058ms).
[16:50:14.328] <TB3>     INFO: Test took 347221ms.
[16:50:14.654] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:50:15.318] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:50:17.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:50:19.013] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:50:20.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:50:22.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:50:24.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:50:26.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:50:28.383] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:50:30.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:50:32.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:50:34.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:50:36.030] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:50:37.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:50:39.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:50:41.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:50:43.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:50:45.654] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276713472
[16:50:45.735] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.317544 .. 45.129730
[16:50:45.811] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:50:45.821] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:50:45.821] <TB3>     INFO:     run 1 of 1
[16:50:45.821] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:50:46.167] <TB3>     INFO: Expecting 1697280 events.
[16:51:25.681] <TB3>     INFO: 1165976 events read in total (38799ms).
[16:51:44.418] <TB3>     INFO: 1697280 events read in total (57537ms).
[16:51:44.434] <TB3>     INFO: Test took 58613ms.
[16:51:44.469] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:51:44.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:51:45.551] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:51:46.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:51:47.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:51:48.553] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:51:49.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:51:50.576] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:51:51.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:51:52.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:51:53.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:51:54.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:51:55.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:51:56.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:51:57.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:51:58.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:51:59.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:52:00.659] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300388352
[16:52:00.742] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.037786 .. 41.670223
[16:52:00.816] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 51 (-1/-1) hits flags = 528 (plus default)
[16:52:00.826] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:52:00.826] <TB3>     INFO:     run 1 of 1
[16:52:00.826] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:52:01.169] <TB3>     INFO: Expecting 1431040 events.
[16:52:41.462] <TB3>     INFO: 1187888 events read in total (39578ms).
[16:52:50.285] <TB3>     INFO: 1431040 events read in total (48401ms).
[16:52:50.295] <TB3>     INFO: Test took 49468ms.
[16:52:50.323] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:52:50.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:52:51.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:52:52.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:52:53.198] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:52:54.134] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:52:55.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:52:55.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:52:56.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:52:57.875] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:52:58.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:52:59.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:53:00.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:53:01.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:53:02.554] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:53:03.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:53:04.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:53:05.355] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300388352
[16:53:05.436] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.705535 .. 41.670223
[16:53:05.514] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[16:53:05.524] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:53:05.524] <TB3>     INFO:     run 1 of 1
[16:53:05.524] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:53:05.869] <TB3>     INFO: Expecting 1331200 events.
[16:53:47.470] <TB3>     INFO: 1160928 events read in total (40886ms).
[16:53:53.887] <TB3>     INFO: 1331200 events read in total (47303ms).
[16:53:53.897] <TB3>     INFO: Test took 48373ms.
[16:53:53.924] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:53:53.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:53:54.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:53:55.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:53:56.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:53:57.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:53:58.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:53:59.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:54:00.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:54:01.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:54:02.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:54:03.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:54:04.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:54:05.086] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:54:06.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:54:06.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:54:07.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:54:08.792] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302993408
[16:54:08.880] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:54:08.880] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:54:08.890] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:54:08.890] <TB3>     INFO:     run 1 of 1
[16:54:08.890] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:54:09.240] <TB3>     INFO: Expecting 1364480 events.
[16:54:48.831] <TB3>     INFO: 1075944 events read in total (38876ms).
[16:55:00.037] <TB3>     INFO: 1364480 events read in total (50082ms).
[16:55:00.058] <TB3>     INFO: Test took 51168ms.
[16:55:00.095] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:55:00.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:55:01.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:55:02.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:55:03.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:55:04.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:55:05.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:55:06.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:55:07.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:55:07.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:55:08.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:55:09.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:55:10.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:55:11.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:55:12.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:55:13.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:55:14.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:55:15.820] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 328577024
[16:55:15.864] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C0.dat
[16:55:15.864] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C1.dat
[16:55:15.864] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C2.dat
[16:55:15.864] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C3.dat
[16:55:15.864] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C4.dat
[16:55:15.865] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C5.dat
[16:55:15.865] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C6.dat
[16:55:15.865] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C7.dat
[16:55:15.865] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C8.dat
[16:55:15.865] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C9.dat
[16:55:15.865] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C10.dat
[16:55:15.865] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C11.dat
[16:55:15.865] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C12.dat
[16:55:15.865] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C13.dat
[16:55:15.865] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C14.dat
[16:55:15.865] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C15.dat
[16:55:15.866] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C0.dat
[16:55:15.873] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C1.dat
[16:55:15.880] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C2.dat
[16:55:15.887] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C3.dat
[16:55:15.893] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C4.dat
[16:55:15.900] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C5.dat
[16:55:15.907] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C6.dat
[16:55:15.914] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C7.dat
[16:55:15.920] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C8.dat
[16:55:15.927] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C9.dat
[16:55:15.934] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C10.dat
[16:55:15.941] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C11.dat
[16:55:15.948] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C12.dat
[16:55:15.955] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C13.dat
[16:55:15.961] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C14.dat
[16:55:15.968] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C15.dat
[16:55:15.975] <TB3>     INFO: PixTestTrim::trimTest() done
[16:55:15.975] <TB3>     INFO: vtrim:     111 100 121 106  94 107  81 101  98  90  93  92 103  95 104  91 
[16:55:15.975] <TB3>     INFO: vthrcomp:  101  87 107 105 106  91  94  97  95  88  96  94  88  91 100  90 
[16:55:15.975] <TB3>     INFO: vcal mean:  35.07  34.98  35.01  34.90  35.00  34.98  34.96  34.96  34.97  34.99  34.99  34.98  35.03  35.00  35.00  35.02 
[16:55:15.975] <TB3>     INFO: vcal RMS:    0.83   0.85   0.87   1.01   0.83   0.85   0.98   0.86   0.85   0.79   0.83   0.81   1.01   0.82   0.87   0.85 
[16:55:15.975] <TB3>     INFO: bits mean:   9.64  10.19   8.43   8.82   8.76   9.60   9.43   9.58   9.59   8.92   9.67   9.56   8.92   9.41  10.01   9.07 
[16:55:15.975] <TB3>     INFO: bits RMS:    2.58   2.40   2.71   2.59   2.60   2.48   2.69   2.69   2.70   2.70   2.65   2.53   2.64   2.52   2.52   2.58 
[16:55:15.985] <TB3>     INFO:    ----------------------------------------------------------------------
[16:55:15.986] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:55:15.986] <TB3>     INFO:    ----------------------------------------------------------------------
[16:55:15.989] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:55:15.989] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:55:15.999] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:55:15.999] <TB3>     INFO:     run 1 of 1
[16:55:15.999] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:55:16.349] <TB3>     INFO: Expecting 4160000 events.
[16:56:01.632] <TB3>     INFO: 1156710 events read in total (44567ms).
[16:56:47.321] <TB3>     INFO: 2302710 events read in total (90256ms).
[16:57:33.117] <TB3>     INFO: 3435860 events read in total (136052ms).
[16:58:03.908] <TB3>     INFO: 4160000 events read in total (166843ms).
[16:58:03.968] <TB3>     INFO: Test took 167969ms.
[16:58:04.091] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:58:04.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:58:06.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:58:08.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:58:10.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:58:11.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:58:13.708] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:58:15.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:58:17.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:58:19.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:58:21.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:58:23.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:58:24.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:58:26.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:58:28.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:58:30.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:58:32.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:58:34.426] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320311296
[16:58:34.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:58:34.502] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:58:34.502] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 180 (-1/-1) hits flags = 528 (plus default)
[16:58:34.512] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:58:34.512] <TB3>     INFO:     run 1 of 1
[16:58:34.512] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:58:34.855] <TB3>     INFO: Expecting 3764800 events.
[16:59:21.712] <TB3>     INFO: 1168940 events read in total (46142ms).
[17:00:07.527] <TB3>     INFO: 2324675 events read in total (91957ms).
[17:00:53.820] <TB3>     INFO: 3469410 events read in total (138250ms).
[17:01:05.893] <TB3>     INFO: 3764800 events read in total (150323ms).
[17:01:05.950] <TB3>     INFO: Test took 151438ms.
[17:01:06.059] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:01:06.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:01:08.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:01:09.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:01:11.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:01:13.644] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:01:15.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:01:17.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:01:19.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:01:21.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:01:22.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:01:24.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:01:26.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:01:28.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:01:30.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:01:32.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:01:33.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:01:35.741] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320311296
[17:01:35.742] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[17:01:35.815] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[17:01:35.815] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[17:01:35.825] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:01:35.825] <TB3>     INFO:     run 1 of 1
[17:01:35.825] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:01:36.171] <TB3>     INFO: Expecting 3473600 events.
[17:02:24.371] <TB3>     INFO: 1222990 events read in total (47484ms).
[17:03:13.794] <TB3>     INFO: 2427125 events read in total (96907ms).
[17:03:55.043] <TB3>     INFO: 3473600 events read in total (138157ms).
[17:03:55.090] <TB3>     INFO: Test took 139265ms.
[17:03:55.177] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:03:55.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:03:56.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:03:58.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:04:00.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:04:01.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:04:03.607] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:04:05.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:04:06.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:04:08.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:04:10.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:04:11.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:04:13.644] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:04:15.321] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:04:16.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:04:18.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:04:20.315] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:04:21.987] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 342556672
[17:04:21.988] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[17:04:22.063] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[17:04:22.063] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[17:04:22.073] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:04:22.073] <TB3>     INFO:     run 1 of 1
[17:04:22.073] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:04:22.417] <TB3>     INFO: Expecting 3515200 events.
[17:05:09.986] <TB3>     INFO: 1213020 events read in total (46854ms).
[17:05:56.621] <TB3>     INFO: 2408145 events read in total (93489ms).
[17:06:40.307] <TB3>     INFO: 3515200 events read in total (137175ms).
[17:06:40.347] <TB3>     INFO: Test took 138274ms.
[17:06:40.433] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:06:40.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:06:42.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:06:43.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:06:45.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:06:47.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:06:48.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:06:50.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:06:52.324] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:06:53.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:06:55.696] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:06:57.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:06:59.096] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:07:00.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:07:02.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:07:04.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:07:05.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:07:07.526] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320311296
[17:07:07.527] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[17:07:07.602] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[17:07:07.602] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[17:07:07.612] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:07:07.612] <TB3>     INFO:     run 1 of 1
[17:07:07.612] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:07:07.954] <TB3>     INFO: Expecting 3473600 events.
[17:07:56.210] <TB3>     INFO: 1220690 events read in total (47541ms).
[17:08:42.866] <TB3>     INFO: 2422770 events read in total (94197ms).
[17:09:24.453] <TB3>     INFO: 3473600 events read in total (135784ms).
[17:09:24.494] <TB3>     INFO: Test took 136882ms.
[17:09:24.577] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:09:24.748] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:09:26.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:09:28.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:09:29.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:09:31.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:09:33.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:09:34.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:09:36.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:09:38.383] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:09:40.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:09:41.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:09:43.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:09:45.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:09:47.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:09:48.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:09:50.598] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:09:52.353] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361467904
[17:09:52.354] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.071, thr difference RMS: 1.51868
[17:09:52.354] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.08284, thr difference RMS: 1.49476
[17:09:52.355] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.926, thr difference RMS: 1.58335
[17:09:52.355] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 11.112, thr difference RMS: 1.2458
[17:09:52.355] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 11.1074, thr difference RMS: 1.21206
[17:09:52.355] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.66135, thr difference RMS: 1.59853
[17:09:52.355] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.69588, thr difference RMS: 1.65094
[17:09:52.356] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.59721, thr difference RMS: 1.6033
[17:09:52.356] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.61613, thr difference RMS: 1.64806
[17:09:52.356] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.64658, thr difference RMS: 1.59803
[17:09:52.356] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.84071, thr difference RMS: 1.67789
[17:09:52.356] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.38239, thr difference RMS: 1.57732
[17:09:52.357] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.80519, thr difference RMS: 1.65008
[17:09:52.357] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.07044, thr difference RMS: 1.59267
[17:09:52.357] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.6378, thr difference RMS: 1.46693
[17:09:52.357] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.24796, thr difference RMS: 1.66971
[17:09:52.357] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.1366, thr difference RMS: 1.53996
[17:09:52.358] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.20637, thr difference RMS: 1.55208
[17:09:52.358] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.9481, thr difference RMS: 1.55281
[17:09:52.358] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 11.2142, thr difference RMS: 1.22008
[17:09:52.358] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 11.276, thr difference RMS: 1.21282
[17:09:52.358] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.81794, thr difference RMS: 1.60802
[17:09:52.359] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.89057, thr difference RMS: 1.66368
[17:09:52.359] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.5583, thr difference RMS: 1.61198
[17:09:52.359] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.8117, thr difference RMS: 1.65136
[17:09:52.359] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.73158, thr difference RMS: 1.59552
[17:09:52.359] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.00606, thr difference RMS: 1.66353
[17:09:52.359] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.55024, thr difference RMS: 1.56029
[17:09:52.360] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.77102, thr difference RMS: 1.67674
[17:09:52.360] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.9893, thr difference RMS: 1.59896
[17:09:52.360] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.747, thr difference RMS: 1.47029
[17:09:52.360] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.305, thr difference RMS: 1.66037
[17:09:52.360] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.1765, thr difference RMS: 1.55793
[17:09:52.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.44484, thr difference RMS: 1.66325
[17:09:52.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.9934, thr difference RMS: 1.53345
[17:09:52.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 11.424, thr difference RMS: 1.21003
[17:09:52.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 11.608, thr difference RMS: 1.19293
[17:09:52.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.0365, thr difference RMS: 1.59956
[17:09:52.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.11, thr difference RMS: 1.62934
[17:09:52.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.6012, thr difference RMS: 1.60427
[17:09:52.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.01725, thr difference RMS: 1.63784
[17:09:52.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.91547, thr difference RMS: 1.61616
[17:09:52.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.22856, thr difference RMS: 1.65411
[17:09:52.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.76331, thr difference RMS: 1.56204
[17:09:52.363] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.81498, thr difference RMS: 1.67074
[17:09:52.363] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.067, thr difference RMS: 1.58886
[17:09:52.363] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 11.0103, thr difference RMS: 1.48548
[17:09:52.363] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.54446, thr difference RMS: 1.64196
[17:09:52.363] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.1988, thr difference RMS: 1.53393
[17:09:52.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.50973, thr difference RMS: 1.72306
[17:09:52.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.0197, thr difference RMS: 1.54306
[17:09:52.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 11.4543, thr difference RMS: 1.20764
[17:09:52.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 11.7519, thr difference RMS: 1.20182
[17:09:52.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.16751, thr difference RMS: 1.58166
[17:09:52.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.3079, thr difference RMS: 1.61516
[17:09:52.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.55339, thr difference RMS: 1.60892
[17:09:52.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.22504, thr difference RMS: 1.61958
[17:09:52.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.17505, thr difference RMS: 1.58074
[17:09:52.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.48786, thr difference RMS: 1.64971
[17:09:52.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.8866, thr difference RMS: 1.56765
[17:09:52.366] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.87864, thr difference RMS: 1.67536
[17:09:52.366] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.07557, thr difference RMS: 1.58578
[17:09:52.366] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 11.1469, thr difference RMS: 1.4827
[17:09:52.366] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.72709, thr difference RMS: 1.64419
[17:09:52.471] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[17:09:52.474] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2282 seconds
[17:09:52.474] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[17:09:53.182] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[17:09:53.182] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[17:09:53.185] <TB3>     INFO: ######################################################################
[17:09:53.185] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[17:09:53.185] <TB3>     INFO: ######################################################################
[17:09:53.185] <TB3>     INFO:    ----------------------------------------------------------------------
[17:09:53.185] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[17:09:53.185] <TB3>     INFO:    ----------------------------------------------------------------------
[17:09:53.185] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[17:09:53.196] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[17:09:53.196] <TB3>     INFO:     run 1 of 1
[17:09:53.196] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:09:53.540] <TB3>     INFO: Expecting 59072000 events.
[17:10:22.680] <TB3>     INFO: 1072800 events read in total (28425ms).
[17:10:51.046] <TB3>     INFO: 2141200 events read in total (56791ms).
[17:11:19.055] <TB3>     INFO: 3211200 events read in total (84800ms).
[17:11:47.507] <TB3>     INFO: 4282400 events read in total (113252ms).
[17:12:15.964] <TB3>     INFO: 5350800 events read in total (141709ms).
[17:12:44.342] <TB3>     INFO: 6419600 events read in total (170087ms).
[17:13:12.794] <TB3>     INFO: 7491400 events read in total (198539ms).
[17:13:41.111] <TB3>     INFO: 8560200 events read in total (226856ms).
[17:14:09.594] <TB3>     INFO: 9629000 events read in total (255339ms).
[17:14:38.165] <TB3>     INFO: 10701200 events read in total (283910ms).
[17:15:06.620] <TB3>     INFO: 11770400 events read in total (312365ms).
[17:15:35.057] <TB3>     INFO: 12841800 events read in total (340802ms).
[17:16:03.530] <TB3>     INFO: 13911800 events read in total (369275ms).
[17:16:31.843] <TB3>     INFO: 14980400 events read in total (397588ms).
[17:17:00.243] <TB3>     INFO: 16052600 events read in total (425988ms).
[17:17:28.754] <TB3>     INFO: 17121600 events read in total (454499ms).
[17:17:57.181] <TB3>     INFO: 18191000 events read in total (482926ms).
[17:18:25.590] <TB3>     INFO: 19263400 events read in total (511335ms).
[17:18:54.110] <TB3>     INFO: 20332000 events read in total (539855ms).
[17:19:22.480] <TB3>     INFO: 21402200 events read in total (568225ms).
[17:19:50.994] <TB3>     INFO: 22473600 events read in total (596739ms).
[17:20:19.542] <TB3>     INFO: 23542400 events read in total (625287ms).
[17:20:47.983] <TB3>     INFO: 24614600 events read in total (653728ms).
[17:21:16.430] <TB3>     INFO: 25683600 events read in total (682175ms).
[17:21:44.992] <TB3>     INFO: 26751800 events read in total (710737ms).
[17:22:13.423] <TB3>     INFO: 27823600 events read in total (739168ms).
[17:22:42.097] <TB3>     INFO: 28893000 events read in total (767842ms).
[17:23:10.444] <TB3>     INFO: 29961800 events read in total (796189ms).
[17:23:38.841] <TB3>     INFO: 31034400 events read in total (824586ms).
[17:24:07.365] <TB3>     INFO: 32102800 events read in total (853110ms).
[17:24:35.846] <TB3>     INFO: 33170800 events read in total (881591ms).
[17:25:04.292] <TB3>     INFO: 34243400 events read in total (910037ms).
[17:25:32.654] <TB3>     INFO: 35312000 events read in total (938399ms).
[17:26:01.122] <TB3>     INFO: 36380400 events read in total (966867ms).
[17:26:29.647] <TB3>     INFO: 37452800 events read in total (995392ms).
[17:26:58.018] <TB3>     INFO: 38521400 events read in total (1023763ms).
[17:27:26.384] <TB3>     INFO: 39590400 events read in total (1052129ms).
[17:27:54.936] <TB3>     INFO: 40662600 events read in total (1080681ms).
[17:28:23.486] <TB3>     INFO: 41730800 events read in total (1109231ms).
[17:28:52.024] <TB3>     INFO: 42799000 events read in total (1137769ms).
[17:29:20.659] <TB3>     INFO: 43870200 events read in total (1166404ms).
[17:29:48.899] <TB3>     INFO: 44939400 events read in total (1194644ms).
[17:30:16.950] <TB3>     INFO: 46008000 events read in total (1222695ms).
[17:30:45.203] <TB3>     INFO: 47080800 events read in total (1250948ms).
[17:31:13.324] <TB3>     INFO: 48149000 events read in total (1279069ms).
[17:31:40.888] <TB3>     INFO: 49217200 events read in total (1306633ms).
[17:32:08.933] <TB3>     INFO: 50289400 events read in total (1334678ms).
[17:32:37.029] <TB3>     INFO: 51357400 events read in total (1362774ms).
[17:33:05.029] <TB3>     INFO: 52425600 events read in total (1390774ms).
[17:33:32.002] <TB3>     INFO: 53497000 events read in total (1418747ms).
[17:34:01.110] <TB3>     INFO: 54566400 events read in total (1446855ms).
[17:34:29.013] <TB3>     INFO: 55634800 events read in total (1474758ms).
[17:34:57.127] <TB3>     INFO: 56706000 events read in total (1502872ms).
[17:35:25.102] <TB3>     INFO: 57775000 events read in total (1530847ms).
[17:35:53.146] <TB3>     INFO: 58843600 events read in total (1558891ms).
[17:35:59.511] <TB3>     INFO: 59072000 events read in total (1565256ms).
[17:35:59.531] <TB3>     INFO: Test took 1566335ms.
[17:35:59.587] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:35:59.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:35:59.745] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:00.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:36:00.943] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:02.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:36:02.140] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:03.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:36:03.337] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:04.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:36:04.532] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:05.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:36:05.758] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:06.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:36:06.984] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:08.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:36:08.203] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:09.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:36:09.432] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:10.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:36:10.649] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:11.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:36:11.798] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:12.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:36:12.948] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:14.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:36:14.116] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:15.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:36:15.288] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:16.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:36:16.448] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:17.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:36:17.599] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:36:18.764] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498167808
[17:36:18.804] <TB3>     INFO: PixTestScurves::scurves() done 
[17:36:18.804] <TB3>     INFO: Vcal mean:  35.06  35.11  35.10  35.12  35.13  35.05  35.10  35.10  35.05  35.12  35.08  35.08  35.12  35.12  35.14  35.13 
[17:36:18.804] <TB3>     INFO: Vcal RMS:    0.70   0.74   0.75   0.90   0.69   0.72   0.87   0.75   0.74   0.66   0.71   0.68   0.74   0.68   0.74   0.73 
[17:36:18.804] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:36:18.877] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:36:18.877] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:36:18.877] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:36:18.877] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:36:18.877] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:36:18.877] <TB3>     INFO: ######################################################################
[17:36:18.877] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:36:18.877] <TB3>     INFO: ######################################################################
[17:36:18.880] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:36:19.222] <TB3>     INFO: Expecting 41600 events.
[17:36:23.263] <TB3>     INFO: 41600 events read in total (3317ms).
[17:36:23.264] <TB3>     INFO: Test took 4384ms.
[17:36:23.272] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:36:23.272] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[17:36:23.272] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:36:23.276] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 9, 75] has eff 0/10
[17:36:23.276] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 9, 75]
[17:36:23.277] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 44, 77] has eff 0/10
[17:36:23.277] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 44, 77]
[17:36:23.277] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 38, 72] has eff 0/10
[17:36:23.277] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 38, 72]
[17:36:23.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[17:36:23.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:36:23.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:36:23.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:36:23.618] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:36:23.960] <TB3>     INFO: Expecting 41600 events.
[17:36:28.086] <TB3>     INFO: 41600 events read in total (3411ms).
[17:36:28.087] <TB3>     INFO: Test took 4469ms.
[17:36:28.095] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:36:28.095] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[17:36:28.095] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:36:28.100] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.4
[17:36:28.100] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[17:36:28.100] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.463
[17:36:28.100] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[17:36:28.100] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.456
[17:36:28.100] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 175
[17:36:28.100] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.855
[17:36:28.100] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 180
[17:36:28.101] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.023
[17:36:28.101] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 179
[17:36:28.101] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.489
[17:36:28.101] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 176
[17:36:28.101] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.147
[17:36:28.101] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[17:36:28.101] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.119
[17:36:28.101] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 170
[17:36:28.101] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.323
[17:36:28.101] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,8] phvalue 170
[17:36:28.101] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.599
[17:36:28.101] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[17:36:28.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.076
[17:36:28.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 196
[17:36:28.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.282
[17:36:28.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[17:36:28.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.578
[17:36:28.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[17:36:28.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.168
[17:36:28.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 183
[17:36:28.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.629
[17:36:28.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[17:36:28.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.164
[17:36:28.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[17:36:28.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:36:28.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:36:28.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:36:28.190] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:36:28.546] <TB3>     INFO: Expecting 41600 events.
[17:36:32.697] <TB3>     INFO: 41600 events read in total (3436ms).
[17:36:32.698] <TB3>     INFO: Test took 4508ms.
[17:36:32.706] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:36:32.706] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[17:36:32.706] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:36:32.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:36:32.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 59minph_roc = 2
[17:36:32.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.8634
[17:36:32.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,12] phvalue 84
[17:36:32.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.686
[17:36:32.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 77
[17:36:32.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9923
[17:36:32.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,66] phvalue 62
[17:36:32.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.8131
[17:36:32.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 63
[17:36:32.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3902
[17:36:32.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 69
[17:36:32.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.841
[17:36:32.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[17:36:32.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.8908
[17:36:32.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 83
[17:36:32.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9691
[17:36:32.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,14] phvalue 66
[17:36:32.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.6552
[17:36:32.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 68
[17:36:32.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.1563
[17:36:32.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 74
[17:36:32.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.7208
[17:36:32.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 93
[17:36:32.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.8924
[17:36:32.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,26] phvalue 70
[17:36:32.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.6671
[17:36:32.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 65
[17:36:32.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8298
[17:36:32.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 78
[17:36:32.713] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.5371
[17:36:32.713] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 72
[17:36:32.713] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.781
[17:36:32.713] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 76
[17:36:32.714] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 12, 0 0
[17:36:33.116] <TB3>     INFO: Expecting 2560 events.
[17:36:34.076] <TB3>     INFO: 2560 events read in total (245ms).
[17:36:34.076] <TB3>     INFO: Test took 1362ms.
[17:36:34.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:34.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 1 1
[17:36:34.583] <TB3>     INFO: Expecting 2560 events.
[17:36:35.541] <TB3>     INFO: 2560 events read in total (243ms).
[17:36:35.541] <TB3>     INFO: Test took 1464ms.
[17:36:35.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:35.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 66, 2 2
[17:36:36.049] <TB3>     INFO: Expecting 2560 events.
[17:36:37.006] <TB3>     INFO: 2560 events read in total (242ms).
[17:36:37.006] <TB3>     INFO: Test took 1464ms.
[17:36:37.006] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:37.006] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 3 3
[17:36:37.514] <TB3>     INFO: Expecting 2560 events.
[17:36:38.471] <TB3>     INFO: 2560 events read in total (242ms).
[17:36:38.472] <TB3>     INFO: Test took 1466ms.
[17:36:38.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:38.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 4 4
[17:36:38.981] <TB3>     INFO: Expecting 2560 events.
[17:36:39.939] <TB3>     INFO: 2560 events read in total (243ms).
[17:36:39.939] <TB3>     INFO: Test took 1467ms.
[17:36:39.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:39.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[17:36:40.446] <TB3>     INFO: Expecting 2560 events.
[17:36:41.405] <TB3>     INFO: 2560 events read in total (243ms).
[17:36:41.405] <TB3>     INFO: Test took 1465ms.
[17:36:41.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:41.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 6 6
[17:36:41.913] <TB3>     INFO: Expecting 2560 events.
[17:36:42.871] <TB3>     INFO: 2560 events read in total (243ms).
[17:36:42.871] <TB3>     INFO: Test took 1465ms.
[17:36:42.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:42.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 14, 7 7
[17:36:43.379] <TB3>     INFO: Expecting 2560 events.
[17:36:44.338] <TB3>     INFO: 2560 events read in total (244ms).
[17:36:44.338] <TB3>     INFO: Test took 1466ms.
[17:36:44.338] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:44.338] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 8 8
[17:36:44.845] <TB3>     INFO: Expecting 2560 events.
[17:36:45.803] <TB3>     INFO: 2560 events read in total (243ms).
[17:36:45.804] <TB3>     INFO: Test took 1466ms.
[17:36:45.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:45.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 9 9
[17:36:46.311] <TB3>     INFO: Expecting 2560 events.
[17:36:47.268] <TB3>     INFO: 2560 events read in total (242ms).
[17:36:47.268] <TB3>     INFO: Test took 1464ms.
[17:36:47.269] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:47.269] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 10 10
[17:36:47.776] <TB3>     INFO: Expecting 2560 events.
[17:36:48.733] <TB3>     INFO: 2560 events read in total (243ms).
[17:36:48.733] <TB3>     INFO: Test took 1464ms.
[17:36:48.733] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:48.733] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 26, 11 11
[17:36:49.241] <TB3>     INFO: Expecting 2560 events.
[17:36:50.199] <TB3>     INFO: 2560 events read in total (243ms).
[17:36:50.199] <TB3>     INFO: Test took 1466ms.
[17:36:50.199] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:50.199] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 12 12
[17:36:50.707] <TB3>     INFO: Expecting 2560 events.
[17:36:51.664] <TB3>     INFO: 2560 events read in total (243ms).
[17:36:51.664] <TB3>     INFO: Test took 1465ms.
[17:36:51.665] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:51.665] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[17:36:52.172] <TB3>     INFO: Expecting 2560 events.
[17:36:53.131] <TB3>     INFO: 2560 events read in total (244ms).
[17:36:53.131] <TB3>     INFO: Test took 1466ms.
[17:36:53.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:53.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 14 14
[17:36:53.639] <TB3>     INFO: Expecting 2560 events.
[17:36:54.596] <TB3>     INFO: 2560 events read in total (242ms).
[17:36:54.597] <TB3>     INFO: Test took 1466ms.
[17:36:54.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:54.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 15 15
[17:36:55.105] <TB3>     INFO: Expecting 2560 events.
[17:36:56.064] <TB3>     INFO: 2560 events read in total (244ms).
[17:36:56.064] <TB3>     INFO: Test took 1467ms.
[17:36:56.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:36:56.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[17:36:56.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 28 on ROC1
[17:36:56.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[17:36:56.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[17:36:56.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[17:36:56.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[17:36:56.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:36:56.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[17:36:56.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[17:36:56.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[17:36:56.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[17:36:56.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[17:36:56.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[17:36:56.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[17:36:56.065] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[17:36:56.065] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[17:36:56.068] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:36:56.573] <TB3>     INFO: Expecting 655360 events.
[17:37:08.266] <TB3>     INFO: 655360 events read in total (10978ms).
[17:37:08.277] <TB3>     INFO: Expecting 655360 events.
[17:37:19.816] <TB3>     INFO: 655360 events read in total (10978ms).
[17:37:19.831] <TB3>     INFO: Expecting 655360 events.
[17:37:31.338] <TB3>     INFO: 655360 events read in total (10949ms).
[17:37:31.357] <TB3>     INFO: Expecting 655360 events.
[17:37:43.031] <TB3>     INFO: 655360 events read in total (11121ms).
[17:37:43.055] <TB3>     INFO: Expecting 655360 events.
[17:37:54.614] <TB3>     INFO: 655360 events read in total (11013ms).
[17:37:54.642] <TB3>     INFO: Expecting 655360 events.
[17:38:06.252] <TB3>     INFO: 655360 events read in total (11065ms).
[17:38:06.285] <TB3>     INFO: Expecting 655360 events.
[17:38:17.874] <TB3>     INFO: 655360 events read in total (11053ms).
[17:38:17.911] <TB3>     INFO: Expecting 655360 events.
[17:38:29.432] <TB3>     INFO: 655360 events read in total (10991ms).
[17:38:29.472] <TB3>     INFO: Expecting 655360 events.
[17:38:41.141] <TB3>     INFO: 655360 events read in total (11137ms).
[17:38:41.186] <TB3>     INFO: Expecting 655360 events.
[17:38:52.843] <TB3>     INFO: 655360 events read in total (11130ms).
[17:38:52.898] <TB3>     INFO: Expecting 655360 events.
[17:39:04.574] <TB3>     INFO: 655360 events read in total (11150ms).
[17:39:04.627] <TB3>     INFO: Expecting 655360 events.
[17:39:16.298] <TB3>     INFO: 655360 events read in total (11144ms).
[17:39:16.356] <TB3>     INFO: Expecting 655360 events.
[17:39:28.057] <TB3>     INFO: 655360 events read in total (11175ms).
[17:39:28.119] <TB3>     INFO: Expecting 655360 events.
[17:39:39.788] <TB3>     INFO: 655360 events read in total (11142ms).
[17:39:39.852] <TB3>     INFO: Expecting 655360 events.
[17:39:51.549] <TB3>     INFO: 655360 events read in total (11170ms).
[17:39:51.618] <TB3>     INFO: Expecting 655360 events.
[17:40:02.964] <TB3>     INFO: 655360 events read in total (10819ms).
[17:40:03.039] <TB3>     INFO: Test took 186971ms.
[17:40:03.131] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:40:03.439] <TB3>     INFO: Expecting 655360 events.
[17:40:14.902] <TB3>     INFO: 655360 events read in total (10748ms).
[17:40:14.913] <TB3>     INFO: Expecting 655360 events.
[17:40:26.299] <TB3>     INFO: 655360 events read in total (10820ms).
[17:40:26.315] <TB3>     INFO: Expecting 655360 events.
[17:40:37.000] <TB3>     INFO: 655360 events read in total (11159ms).
[17:40:38.019] <TB3>     INFO: Expecting 655360 events.
[17:40:49.707] <TB3>     INFO: 655360 events read in total (11133ms).
[17:40:49.730] <TB3>     INFO: Expecting 655360 events.
[17:41:01.380] <TB3>     INFO: 655360 events read in total (11096ms).
[17:41:01.408] <TB3>     INFO: Expecting 655360 events.
[17:41:12.996] <TB3>     INFO: 655360 events read in total (11042ms).
[17:41:13.028] <TB3>     INFO: Expecting 655360 events.
[17:41:24.595] <TB3>     INFO: 655360 events read in total (11024ms).
[17:41:24.633] <TB3>     INFO: Expecting 655360 events.
[17:41:36.336] <TB3>     INFO: 655360 events read in total (11171ms).
[17:41:36.377] <TB3>     INFO: Expecting 655360 events.
[17:41:48.129] <TB3>     INFO: 655360 events read in total (11224ms).
[17:41:48.175] <TB3>     INFO: Expecting 655360 events.
[17:41:59.498] <TB3>     INFO: 655360 events read in total (10797ms).
[17:41:59.555] <TB3>     INFO: Expecting 655360 events.
[17:42:10.908] <TB3>     INFO: 655360 events read in total (10826ms).
[17:42:10.961] <TB3>     INFO: Expecting 655360 events.
[17:42:22.261] <TB3>     INFO: 655360 events read in total (10773ms).
[17:42:22.321] <TB3>     INFO: Expecting 655360 events.
[17:42:33.788] <TB3>     INFO: 655360 events read in total (10941ms).
[17:42:33.851] <TB3>     INFO: Expecting 655360 events.
[17:42:45.159] <TB3>     INFO: 655360 events read in total (10781ms).
[17:42:45.224] <TB3>     INFO: Expecting 655360 events.
[17:42:56.530] <TB3>     INFO: 655360 events read in total (10779ms).
[17:42:56.603] <TB3>     INFO: Expecting 655360 events.
[17:43:08.213] <TB3>     INFO: 655360 events read in total (11083ms).
[17:43:08.287] <TB3>     INFO: Test took 185156ms.
[17:43:08.465] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.465] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:43:08.465] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.466] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:43:08.466] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.466] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:43:08.466] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:43:08.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:43:08.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:43:08.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:43:08.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:43:08.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:43:08.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.469] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:43:08.469] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.469] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:43:08.469] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.470] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:43:08.470] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.470] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:43:08.470] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.470] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:43:08.470] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.471] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:43:08.471] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:43:08.471] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:43:08.471] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.478] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:43:08.485] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.492] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:43:08.498] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:43:08.505] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.511] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.518] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.524] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.531] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:43:08.538] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:43:08.544] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.551] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.558] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.564] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.571] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.578] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.584] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.591] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.598] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:43:08.605] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.612] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:43:08.619] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:43:08.648] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C0.dat
[17:43:08.648] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C1.dat
[17:43:08.648] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C2.dat
[17:43:08.648] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C3.dat
[17:43:08.648] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C4.dat
[17:43:08.649] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C5.dat
[17:43:08.649] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C6.dat
[17:43:08.649] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C7.dat
[17:43:08.649] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C8.dat
[17:43:08.649] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C9.dat
[17:43:08.649] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C10.dat
[17:43:08.649] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C11.dat
[17:43:08.649] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C12.dat
[17:43:08.650] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C13.dat
[17:43:08.650] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C14.dat
[17:43:08.650] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C15.dat
[17:43:08.998] <TB3>     INFO: Expecting 41600 events.
[17:43:12.820] <TB3>     INFO: 41600 events read in total (3108ms).
[17:43:12.821] <TB3>     INFO: Test took 4168ms.
[17:43:13.474] <TB3>     INFO: Expecting 41600 events.
[17:43:17.289] <TB3>     INFO: 41600 events read in total (3099ms).
[17:43:17.289] <TB3>     INFO: Test took 4166ms.
[17:43:17.935] <TB3>     INFO: Expecting 41600 events.
[17:43:21.775] <TB3>     INFO: 41600 events read in total (3125ms).
[17:43:21.776] <TB3>     INFO: Test took 4186ms.
[17:43:22.076] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:22.207] <TB3>     INFO: Expecting 2560 events.
[17:43:23.166] <TB3>     INFO: 2560 events read in total (244ms).
[17:43:23.166] <TB3>     INFO: Test took 1090ms.
[17:43:23.169] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:23.674] <TB3>     INFO: Expecting 2560 events.
[17:43:24.634] <TB3>     INFO: 2560 events read in total (245ms).
[17:43:24.634] <TB3>     INFO: Test took 1466ms.
[17:43:24.636] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:25.143] <TB3>     INFO: Expecting 2560 events.
[17:43:26.102] <TB3>     INFO: 2560 events read in total (245ms).
[17:43:26.103] <TB3>     INFO: Test took 1467ms.
[17:43:26.106] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:26.614] <TB3>     INFO: Expecting 2560 events.
[17:43:27.574] <TB3>     INFO: 2560 events read in total (245ms).
[17:43:27.574] <TB3>     INFO: Test took 1469ms.
[17:43:27.577] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:28.082] <TB3>     INFO: Expecting 2560 events.
[17:43:29.042] <TB3>     INFO: 2560 events read in total (244ms).
[17:43:29.042] <TB3>     INFO: Test took 1465ms.
[17:43:29.044] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:29.550] <TB3>     INFO: Expecting 2560 events.
[17:43:30.511] <TB3>     INFO: 2560 events read in total (246ms).
[17:43:30.511] <TB3>     INFO: Test took 1467ms.
[17:43:30.514] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:31.020] <TB3>     INFO: Expecting 2560 events.
[17:43:31.979] <TB3>     INFO: 2560 events read in total (244ms).
[17:43:31.979] <TB3>     INFO: Test took 1465ms.
[17:43:31.981] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:32.488] <TB3>     INFO: Expecting 2560 events.
[17:43:33.446] <TB3>     INFO: 2560 events read in total (244ms).
[17:43:33.446] <TB3>     INFO: Test took 1465ms.
[17:43:33.448] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:33.954] <TB3>     INFO: Expecting 2560 events.
[17:43:34.912] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:34.913] <TB3>     INFO: Test took 1465ms.
[17:43:34.915] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:35.421] <TB3>     INFO: Expecting 2560 events.
[17:43:36.379] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:36.380] <TB3>     INFO: Test took 1465ms.
[17:43:36.382] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:36.888] <TB3>     INFO: Expecting 2560 events.
[17:43:37.848] <TB3>     INFO: 2560 events read in total (245ms).
[17:43:37.848] <TB3>     INFO: Test took 1466ms.
[17:43:37.850] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:38.356] <TB3>     INFO: Expecting 2560 events.
[17:43:39.317] <TB3>     INFO: 2560 events read in total (246ms).
[17:43:39.318] <TB3>     INFO: Test took 1468ms.
[17:43:39.320] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:39.826] <TB3>     INFO: Expecting 2560 events.
[17:43:40.785] <TB3>     INFO: 2560 events read in total (244ms).
[17:43:40.786] <TB3>     INFO: Test took 1467ms.
[17:43:40.787] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:41.294] <TB3>     INFO: Expecting 2560 events.
[17:43:42.254] <TB3>     INFO: 2560 events read in total (245ms).
[17:43:42.255] <TB3>     INFO: Test took 1468ms.
[17:43:42.257] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:42.763] <TB3>     INFO: Expecting 2560 events.
[17:43:43.722] <TB3>     INFO: 2560 events read in total (244ms).
[17:43:43.722] <TB3>     INFO: Test took 1465ms.
[17:43:43.725] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:44.231] <TB3>     INFO: Expecting 2560 events.
[17:43:45.189] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:45.189] <TB3>     INFO: Test took 1465ms.
[17:43:45.192] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:45.698] <TB3>     INFO: Expecting 2560 events.
[17:43:46.657] <TB3>     INFO: 2560 events read in total (244ms).
[17:43:46.657] <TB3>     INFO: Test took 1465ms.
[17:43:46.660] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:47.166] <TB3>     INFO: Expecting 2560 events.
[17:43:48.125] <TB3>     INFO: 2560 events read in total (244ms).
[17:43:48.126] <TB3>     INFO: Test took 1466ms.
[17:43:48.128] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:48.634] <TB3>     INFO: Expecting 2560 events.
[17:43:49.592] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:49.592] <TB3>     INFO: Test took 1464ms.
[17:43:49.595] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:50.101] <TB3>     INFO: Expecting 2560 events.
[17:43:51.057] <TB3>     INFO: 2560 events read in total (241ms).
[17:43:51.058] <TB3>     INFO: Test took 1464ms.
[17:43:51.060] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:51.566] <TB3>     INFO: Expecting 2560 events.
[17:43:52.522] <TB3>     INFO: 2560 events read in total (241ms).
[17:43:52.523] <TB3>     INFO: Test took 1463ms.
[17:43:52.525] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:53.031] <TB3>     INFO: Expecting 2560 events.
[17:43:53.989] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:53.990] <TB3>     INFO: Test took 1465ms.
[17:43:53.993] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:54.498] <TB3>     INFO: Expecting 2560 events.
[17:43:55.456] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:55.456] <TB3>     INFO: Test took 1463ms.
[17:43:55.458] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:55.964] <TB3>     INFO: Expecting 2560 events.
[17:43:56.922] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:56.923] <TB3>     INFO: Test took 1465ms.
[17:43:56.924] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:57.431] <TB3>     INFO: Expecting 2560 events.
[17:43:58.389] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:58.390] <TB3>     INFO: Test took 1466ms.
[17:43:58.391] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:43:58.898] <TB3>     INFO: Expecting 2560 events.
[17:43:59.856] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:59.857] <TB3>     INFO: Test took 1466ms.
[17:43:59.860] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:44:00.365] <TB3>     INFO: Expecting 2560 events.
[17:44:01.324] <TB3>     INFO: 2560 events read in total (244ms).
[17:44:01.324] <TB3>     INFO: Test took 1465ms.
[17:44:01.326] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:44:01.833] <TB3>     INFO: Expecting 2560 events.
[17:44:02.792] <TB3>     INFO: 2560 events read in total (245ms).
[17:44:02.792] <TB3>     INFO: Test took 1466ms.
[17:44:02.794] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:44:03.300] <TB3>     INFO: Expecting 2560 events.
[17:44:04.260] <TB3>     INFO: 2560 events read in total (245ms).
[17:44:04.260] <TB3>     INFO: Test took 1466ms.
[17:44:04.262] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:44:04.768] <TB3>     INFO: Expecting 2560 events.
[17:44:05.726] <TB3>     INFO: 2560 events read in total (243ms).
[17:44:05.726] <TB3>     INFO: Test took 1464ms.
[17:44:05.728] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:44:06.237] <TB3>     INFO: Expecting 2560 events.
[17:44:07.194] <TB3>     INFO: 2560 events read in total (242ms).
[17:44:07.194] <TB3>     INFO: Test took 1466ms.
[17:44:07.196] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:44:07.702] <TB3>     INFO: Expecting 2560 events.
[17:44:08.661] <TB3>     INFO: 2560 events read in total (244ms).
[17:44:08.661] <TB3>     INFO: Test took 1465ms.
[17:44:09.675] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[17:44:09.675] <TB3>     INFO: PH scale (per ROC):    75  71  73  77  73  70  75  67  74  66  76  76  71  74  68  77
[17:44:09.675] <TB3>     INFO: PH offset (per ROC):  171 176 187 182 181 175 170 186 181 178 161 177 184 175 179 175
[17:44:09.846] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:44:09.849] <TB3>     INFO: ######################################################################
[17:44:09.849] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:44:09.849] <TB3>     INFO: ######################################################################
[17:44:09.849] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:44:09.860] <TB3>     INFO: scanning low vcal = 10
[17:44:10.202] <TB3>     INFO: Expecting 41600 events.
[17:44:13.934] <TB3>     INFO: 41600 events read in total (3016ms).
[17:44:13.934] <TB3>     INFO: Test took 4074ms.
[17:44:13.937] <TB3>     INFO: scanning low vcal = 20
[17:44:14.442] <TB3>     INFO: Expecting 41600 events.
[17:44:18.156] <TB3>     INFO: 41600 events read in total (2999ms).
[17:44:18.156] <TB3>     INFO: Test took 4220ms.
[17:44:18.158] <TB3>     INFO: scanning low vcal = 30
[17:44:18.665] <TB3>     INFO: Expecting 41600 events.
[17:44:22.392] <TB3>     INFO: 41600 events read in total (3013ms).
[17:44:22.393] <TB3>     INFO: Test took 4235ms.
[17:44:22.395] <TB3>     INFO: scanning low vcal = 40
[17:44:22.897] <TB3>     INFO: Expecting 41600 events.
[17:44:27.131] <TB3>     INFO: 41600 events read in total (3519ms).
[17:44:27.131] <TB3>     INFO: Test took 4736ms.
[17:44:27.134] <TB3>     INFO: scanning low vcal = 50
[17:44:27.552] <TB3>     INFO: Expecting 41600 events.
[17:44:31.764] <TB3>     INFO: 41600 events read in total (3497ms).
[17:44:31.764] <TB3>     INFO: Test took 4630ms.
[17:44:31.767] <TB3>     INFO: scanning low vcal = 60
[17:44:32.187] <TB3>     INFO: Expecting 41600 events.
[17:44:36.401] <TB3>     INFO: 41600 events read in total (3499ms).
[17:44:36.402] <TB3>     INFO: Test took 4635ms.
[17:44:36.405] <TB3>     INFO: scanning low vcal = 70
[17:44:36.825] <TB3>     INFO: Expecting 41600 events.
[17:44:41.039] <TB3>     INFO: 41600 events read in total (3499ms).
[17:44:41.040] <TB3>     INFO: Test took 4635ms.
[17:44:41.043] <TB3>     INFO: scanning low vcal = 80
[17:44:41.463] <TB3>     INFO: Expecting 41600 events.
[17:44:45.686] <TB3>     INFO: 41600 events read in total (3508ms).
[17:44:45.687] <TB3>     INFO: Test took 4644ms.
[17:44:45.689] <TB3>     INFO: scanning low vcal = 90
[17:44:46.110] <TB3>     INFO: Expecting 41600 events.
[17:44:50.327] <TB3>     INFO: 41600 events read in total (3502ms).
[17:44:50.328] <TB3>     INFO: Test took 4638ms.
[17:44:50.332] <TB3>     INFO: scanning low vcal = 100
[17:44:50.751] <TB3>     INFO: Expecting 41600 events.
[17:44:55.141] <TB3>     INFO: 41600 events read in total (3675ms).
[17:44:55.141] <TB3>     INFO: Test took 4809ms.
[17:44:55.144] <TB3>     INFO: scanning low vcal = 110
[17:44:55.561] <TB3>     INFO: Expecting 41600 events.
[17:44:59.825] <TB3>     INFO: 41600 events read in total (3549ms).
[17:44:59.825] <TB3>     INFO: Test took 4681ms.
[17:44:59.828] <TB3>     INFO: scanning low vcal = 120
[17:45:00.245] <TB3>     INFO: Expecting 41600 events.
[17:45:04.523] <TB3>     INFO: 41600 events read in total (3563ms).
[17:45:04.523] <TB3>     INFO: Test took 4695ms.
[17:45:04.526] <TB3>     INFO: scanning low vcal = 130
[17:45:04.943] <TB3>     INFO: Expecting 41600 events.
[17:45:09.211] <TB3>     INFO: 41600 events read in total (3554ms).
[17:45:09.212] <TB3>     INFO: Test took 4686ms.
[17:45:09.215] <TB3>     INFO: scanning low vcal = 140
[17:45:09.632] <TB3>     INFO: Expecting 41600 events.
[17:45:13.899] <TB3>     INFO: 41600 events read in total (3552ms).
[17:45:13.900] <TB3>     INFO: Test took 4685ms.
[17:45:13.903] <TB3>     INFO: scanning low vcal = 150
[17:45:14.321] <TB3>     INFO: Expecting 41600 events.
[17:45:18.594] <TB3>     INFO: 41600 events read in total (3558ms).
[17:45:18.594] <TB3>     INFO: Test took 4691ms.
[17:45:18.597] <TB3>     INFO: scanning low vcal = 160
[17:45:19.018] <TB3>     INFO: Expecting 41600 events.
[17:45:23.289] <TB3>     INFO: 41600 events read in total (3556ms).
[17:45:23.290] <TB3>     INFO: Test took 4693ms.
[17:45:23.293] <TB3>     INFO: scanning low vcal = 170
[17:45:23.707] <TB3>     INFO: Expecting 41600 events.
[17:45:27.988] <TB3>     INFO: 41600 events read in total (3566ms).
[17:45:27.989] <TB3>     INFO: Test took 4696ms.
[17:45:27.993] <TB3>     INFO: scanning low vcal = 180
[17:45:28.406] <TB3>     INFO: Expecting 41600 events.
[17:45:32.684] <TB3>     INFO: 41600 events read in total (3563ms).
[17:45:32.684] <TB3>     INFO: Test took 4691ms.
[17:45:32.687] <TB3>     INFO: scanning low vcal = 190
[17:45:33.107] <TB3>     INFO: Expecting 41600 events.
[17:45:37.399] <TB3>     INFO: 41600 events read in total (3577ms).
[17:45:37.399] <TB3>     INFO: Test took 4712ms.
[17:45:37.402] <TB3>     INFO: scanning low vcal = 200
[17:45:37.818] <TB3>     INFO: Expecting 41600 events.
[17:45:42.096] <TB3>     INFO: 41600 events read in total (3563ms).
[17:45:42.097] <TB3>     INFO: Test took 4695ms.
[17:45:42.100] <TB3>     INFO: scanning low vcal = 210
[17:45:42.517] <TB3>     INFO: Expecting 41600 events.
[17:45:46.791] <TB3>     INFO: 41600 events read in total (3559ms).
[17:45:46.792] <TB3>     INFO: Test took 4692ms.
[17:45:46.795] <TB3>     INFO: scanning low vcal = 220
[17:45:47.212] <TB3>     INFO: Expecting 41600 events.
[17:45:51.488] <TB3>     INFO: 41600 events read in total (3561ms).
[17:45:51.489] <TB3>     INFO: Test took 4694ms.
[17:45:51.492] <TB3>     INFO: scanning low vcal = 230
[17:45:51.909] <TB3>     INFO: Expecting 41600 events.
[17:45:56.189] <TB3>     INFO: 41600 events read in total (3565ms).
[17:45:56.189] <TB3>     INFO: Test took 4698ms.
[17:45:56.192] <TB3>     INFO: scanning low vcal = 240
[17:45:56.610] <TB3>     INFO: Expecting 41600 events.
[17:46:00.896] <TB3>     INFO: 41600 events read in total (3571ms).
[17:46:00.897] <TB3>     INFO: Test took 4705ms.
[17:46:00.900] <TB3>     INFO: scanning low vcal = 250
[17:46:01.319] <TB3>     INFO: Expecting 41600 events.
[17:46:05.599] <TB3>     INFO: 41600 events read in total (3565ms).
[17:46:05.599] <TB3>     INFO: Test took 4699ms.
[17:46:05.604] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:46:06.019] <TB3>     INFO: Expecting 41600 events.
[17:46:10.300] <TB3>     INFO: 41600 events read in total (3567ms).
[17:46:10.301] <TB3>     INFO: Test took 4697ms.
[17:46:10.304] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:46:10.720] <TB3>     INFO: Expecting 41600 events.
[17:46:14.986] <TB3>     INFO: 41600 events read in total (3551ms).
[17:46:14.987] <TB3>     INFO: Test took 4683ms.
[17:46:14.990] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:46:15.407] <TB3>     INFO: Expecting 41600 events.
[17:46:19.667] <TB3>     INFO: 41600 events read in total (3545ms).
[17:46:19.668] <TB3>     INFO: Test took 4678ms.
[17:46:19.671] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:46:20.091] <TB3>     INFO: Expecting 41600 events.
[17:46:24.356] <TB3>     INFO: 41600 events read in total (3550ms).
[17:46:24.357] <TB3>     INFO: Test took 4686ms.
[17:46:24.359] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:46:24.777] <TB3>     INFO: Expecting 41600 events.
[17:46:29.048] <TB3>     INFO: 41600 events read in total (3557ms).
[17:46:29.048] <TB3>     INFO: Test took 4689ms.
[17:46:29.586] <TB3>     INFO: PixTestGainPedestal::measure() done 
[17:46:29.589] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:46:29.589] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:46:29.589] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:46:29.589] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:46:29.590] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:46:29.590] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:46:29.590] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:46:29.590] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:46:29.590] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:46:29.591] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:46:29.591] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:46:29.591] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:46:29.591] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:46:29.591] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:46:29.591] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:46:29.591] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:47:07.050] <TB3>     INFO: PixTestGainPedestal::fit() done
[17:47:07.050] <TB3>     INFO: non-linearity mean:  0.954 0.965 0.954 0.956 0.953 0.959 0.954 0.954 0.957 0.953 0.954 0.956 0.952 0.966 0.952 0.958
[17:47:07.050] <TB3>     INFO: non-linearity RMS:   0.006 0.005 0.007 0.007 0.007 0.006 0.006 0.006 0.006 0.006 0.005 0.007 0.008 0.004 0.007 0.006
[17:47:07.050] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:47:07.073] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:47:07.096] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:47:07.118] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:47:07.141] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:47:07.163] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:47:07.186] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:47:07.209] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:47:07.231] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:47:07.254] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:47:07.276] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:47:07.299] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:47:07.321] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:47:07.344] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:47:07.366] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:47:07.389] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-38_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:47:07.411] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[17:47:07.411] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:47:07.419] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:47:07.419] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:47:07.421] <TB3>     INFO: ######################################################################
[17:47:07.421] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:47:07.421] <TB3>     INFO: ######################################################################
[17:47:07.424] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:47:07.434] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:47:07.434] <TB3>     INFO:     run 1 of 1
[17:47:07.434] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:47:07.779] <TB3>     INFO: Expecting 3120000 events.
[17:47:57.434] <TB3>     INFO: 1302440 events read in total (48940ms).
[17:48:48.322] <TB3>     INFO: 2603365 events read in total (99828ms).
[17:49:08.336] <TB3>     INFO: 3120000 events read in total (119842ms).
[17:49:08.377] <TB3>     INFO: Test took 120944ms.
[17:49:08.450] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:49:08.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:49:10.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:49:11.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:49:12.923] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:49:14.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:49:15.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:49:17.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:49:18.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:49:20.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:49:21.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:49:22.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:49:24.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:49:25.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:49:27.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:49:28.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:49:29.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:49:31.355] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 369704960
[17:49:31.387] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:49:31.387] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4697, RMS = 1.89541
[17:49:31.387] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[17:49:31.388] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:49:31.388] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.4806, RMS = 1.91976
[17:49:31.388] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[17:49:31.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:49:31.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0019, RMS = 1.66075
[17:49:31.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:49:31.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:49:31.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3271, RMS = 2.30421
[17:49:31.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:49:31.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:49:31.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.7151, RMS = 1.55708
[17:49:31.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[17:49:31.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:49:31.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.1818, RMS = 1.79281
[17:49:31.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[17:49:31.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:49:31.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.3962, RMS = 1.77593
[17:49:31.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[17:49:31.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:49:31.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.0914, RMS = 1.75707
[17:49:31.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[17:49:31.392] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:49:31.392] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.6455, RMS = 1.82131
[17:49:31.392] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[17:49:31.392] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:49:31.392] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.5913, RMS = 1.69493
[17:49:31.392] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[17:49:31.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:49:31.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4539, RMS = 0.983451
[17:49:31.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:49:31.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:49:31.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8983, RMS = 1.35773
[17:49:31.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:49:31.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:49:31.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.074, RMS = 1.26498
[17:49:31.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:49:31.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:49:31.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0663, RMS = 1.32841
[17:49:31.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:49:31.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:49:31.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0789, RMS = 1.43656
[17:49:31.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[17:49:31.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:49:31.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0856, RMS = 1.59177
[17:49:31.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[17:49:31.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:49:31.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1275, RMS = 1.13873
[17:49:31.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:49:31.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:49:31.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5298, RMS = 1.1121
[17:49:31.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:49:31.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:49:31.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2998, RMS = 1.18256
[17:49:31.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:49:31.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:49:31.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1811, RMS = 1.14221
[17:49:31.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:49:31.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:49:31.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3714, RMS = 1.16053
[17:49:31.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:49:31.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:49:31.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2502, RMS = 1.18968
[17:49:31.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:49:31.400] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:49:31.400] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2822, RMS = 0.974913
[17:49:31.400] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:49:31.400] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:49:31.400] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.025, RMS = 1.02297
[17:49:31.400] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:49:31.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:49:31.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8594, RMS = 1.44889
[17:49:31.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:49:31.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:49:31.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0102, RMS = 1.81464
[17:49:31.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:49:31.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:49:31.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5291, RMS = 1.09819
[17:49:31.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:49:31.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:49:31.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3626, RMS = 1.30902
[17:49:31.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:49:31.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:49:31.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.8978, RMS = 1.90807
[17:49:31.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[17:49:31.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:49:31.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.805, RMS = 1.80914
[17:49:31.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[17:49:31.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:49:31.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1179, RMS = 1.21423
[17:49:31.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:49:31.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:49:31.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1457, RMS = 1.24033
[17:49:31.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:49:31.407] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[17:49:31.407] <TB3>     INFO: number of dead bumps (per ROC):     0   33    1    0    0    0    0    1    0    0    0    1    1    0    0    0
[17:49:31.407] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:49:31.502] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:49:31.502] <TB3>     INFO: enter test to run
[17:49:31.502] <TB3>     INFO:   test:  no parameter change
[17:49:31.503] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.9mA
[17:49:31.504] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 462.3mA
[17:49:31.504] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[17:49:31.504] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:49:32.047] <TB3>    QUIET: Connection to board 24 closed.
[17:49:32.048] <TB3>     INFO: pXar: this is the end, my friend
[17:49:32.048] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
