--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_V2_EtherCAT_MARKING.twx CNC2_FC_V2_EtherCAT_MARKING.ncd -o
CNC2_FC_V2_EtherCAT_MARKING.twr CNC2_FC_V2_EtherCAT_MARKING.pcf -ucf
CNC2_FC_V2_EtherCAT_MARKING.ucf

Design file:              CNC2_FC_V2_EtherCAT_MARKING.ncd
Physical constraint file: CNC2_FC_V2_EtherCAT_MARKING.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.227ns.
--------------------------------------------------------------------------------
Slack:     5.773ns IBUFG_CLK_Tx_25MHz
Report:    0.227ns skew meets   6.000ns timing constraint by 5.773ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFIO2_X1Y1.I                    1.846  0.227

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.227ns.
--------------------------------------------------------------------------------
Slack:     5.773ns IBUFG_CLK_Rx_25MHz
Report:    0.227ns skew meets   6.000ns timing constraint by 5.773ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFIO2_X3Y1.I                    1.945  0.227

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 269810414 paths analyzed, 15889 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.722ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA (SLICE_X2Y69.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.873ns (Levels of Logic = 5)
  Clock Path Skew:      1.922ns (1.416 - -0.506)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y43.B4      net (fanout=37)       1.041   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y43.B       Tilo                  0.259   N916
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X39Y54.B5      net (fanout=26)       1.468   AddressDecoderCS0n
    SLICE_X39Y54.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount6
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o1
    SLICE_X39Y54.C4      net (fanout=10)       0.331   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o
    SLICE_X39Y54.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount6
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X33Y63.B5      net (fanout=19)       1.629   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X33Y63.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X27Y69.A5      net (fanout=7)        1.497   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X27Y69.AMUX    Tilo                  0.313   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CE       net (fanout=6)        5.863   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.873ns (2.044ns logic, 11.829ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.980ns (Levels of Logic = 5)
  Clock Path Skew:      0.155ns (0.525 - 0.370)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_ibus_WE to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y53.AMUX    Tshcko                0.461   CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X49Y59.B3      net (fanout=22)       1.280   CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X49Y59.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/m_last_Led_Request
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y54.B4      net (fanout=7)        1.266   CNC2_FC_V2_EtherCAT_MARKING/ibus_Write
    SLICE_X39Y54.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount6
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o1
    SLICE_X39Y54.C4      net (fanout=10)       0.331   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o
    SLICE_X39Y54.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount6
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X33Y63.B5      net (fanout=19)       1.629   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X33Y63.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X27Y69.A5      net (fanout=7)        1.497   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X27Y69.AMUX    Tilo                  0.313   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CE       net (fanout=6)        5.863   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.980ns (2.114ns logic, 11.866ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.551ns (Levels of Logic = 5)
  Clock Path Skew:      0.109ns (0.612 - 0.503)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y37.AQ      Tcko                  0.408   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X44Y39.B2      net (fanout=4)        0.652   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X44Y39.B       Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X44Y39.C4      net (fanout=31)       0.384   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X44Y39.CMUX    Tilo                  0.251   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_Next_FS1
    SLICE_X41Y54.A3      net (fanout=7)        1.443   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Sync
    SLICE_X41Y54.A       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount51
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<0>
    SLICE_X33Y63.B2      net (fanout=22)       1.713   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<0>
    SLICE_X33Y63.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X27Y69.A5      net (fanout=7)        1.497   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X27Y69.AMUX    Tilo                  0.313   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CE       net (fanout=6)        5.863   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.551ns (1.999ns logic, 11.552ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB (SLICE_X2Y69.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.873ns (Levels of Logic = 5)
  Clock Path Skew:      1.922ns (1.416 - -0.506)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y43.B4      net (fanout=37)       1.041   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y43.B       Tilo                  0.259   N916
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X39Y54.B5      net (fanout=26)       1.468   AddressDecoderCS0n
    SLICE_X39Y54.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount6
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o1
    SLICE_X39Y54.C4      net (fanout=10)       0.331   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o
    SLICE_X39Y54.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount6
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X33Y63.B5      net (fanout=19)       1.629   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X33Y63.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X27Y69.A5      net (fanout=7)        1.497   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X27Y69.AMUX    Tilo                  0.313   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CE       net (fanout=6)        5.863   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.873ns (2.044ns logic, 11.829ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.980ns (Levels of Logic = 5)
  Clock Path Skew:      0.155ns (0.525 - 0.370)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_ibus_WE to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y53.AMUX    Tshcko                0.461   CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X49Y59.B3      net (fanout=22)       1.280   CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X49Y59.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/m_last_Led_Request
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y54.B4      net (fanout=7)        1.266   CNC2_FC_V2_EtherCAT_MARKING/ibus_Write
    SLICE_X39Y54.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount6
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o1
    SLICE_X39Y54.C4      net (fanout=10)       0.331   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o
    SLICE_X39Y54.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount6
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X33Y63.B5      net (fanout=19)       1.629   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X33Y63.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X27Y69.A5      net (fanout=7)        1.497   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X27Y69.AMUX    Tilo                  0.313   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CE       net (fanout=6)        5.863   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.980ns (2.114ns logic, 11.866ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.551ns (Levels of Logic = 5)
  Clock Path Skew:      0.109ns (0.612 - 0.503)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y37.AQ      Tcko                  0.408   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X44Y39.B2      net (fanout=4)        0.652   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X44Y39.B       Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X44Y39.C4      net (fanout=31)       0.384   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X44Y39.CMUX    Tilo                  0.251   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_Next_FS1
    SLICE_X41Y54.A3      net (fanout=7)        1.443   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Sync
    SLICE_X41Y54.A       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount51
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<0>
    SLICE_X33Y63.B2      net (fanout=22)       1.713   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<0>
    SLICE_X33Y63.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X27Y69.A5      net (fanout=7)        1.497   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X27Y69.AMUX    Tilo                  0.313   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CE       net (fanout=6)        5.863   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.551ns (1.999ns logic, 11.552ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC (SLICE_X2Y69.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.873ns (Levels of Logic = 5)
  Clock Path Skew:      1.922ns (1.416 - -0.506)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y43.B4      net (fanout=37)       1.041   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y43.B       Tilo                  0.259   N916
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X39Y54.B5      net (fanout=26)       1.468   AddressDecoderCS0n
    SLICE_X39Y54.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount6
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o1
    SLICE_X39Y54.C4      net (fanout=10)       0.331   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o
    SLICE_X39Y54.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount6
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X33Y63.B5      net (fanout=19)       1.629   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X33Y63.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X27Y69.A5      net (fanout=7)        1.497   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X27Y69.AMUX    Tilo                  0.313   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CE       net (fanout=6)        5.863   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.873ns (2.044ns logic, 11.829ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.980ns (Levels of Logic = 5)
  Clock Path Skew:      0.155ns (0.525 - 0.370)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_ibus_WE to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y53.AMUX    Tshcko                0.461   CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X49Y59.B3      net (fanout=22)       1.280   CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X49Y59.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/m_last_Led_Request
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y54.B4      net (fanout=7)        1.266   CNC2_FC_V2_EtherCAT_MARKING/ibus_Write
    SLICE_X39Y54.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount6
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o1
    SLICE_X39Y54.C4      net (fanout=10)       0.331   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o
    SLICE_X39Y54.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount6
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X33Y63.B5      net (fanout=19)       1.629   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X33Y63.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X27Y69.A5      net (fanout=7)        1.497   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X27Y69.AMUX    Tilo                  0.313   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CE       net (fanout=6)        5.863   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.980ns (2.114ns logic, 11.866ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.551ns (Levels of Logic = 5)
  Clock Path Skew:      0.109ns (0.612 - 0.503)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y37.AQ      Tcko                  0.408   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X44Y39.B2      net (fanout=4)        0.652   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X44Y39.B       Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X44Y39.C4      net (fanout=31)       0.384   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X44Y39.CMUX    Tilo                  0.251   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_Next_FS1
    SLICE_X41Y54.A3      net (fanout=7)        1.443   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Sync
    SLICE_X41Y54.A       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount51
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<0>
    SLICE_X33Y63.B2      net (fanout=22)       1.713   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LatchTrigger<0>
    SLICE_X33Y63.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X27Y69.A5      net (fanout=7)        1.497   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X27Y69.AMUX    Tilo                  0.313   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CE       net (fanout=6)        5.863   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.551ns (1.999ns logic, 11.552ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_14 (SLICE_X24Y49.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.809ns (Levels of Logic = 1)
  Clock Path Skew:      1.373ns (1.104 - -0.269)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y48.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X24Y49.C2      net (fanout=20)       1.419   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X24Y49.CLK     Tah         (-Th)    -0.190   CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<15>
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<14>LogicTrst
                                                       CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_14
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (0.390ns logic, 1.419ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8 (SLICE_X22Y52.C1), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_8 (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.912ns (Levels of Logic = 2)
  Clock Path Skew:      1.465ns (1.111 - -0.354)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_8 to CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y37.AQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<10>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_8
    SLICE_X24Y51.A1      net (fanout=2)        1.000   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<8>
    SLICE_X24Y51.A       Tilo                  0.142   N930
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<8>LogicTrst_SW1
    SLICE_X22Y52.C1      net (fanout=1)        0.375   N930
    SLICE_X22Y52.CLK     Tah         (-Th)    -0.197   CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<10>
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<8>LogicTrst
                                                       CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (0.537ns logic, 1.375ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.830ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.685ns (Levels of Logic = 2)
  Clock Path Skew:      1.445ns (1.111 - -0.334)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 to CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y42.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<8>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8
    SLICE_X24Y51.A5      net (fanout=1)        1.773   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<8>
    SLICE_X24Y51.A       Tilo                  0.142   N930
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<8>LogicTrst_SW1
    SLICE_X22Y52.C1      net (fanout=1)        0.375   N930
    SLICE_X22Y52.CLK     Tah         (-Th)    -0.197   CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<10>
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<8>LogicTrst
                                                       CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (0.537ns logic, 2.148ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_8 (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.168ns (Levels of Logic = 2)
  Clock Path Skew:      0.020ns (0.121 - 0.101)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_8 to CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.AQ      Tcko                  0.198   CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_8
    SLICE_X24Y51.A6      net (fanout=1)        0.256   CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut<8>
    SLICE_X24Y51.A       Tilo                  0.142   N930
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<8>LogicTrst_SW1
    SLICE_X22Y52.C1      net (fanout=1)        0.375   N930
    SLICE_X22Y52.CLK     Tah         (-Th)    -0.197   CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<10>
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<8>LogicTrst
                                                       CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.537ns logic, 0.631ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3 (SLICE_X32Y57.A1), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_3 (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.861ns (Levels of Logic = 2)
  Clock Path Skew:      1.410ns (1.066 - -0.344)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_3 to CNC2_FC_V2_EtherCAT_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<4>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_3
    SLICE_X32Y47.A3      net (fanout=1)        0.606   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<3>
    SLICE_X32Y47.A       Tilo                  0.142   N928
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<3>LogicTrst_SW1
    SLICE_X32Y57.A1      net (fanout=1)        0.725   N920
    SLICE_X32Y57.CLK     Tah         (-Th)    -0.190   CNC2_FC_V2_EtherCAT_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<6>
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<3>LogicTrst
                                                       CNC2_FC_V2_EtherCAT_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (0.530ns logic, 1.331ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_3 (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.101ns (Levels of Logic = 2)
  Clock Path Skew:      1.419ns (1.066 - -0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_3 to CNC2_FC_V2_EtherCAT_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y35.DQ      Tcko                  0.200   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<3>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_3
    SLICE_X32Y47.A2      net (fanout=2)        0.844   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<3>
    SLICE_X32Y47.A       Tilo                  0.142   N928
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<3>LogicTrst_SW1
    SLICE_X32Y57.A1      net (fanout=1)        0.725   N920
    SLICE_X32Y57.CLK     Tah         (-Th)    -0.190   CNC2_FC_V2_EtherCAT_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<6>
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<3>LogicTrst
                                                       CNC2_FC_V2_EtherCAT_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (0.532ns logic, 1.569ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.630ns (Levels of Logic = 3)
  Clock Path Skew:      1.363ns (1.066 - -0.297)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2_EtherCAT_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y43.B4      net (fanout=37)       0.548   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y43.B       Tilo                  0.156   N916
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X32Y47.A1      net (fanout=26)       0.671   AddressDecoderCS0n
    SLICE_X32Y47.A       Tilo                  0.142   N928
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<3>LogicTrst_SW1
    SLICE_X32Y57.A1      net (fanout=1)        0.725   N920
    SLICE_X32Y57.CLK     Tah         (-Th)    -0.190   CNC2_FC_V2_EtherCAT_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<6>
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<3>LogicTrst
                                                       CNC2_FC_V2_EtherCAT_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (0.686ns logic, 1.944ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 316401 paths analyzed, 7701 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.044ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_2 (SLICE_X15Y47.D3), 2851 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.810ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (0.384 - 0.358)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOB16   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X21Y27.B1      net (fanout=9)        3.521   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<16>
    SLICE_X21Y27.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A12
    SLICE_X18Y26.AX      net (fanout=2)        0.692   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<0>
    SLICE_X18Y26.BMUX    Taxb                  0.255   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X23Y25.B1      net (fanout=3)        0.909   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<1>
    SLICE_X23Y25.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize21
    SLICE_X24Y25.B2      net (fanout=1)        0.634   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<1>
    SLICE_X24Y25.B       Tilo                  0.205   N322
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv3
    SLICE_X21Y25.C5      net (fanout=1)        0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv3
    SLICE_X21Y25.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X15Y47.D3      net (fanout=14)       2.599   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X15Y47.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Maccum_m_RegionCount_lut<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_2_dpot
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_2
    -------------------------------------------------  ---------------------------
    Total                                     11.810ns (3.064ns logic, 8.746ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.740ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (0.384 - 0.358)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOB16   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X21Y27.B1      net (fanout=9)        3.521   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<16>
    SLICE_X21Y27.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A12
    SLICE_X18Y26.A5      net (fanout=2)        0.438   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<0>
    SLICE_X18Y26.BMUX    Topab                 0.439   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X23Y25.B1      net (fanout=3)        0.909   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<1>
    SLICE_X23Y25.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize21
    SLICE_X24Y25.B2      net (fanout=1)        0.634   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<1>
    SLICE_X24Y25.B       Tilo                  0.205   N322
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv3
    SLICE_X21Y25.C5      net (fanout=1)        0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv3
    SLICE_X21Y25.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X15Y47.D3      net (fanout=14)       2.599   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X15Y47.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Maccum_m_RegionCount_lut<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_2_dpot
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_2
    -------------------------------------------------  ---------------------------
    Total                                     11.740ns (3.248ns logic, 8.492ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.591ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (0.384 - 0.358)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOB16   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X21Y27.B1      net (fanout=9)        3.521   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<16>
    SLICE_X21Y27.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A12
    SLICE_X18Y26.A5      net (fanout=2)        0.438   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<0>
    SLICE_X18Y26.AMUX    Topaa                 0.370   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X23Y25.A5      net (fanout=3)        0.658   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<0>
    SLICE_X23Y25.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize11
    SLICE_X24Y25.B1      net (fanout=1)        0.805   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<0>
    SLICE_X24Y25.B       Tilo                  0.205   N322
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv3
    SLICE_X21Y25.C5      net (fanout=1)        0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv3
    SLICE_X21Y25.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X15Y47.D3      net (fanout=14)       2.599   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X15Y47.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Maccum_m_RegionCount_lut<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_2_dpot
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_2
    -------------------------------------------------  ---------------------------
    Total                                     11.591ns (3.179ns logic, 8.412ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_9 (SLICE_X43Y33.B3), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.625ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.476 - 0.507)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y37.C5      net (fanout=37)       1.375   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y37.C       Tilo                  0.259   N6
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X25Y51.A3      net (fanout=24)       2.943   AddressDecoderCS2n
    SLICE_X25Y51.A       Tilo                  0.259   N932
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<9>LogicTrst_SW1
    SLICE_X13Y55.B5      net (fanout=1)        1.814   N932
    SLICE_X13Y55.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<9>LogicTrst
    SLICE_X43Y33.B3      net (fanout=63)       4.003   CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<9>
    SLICE_X43Y33.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_ScanTime[31]_select_88_OUT<9>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_9
    -------------------------------------------------  ---------------------------
    Total                                     11.625ns (1.490ns logic, 10.135ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.172ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.476 - 0.507)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y37.B4      net (fanout=37)       1.499   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y37.B       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<5>
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X30Y48.A2      net (fanout=23)       1.787   AddressDecoderCS4n
    SLICE_X30Y48.A       Tilo                  0.203   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N257
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X13Y55.B3      net (fanout=16)       2.449   CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X13Y55.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<9>LogicTrst
    SLICE_X43Y33.B3      net (fanout=63)       4.003   CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<9>
    SLICE_X43Y33.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_ScanTime[31]_select_88_OUT<9>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_9
    -------------------------------------------------  ---------------------------
    Total                                     11.172ns (1.434ns logic, 9.738ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.166ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.476 - 0.507)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y37.B4      net (fanout=37)       1.499   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y37.B       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<5>
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X25Y51.A6      net (fanout=23)       2.360   AddressDecoderCS4n
    SLICE_X25Y51.A       Tilo                  0.259   N932
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<9>LogicTrst_SW1
    SLICE_X13Y55.B5      net (fanout=1)        1.814   N932
    SLICE_X13Y55.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<9>LogicTrst
    SLICE_X43Y33.B3      net (fanout=63)       4.003   CNC2_FC_V2_EtherCAT_MARKING/ibus_DataIn<9>
    SLICE_X43Y33.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_ScanTime[31]_select_88_OUT<9>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_9
    -------------------------------------------------  ---------------------------
    Total                                     11.166ns (1.490ns logic, 9.676ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_30 (SLICE_X16Y44.A4), 2232 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.503ns (Levels of Logic = 12)
  Clock Path Skew:      -0.027ns (0.546 - 0.573)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y60.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
    SLICE_X24Y32.B1      net (fanout=75)       3.878   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
    SLICE_X24Y32.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ProtocolEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_547_o11
    SLICE_X13Y30.B2      net (fanout=34)       1.883   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
    SLICE_X13Y30.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_A131
    SLICE_X19Y38.D6      net (fanout=9)        1.494   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_A131
    SLICE_X19Y38.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_A<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_A22
    SLICE_X16Y33.AX      net (fanout=1)        0.985   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_A<0>
    SLICE_X16Y33.COUT    Taxcy                 0.225   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X16Y34.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X16Y35.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X16Y36.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X16Y37.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X16Y38.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X16Y39.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X16Y40.CIN     net (fanout=1)        0.188   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X16Y40.CMUX    Tcinc                 0.272   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_xor<31>
    SLICE_X16Y44.A4      net (fanout=1)        0.777   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<30>
    SLICE_X16Y44.CLK     Tas                   0.213   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA1<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2241
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_30
    -------------------------------------------------  ---------------------------
    Total                                     11.503ns (2.280ns logic, 9.223ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.229ns (Levels of Logic = 12)
  Clock Path Skew:      -0.069ns (0.546 - 0.615)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X24Y32.B5      net (fanout=58)       3.604   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X24Y32.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ProtocolEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_547_o11
    SLICE_X13Y30.B2      net (fanout=34)       1.883   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
    SLICE_X13Y30.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_A131
    SLICE_X19Y38.D6      net (fanout=9)        1.494   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_A131
    SLICE_X19Y38.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_A<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_A22
    SLICE_X16Y33.AX      net (fanout=1)        0.985   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_A<0>
    SLICE_X16Y33.COUT    Taxcy                 0.225   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X16Y34.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X16Y35.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X16Y36.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X16Y37.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X16Y38.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X16Y39.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X16Y40.CIN     net (fanout=1)        0.188   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X16Y40.CMUX    Tcinc                 0.272   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_xor<31>
    SLICE_X16Y44.A4      net (fanout=1)        0.777   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<30>
    SLICE_X16Y44.CLK     Tas                   0.213   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA1<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2241
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_30
    -------------------------------------------------  ---------------------------
    Total                                     11.229ns (2.280ns logic, 8.949ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.111ns (Levels of Logic = 12)
  Clock Path Skew:      0.009ns (0.367 - 0.358)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOB29   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X18Y40.B5      net (fanout=5)        1.424   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<29>
    SLICE_X18Y40.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>2
    SLICE_X19Y38.B2      net (fanout=1)        1.326   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>1
    SLICE_X19Y38.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_A<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>7
    SLICE_X20Y20.C1      net (fanout=29)       1.923   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133
    SLICE_X20Y20.CMUX    Tilo                  0.343   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13_G
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X16Y33.A2      net (fanout=1)        1.714   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X16Y33.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X16Y34.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X16Y35.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X16Y36.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X16Y37.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X16Y38.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X16Y39.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X16Y40.CIN     net (fanout=1)        0.188   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X16Y40.CMUX    Tcinc                 0.272   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_xor<31>
    SLICE_X16Y44.A4      net (fanout=1)        0.777   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<30>
    SLICE_X16Y44.CLK     Tas                   0.213   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA1<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2241
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_30
    -------------------------------------------------  ---------------------------
    Total                                     11.111ns (3.741ns logic, 7.370ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X4Y9.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y9.CQ        Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X4Y9.C5        net (fanout=1)        0.060   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X4Y9.CLK       Tah         (-Th)    -0.121   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X20Y15.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.CQ      Tcko                  0.200   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X20Y15.C5      net (fanout=1)        0.060   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X20Y15.CLK     Tah         (-Th)    -0.121   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>_rt
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X0Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X0Y53.DX       net (fanout=3)        0.137   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X0Y53.CLK      Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" 
TS_TX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 857 paths analyzed, 491 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.430ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (SLICE_X17Y10.C6), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.529ns (Levels of Logic = 3)
  Clock Path Skew:      -0.416ns (1.704 - 2.120)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.AQ        Tcko                  0.408   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X19Y11.C5      net (fanout=3)        1.367   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X19Y11.C       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X17Y10.D4      net (fanout=5)        0.796   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X17Y10.D       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X17Y10.C6      net (fanout=1)        0.118   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X17Y10.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (1.248ns logic, 2.281ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.211ns (Levels of Logic = 3)
  Clock Path Skew:      -0.396ns (1.704 - 2.100)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.BQ       Tcko                  0.408   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X19Y11.C4      net (fanout=3)        1.049   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X19Y11.C       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X17Y10.D4      net (fanout=5)        0.796   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X17Y10.D       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X17Y10.C6      net (fanout=1)        0.118   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X17Y10.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (1.248ns logic, 1.963ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_10 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.706ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.147 - 0.160)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_10 to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.CQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<10>
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_10
    SLICE_X17Y11.B1      net (fanout=3)        0.753   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<10>
    SLICE_X17Y11.B       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In2
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In2
    SLICE_X17Y10.D2      net (fanout=1)        0.587   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In2
    SLICE_X17Y10.D       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X17Y10.C6      net (fanout=1)        0.118   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X17Y10.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.706ns (1.248ns logic, 1.458ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3 (SLICE_X17Y10.A5), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.104ns (Levels of Logic = 2)
  Clock Path Skew:      -0.416ns (1.704 - 2.120)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.AQ        Tcko                  0.408   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X19Y11.C5      net (fanout=3)        1.367   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X19Y11.C       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X17Y10.A5      net (fanout=5)        0.748   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X17Y10.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3-In3
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.104ns (0.989ns logic, 2.115ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.396ns (1.704 - 2.100)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.BQ       Tcko                  0.408   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X19Y11.C4      net (fanout=3)        1.049   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X19Y11.C       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X17Y10.A5      net (fanout=5)        0.748   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X17Y10.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3-In3
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (0.989ns logic, 1.797ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1 (SLICE_X19Y11.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.815ns (Levels of Logic = 2)
  Clock Path Skew:      -0.465ns (1.655 - 2.120)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.AQ        Tcko                  0.408   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X19Y11.C5      net (fanout=3)        1.367   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X19Y11.C       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X19Y11.A2      net (fanout=5)        0.459   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X19Y11.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1-In
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.815ns (0.989ns logic, 1.826ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.497ns (Levels of Logic = 2)
  Clock Path Skew:      -0.445ns (1.655 - 2.100)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.BQ       Tcko                  0.408   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X19Y11.C4      net (fanout=3)        1.049   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X19Y11.C       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X19Y11.A2      net (fanout=5)        0.459   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X19Y11.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1-In
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.497ns (0.989ns logic, 1.508ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X13Y17.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y17.CQ      Tcko                  0.198   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X13Y17.C5      net (fanout=1)        0.051   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X13Y17.CLK     Tah         (-Th)    -0.155   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>_rt
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (SLICE_X13Y17.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y17.BQ      Tcko                  0.198   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    SLICE_X13Y17.B5      net (fanout=1)        0.067   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>
    SLICE_X13Y17.CLK     Tah         (-Th)    -0.155   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>_rt
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X15Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.AQ      Tcko                  0.234   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X15Y15.AX      net (fanout=2)        0.135   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X15Y15.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.293ns logic, 0.135ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TxControl/I0
  Logical resource: BUFG_inst_TxControl/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<3>/CLK
  Logical resource: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_0/CK
  Location pin: SLICE_X16Y10.CLK
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" 
TS_TX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3240 paths analyzed, 1644 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.006ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (SLICE_X16Y8.A1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Last (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.129ns (Levels of Logic = 2)
  Clock Path Skew:      -0.389ns (1.700 - 2.089)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Last to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.AQ      Tcko                  0.447   EtherCATPartition_inst/TxControl_1/m_Mac_Last
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X19Y9.A4       net (fanout=5)        1.039   EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X19Y9.AMUX     Tilo                  0.313   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_SW0
    SLICE_X16Y8.A1       net (fanout=1)        0.989   EtherCATPartition_inst/MAC100/N217
    SLICE_X16Y8.CLK      Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (1.101ns logic, 2.028ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.552ns (Levels of Logic = 2)
  Clock Path Skew:      -0.320ns (1.700 - 2.020)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.AQ       Tcko                  0.447   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X19Y9.A3       net (fanout=17)       0.462   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X19Y9.AMUX     Tilo                  0.313   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_SW0
    SLICE_X16Y8.A1       net (fanout=1)        0.989   EtherCATPartition_inst/MAC100/N217
    SLICE_X16Y8.CLK      Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (1.101ns logic, 1.451ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.142 - 0.154)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y9.CQ       Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    SLICE_X19Y9.A2       net (fanout=5)        0.820   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    SLICE_X19Y9.AMUX     Tilo                  0.313   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_SW0
    SLICE_X16Y8.A1       net (fanout=1)        0.989   EtherCATPartition_inst/MAC100/N217
    SLICE_X16Y8.CLK      Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    -------------------------------------------------  ---------------------------
    Total                                      2.854ns (1.045ns logic, 1.809ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (SLICE_X8Y9.A2), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Last (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.072ns (Levels of Logic = 3)
  Clock Path Skew:      -0.341ns (1.748 - 2.089)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Last to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.AQ      Tcko                  0.447   EtherCATPartition_inst/TxControl_1/m_Mac_Last
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X17Y9.A2       net (fanout=5)        0.832   EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X17Y9.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In11
    SLICE_X12Y9.A6       net (fanout=3)        0.356   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In1
    SLICE_X12Y9.A        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X8Y9.A2        net (fanout=2)        0.632   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X8Y9.CLK       Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (1.252ns logic, 1.820ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.834ns (Levels of Logic = 2)
  Clock Path Skew:      -0.272ns (1.748 - 2.020)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.AQ       Tcko                  0.447   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X12Y9.A4       net (fanout=17)       1.209   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X12Y9.A        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X8Y9.A2        net (fanout=2)        0.632   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X8Y9.CLK       Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      2.834ns (0.993ns logic, 1.841ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.478ns (Levels of Logic = 3)
  Clock Path Skew:      0.031ns (0.398 - 0.367)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.CMUX     Tshcko                0.455   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx
    SLICE_X11Y9.C2       net (fanout=7)        0.895   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx
    SLICE_X11Y9.CMUX     Tilo                  0.313   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In2_SW0
    SLICE_X12Y9.A1       net (fanout=1)        0.637   EtherCATPartition_inst/MAC100/N182
    SLICE_X12Y9.A        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X8Y9.A2        net (fanout=2)        0.632   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X8Y9.CLK       Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (1.314ns logic, 2.164ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (SLICE_X16Y9.B6), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.014ns (Levels of Logic = 3)
  Clock Path Skew:      -0.317ns (1.703 - 2.020)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.AQ       Tcko                  0.447   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X13Y8.A4       net (fanout=17)       1.095   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X13Y8.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/INT_ENABLE
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
    SLICE_X16Y9.A6       net (fanout=1)        0.549   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
    SLICE_X16Y9.A        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X16Y9.B6       net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X16Y9.CLK      Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (1.252ns logic, 1.762ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.317ns (1.703 - 2.020)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.AQ       Tcko                  0.447   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X19Y9.A3       net (fanout=17)       0.462   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X19Y9.A        Tilo                  0.259   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o2_SW0
    SLICE_X16Y9.A2       net (fanout=1)        0.767   EtherCATPartition_inst/MAC100/N180
    SLICE_X16Y9.A        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X16Y9.B6       net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X16Y9.CLK      Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      2.599ns (1.252ns logic, 1.347ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.334ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.353 - 0.402)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.AQ       Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2
    SLICE_X19Y9.A5       net (fanout=11)       1.253   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2
    SLICE_X19Y9.A        Tilo                  0.259   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o2_SW0
    SLICE_X16Y9.A2       net (fanout=1)        0.767   EtherCATPartition_inst/MAC100/N180
    SLICE_X16Y9.A        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X16Y9.B6       net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X16Y9.CLK      Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      3.334ns (1.196ns logic, 2.138ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_0 (SLICE_X17Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_0 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (1.072 - 0.970)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_0 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.CQ      Tcko                  0.198   EtherCATPartition_inst/TxControl_1/m_Mac_Data<0>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_0
    SLICE_X17Y15.AX      net (fanout=2)        0.387   EtherCATPartition_inst/TxControl_1/m_Mac_Data<0>
    SLICE_X17Y15.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_0
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.257ns logic, 0.387ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3 (SLICE_X17Y15.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (1.072 - 0.970)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.BQ      Tcko                  0.200   EtherCATPartition_inst/TxControl_1/m_Mac_Data<7>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_3
    SLICE_X17Y15.DX      net (fanout=2)        0.388   EtherCATPartition_inst/TxControl_1/m_Mac_Data<3>
    SLICE_X17Y15.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.259ns logic, 0.388ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_6 (SLICE_X17Y15.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_6 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.679ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (1.072 - 0.971)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_6 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.CQ      Tcko                  0.200   EtherCATPartition_inst/TxControl_1/m_Mac_Data<6>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_6
    SLICE_X17Y15.C5      net (fanout=2)        0.324   EtherCATPartition_inst/TxControl_1/m_Mac_Data<6>
    SLICE_X17Y15.CLK     Tah         (-Th)    -0.155   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<3>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data<6>_rt
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_6
    -------------------------------------------------  ---------------------------
    Total                                      0.679ns (0.355ns logic, 0.324ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Tx_FB/I0
  Logical resource: BUFG_inst_Tx_FB/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_Tx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_0/CK
  Location pin: SLICE_X28Y12.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_1/CK
  Location pin: SLICE_X28Y12.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" 
TS_RX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1161 paths analyzed, 532 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.636ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (SLICE_X27Y10.A2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_5 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.284ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.352 - 0.369)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_5 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.BQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_5
    SLICE_X33Y16.D4      net (fanout=3)        0.981   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<5>
    SLICE_X33Y16.D       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In2
    SLICE_X33Y16.C4      net (fanout=1)        0.462   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In2
    SLICE_X33Y16.C       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In3
    SLICE_X27Y10.B4      net (fanout=1)        1.302   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In3
    SLICE_X27Y10.B       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In4
    SLICE_X27Y10.A2      net (fanout=1)        0.993   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In4
    SLICE_X27Y10.CLK     Tas                   0.322   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.284ns (1.546ns logic, 3.738ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_7 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.124ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.352 - 0.369)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_7 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.DQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_7
    SLICE_X33Y16.D1      net (fanout=3)        0.821   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
    SLICE_X33Y16.D       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In2
    SLICE_X33Y16.C4      net (fanout=1)        0.462   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In2
    SLICE_X33Y16.C       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In3
    SLICE_X27Y10.B4      net (fanout=1)        1.302   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In3
    SLICE_X27Y10.B       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In4
    SLICE_X27Y10.A2      net (fanout=1)        0.993   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In4
    SLICE_X27Y10.CLK     Tas                   0.322   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.124ns (1.546ns logic, 3.578ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_4 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.841ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.352 - 0.369)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_4 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_4
    SLICE_X33Y16.D3      net (fanout=3)        0.538   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<4>
    SLICE_X33Y16.D       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In2
    SLICE_X33Y16.C4      net (fanout=1)        0.462   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In2
    SLICE_X33Y16.C       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In3
    SLICE_X27Y10.B4      net (fanout=1)        1.302   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In3
    SLICE_X27Y10.B       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In4
    SLICE_X27Y10.A2      net (fanout=1)        0.993   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In4
    SLICE_X27Y10.CLK     Tas                   0.322   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.841ns (1.546ns logic, 3.295ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5 (SLICE_X41Y37.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.642ns (Levels of Logic = 2)
  Clock Path Skew:      -0.373ns (1.627 - 2.000)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y10.BQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X32Y16.D4      net (fanout=9)        1.309   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X32Y16.DMUX    Tilo                  0.251   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X32Y16.C4      net (fanout=1)        0.374   N510
    SLICE_X32Y16.C       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X41Y37.CE      net (fanout=4)        1.817   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X41Y37.CLK     Tceck                 0.295   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<5>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5
    -------------------------------------------------  ---------------------------
    Total                                      4.642ns (1.142ns logic, 3.500ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.995ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.370 - 0.371)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y10.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X32Y16.D5      net (fanout=31)       1.662   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X32Y16.DMUX    Tilo                  0.251   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X32Y16.C4      net (fanout=1)        0.374   N510
    SLICE_X32Y16.C       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X41Y37.CE      net (fanout=4)        1.817   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X41Y37.CLK     Tceck                 0.295   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<5>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5
    -------------------------------------------------  ---------------------------
    Total                                      4.995ns (1.142ns logic, 3.853ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.862ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.370 - 0.351)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X32Y16.B2      net (fanout=19)       1.070   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X32Y16.B       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X32Y16.A5      net (fanout=1)        0.169   N512
    SLICE_X32Y16.A       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X32Y16.C1      net (fanout=2)        0.449   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X32Y16.C       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X41Y37.CE      net (fanout=4)        1.817   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X41Y37.CLK     Tceck                 0.295   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<5>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5
    -------------------------------------------------  ---------------------------
    Total                                      4.862ns (1.357ns logic, 3.505ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (SLICE_X40Y32.C6), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.102ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.377 - 0.351)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.BQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X42Y32.D2      net (fanout=35)       2.652   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X42Y32.D       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/Mmux__n0235211
    SLICE_X40Y32.A4      net (fanout=7)        0.462   EtherCATPartition_inst/RxControl_1/Mmux__n023521
    SLICE_X40Y32.A       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/Mmux__n023592
    SLICE_X40Y32.C6      net (fanout=4)        0.792   EtherCATPartition_inst/RxControl_1/Mmux__n023592
    SLICE_X40Y32.CLK     Tas                   0.341   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/Mmux__n023511
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.102ns (1.196ns logic, 3.906ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.886ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.377 - 0.351)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X42Y32.D4      net (fanout=19)       2.436   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X42Y32.D       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/Mmux__n0235211
    SLICE_X40Y32.A4      net (fanout=7)        0.462   EtherCATPartition_inst/RxControl_1/Mmux__n023521
    SLICE_X40Y32.A       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/Mmux__n023592
    SLICE_X40Y32.C6      net (fanout=4)        0.792   EtherCATPartition_inst/RxControl_1/Mmux__n023592
    SLICE_X40Y32.CLK     Tas                   0.341   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/Mmux__n023511
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.886ns (1.196ns logic, 3.690ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.285 - 0.311)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.DMUX    Tshcko                0.488   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    SLICE_X39Y32.A1      net (fanout=8)        0.737   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<0>
    SLICE_X39Y32.A       Tilo                  0.259   N504
                                                       EtherCATPartition_inst/RxControl_1/Mmux__n023592_SW0
    SLICE_X40Y32.A3      net (fanout=1)        0.508   N504
    SLICE_X40Y32.A       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/Mmux__n023592
    SLICE_X40Y32.C6      net (fanout=4)        0.792   EtherCATPartition_inst/RxControl_1/Mmux__n023592
    SLICE_X40Y32.CLK     Tas                   0.341   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/Mmux__n023511
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.330ns (1.293ns logic, 2.037ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9 (SLICE_X22Y23.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (0.982 - 0.898)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.BQ      Tcko                  0.198   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1
    SLICE_X22Y23.B5      net (fanout=2)        0.302   EtherCATPartition_inst/rx_axis_mac_tdata<1>
    SLICE_X22Y23.CLK     Tah         (-Th)    -0.197   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<11>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data161
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9
    -------------------------------------------------  ---------------------------
    Total                                      0.697ns (0.395ns logic, 0.302ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_12 (SLICE_X18Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_4 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.005 - 0.908)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_4 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.200   EtherCATPartition_inst/rx_axis_mac_tdata<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_4
    SLICE_X18Y22.A6      net (fanout=2)        0.359   EtherCATPartition_inst/rx_axis_mac_tdata<4>
    SLICE_X18Y22.CLK     Tah         (-Th)    -0.197   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<15>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data41
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_12
    -------------------------------------------------  ---------------------------
    Total                                      0.756ns (0.397ns logic, 0.359ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_3 (SLICE_X22Y24.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_3 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (0.982 - 0.898)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_3 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.DQ      Tcko                  0.198   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_3
    SLICE_X22Y24.D6      net (fanout=2)        0.385   EtherCATPartition_inst/rx_axis_mac_tdata<3>
    SLICE_X22Y24.CLK     Tah         (-Th)    -0.197   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<3>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data101
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.395ns logic, 0.385ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RxControl/I0
  Logical resource: BUFG_inst_RxControl/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>/CLK
  Logical resource: EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8/CK
  Location pin: SLICE_X40Y32.CLK
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" 
TS_RX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4271 paths analyzed, 1547 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.256ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_18 (SLICE_X32Y31.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.282ns (Levels of Logic = 2)
  Clock Path Skew:      -0.361ns (1.600 - 1.961)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.BQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X36Y10.A1      net (fanout=35)       1.123   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X36Y10.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o1
    SLICE_X32Y18.A1      net (fanout=93)       1.516   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o
    SLICE_X32Y18.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X32Y31.CE      net (fanout=14)       1.451   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X32Y31.CLK     Tceck                 0.335   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<19>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_18
    -------------------------------------------------  ---------------------------
    Total                                      5.282ns (1.192ns logic, 4.090ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.239ns (Levels of Logic = 2)
  Clock Path Skew:      -0.361ns (1.600 - 1.961)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X36Y10.A2      net (fanout=19)       1.080   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X36Y10.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o1
    SLICE_X32Y18.A1      net (fanout=93)       1.516   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o
    SLICE_X32Y18.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X32Y31.CE      net (fanout=14)       1.451   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X32Y31.CLK     Tceck                 0.335   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<19>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_18
    -------------------------------------------------  ---------------------------
    Total                                      5.239ns (1.192ns logic, 4.047ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.023ns (Levels of Logic = 2)
  Clock Path Skew:      -0.381ns (1.600 - 1.981)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y10.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X36Y10.A3      net (fanout=31)       0.920   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X36Y10.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o1
    SLICE_X32Y18.A1      net (fanout=93)       1.516   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o
    SLICE_X32Y18.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X32Y31.CE      net (fanout=14)       1.451   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X32Y31.CLK     Tceck                 0.335   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<19>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_18
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (1.136ns logic, 3.887ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_22 (SLICE_X35Y29.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.271ns (Levels of Logic = 2)
  Clock Path Skew:      -0.356ns (1.605 - 1.961)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.BQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X36Y10.A1      net (fanout=35)       1.123   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X36Y10.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o1
    SLICE_X32Y18.A1      net (fanout=93)       1.516   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o
    SLICE_X32Y18.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X35Y29.CE      net (fanout=14)       1.451   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X35Y29.CLK     Tceck                 0.324   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<22>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_22
    -------------------------------------------------  ---------------------------
    Total                                      5.271ns (1.181ns logic, 4.090ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.228ns (Levels of Logic = 2)
  Clock Path Skew:      -0.356ns (1.605 - 1.961)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X36Y10.A2      net (fanout=19)       1.080   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X36Y10.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o1
    SLICE_X32Y18.A1      net (fanout=93)       1.516   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o
    SLICE_X32Y18.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X35Y29.CE      net (fanout=14)       1.451   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X35Y29.CLK     Tceck                 0.324   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<22>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_22
    -------------------------------------------------  ---------------------------
    Total                                      5.228ns (1.181ns logic, 4.047ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.012ns (Levels of Logic = 2)
  Clock Path Skew:      -0.376ns (1.605 - 1.981)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y10.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X36Y10.A3      net (fanout=31)       0.920   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X36Y10.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o1
    SLICE_X32Y18.A1      net (fanout=93)       1.516   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o
    SLICE_X32Y18.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X35Y29.CE      net (fanout=14)       1.451   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X35Y29.CLK     Tceck                 0.324   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<22>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_22
    -------------------------------------------------  ---------------------------
    Total                                      5.012ns (1.125ns logic, 3.887ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_19 (SLICE_X32Y31.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.262ns (Levels of Logic = 2)
  Clock Path Skew:      -0.361ns (1.600 - 1.961)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.BQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X36Y10.A1      net (fanout=35)       1.123   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X36Y10.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o1
    SLICE_X32Y18.A1      net (fanout=93)       1.516   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o
    SLICE_X32Y18.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X32Y31.CE      net (fanout=14)       1.451   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X32Y31.CLK     Tceck                 0.315   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<19>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_19
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (1.172ns logic, 4.090ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.219ns (Levels of Logic = 2)
  Clock Path Skew:      -0.361ns (1.600 - 1.961)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X36Y10.A2      net (fanout=19)       1.080   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X36Y10.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o1
    SLICE_X32Y18.A1      net (fanout=93)       1.516   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o
    SLICE_X32Y18.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X32Y31.CE      net (fanout=14)       1.451   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X32Y31.CLK     Tceck                 0.315   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<19>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_19
    -------------------------------------------------  ---------------------------
    Total                                      5.219ns (1.172ns logic, 4.047ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.003ns (Levels of Logic = 2)
  Clock Path Skew:      -0.381ns (1.600 - 1.981)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y10.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X36Y10.A3      net (fanout=31)       0.920   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X36Y10.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o1
    SLICE_X32Y18.A1      net (fanout=93)       1.516   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_713_o
    SLICE_X32Y18.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X32Y31.CE      net (fanout=14)       1.451   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X32Y31.CLK     Tceck                 0.315   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<19>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_19
    -------------------------------------------------  ---------------------------
    Total                                      5.003ns (1.116ns logic, 3.887ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch (SLICE_X37Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.040 - 0.041)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y13.AQ      Tcko                  0.200   EtherCATPartition_inst/rx_reset_out
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X37Y11.SR      net (fanout=92)       0.295   EtherCATPartition_inst/rx_reset_out
    SLICE_X37Y11.CLK     Tcksr       (-Th)     0.128   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.072ns logic, 0.295ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG7_6 (SLICE_X32Y17.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG6_6 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG7_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG6_6 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG7_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y17.CQ      Tcko                  0.200   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG7<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG6_6
    SLICE_X32Y17.C5      net (fanout=2)        0.064   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG6<6>
    SLICE_X32Y17.CLK     Tah         (-Th)    -0.121   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG7<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG6<6>_rt
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG7_6
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.321ns logic, 0.064ns route)
                                                       (83.4% logic, 16.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG2 (SLICE_X25Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y5.AQ       Tcko                  0.200   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG1
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG1
    SLICE_X25Y5.AX       net (fanout=1)        0.135   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG1
    SLICE_X25Y5.CLK      Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG2
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Rx_FB/I0
  Logical resource: BUFG_inst_Rx_FB/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_Rx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<5>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X30Y4.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<5>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X30Y4.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.668ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.668ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X15Y43.A3      net (fanout=671)      3.123   startup_reset
    SLICE_X15Y43.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X12Y45.SR      net (fanout=2)        0.648   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X12Y45.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (0.897ns logic, 3.771ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y43.A5      net (fanout=2)        1.247   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y43.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X12Y45.SR      net (fanout=2)        0.648   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X12Y45.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.880ns logic, 1.895ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.022ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.478ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X15Y43.A3      net (fanout=671)      3.123   startup_reset
    SLICE_X15Y43.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X12Y45.CLK     net (fanout=2)        0.634   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (0.721ns logic, 3.757ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.915ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.585ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y43.A5      net (fanout=2)        1.247   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y43.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X12Y45.CLK     net (fanout=2)        0.634   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (0.704ns logic, 1.881ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.560ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y43.A5      net (fanout=2)        0.739   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y43.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X12Y45.SR      net (fanout=2)        0.360   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X12Y45.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (0.461ns logic, 1.099ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.749ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X15Y43.A3      net (fanout=671)      1.926   startup_reset
    SLICE_X15Y43.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X12Y45.SR      net (fanout=2)        0.360   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X12Y45.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.749ns (0.463ns logic, 2.286ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.461ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.461ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y43.A5      net (fanout=2)        0.739   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y43.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X12Y45.CLK     net (fanout=2)        0.321   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (0.401ns logic, 1.060ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.650ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.650ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X15Y43.A3      net (fanout=671)      1.926   startup_reset
    SLICE_X15Y43.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X12Y45.CLK     net (fanout=2)        0.321   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (0.403ns logic, 2.247ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.499ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X12Y51.A1      net (fanout=671)      4.084   startup_reset
    SLICE_X12Y51.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X12Y48.SR      net (fanout=2)        0.609   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X12Y48.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (0.806ns logic, 4.693ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y51.A2      net (fanout=2)        1.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y51.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X12Y48.SR      net (fanout=2)        0.609   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X12Y48.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.768ns (0.859ns logic, 1.909ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.123ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.377ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X12Y51.A1      net (fanout=671)      4.084   startup_reset
    SLICE_X12Y51.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X12Y48.CLK     net (fanout=2)        0.634   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      5.377ns (0.659ns logic, 4.718ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.854ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.646ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y51.A2      net (fanout=2)        1.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y51.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X12Y48.CLK     net (fanout=2)        0.634   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (0.712ns logic, 1.934ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.579ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y51.A2      net (fanout=2)        0.801   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y51.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X12Y48.SR      net (fanout=2)        0.309   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X12Y48.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.579ns (0.469ns logic, 1.110ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X12Y51.A1      net (fanout=671)      2.537   startup_reset
    SLICE_X12Y51.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X12Y48.SR      net (fanout=2)        0.309   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X12Y48.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (0.425ns logic, 2.846ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.544ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.544ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y51.A2      net (fanout=2)        0.801   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y51.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X12Y48.CLK     net (fanout=2)        0.316   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.544ns (0.427ns logic, 1.117ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.236ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.236ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X12Y51.A1      net (fanout=671)      2.537   startup_reset
    SLICE_X12Y51.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X12Y48.CLK     net (fanout=2)        0.316   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (0.383ns logic, 2.853ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 17 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.190ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_11 (SLICE_X27Y56.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.810ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<3> (PAD)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_11 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.527ns (Levels of Logic = 3)
  Clock Path Delay:     2.362ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<3> to CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A7.I                 Tiopi                 1.310   iMPG_DI<3>
                                                       iMPG_DI<3>
                                                       iMPG_DI_3_IBUF
                                                       ProtoComp1230.IMUX.12
    SLICE_X24Y60.D3      net (fanout=1)        5.746   iMPG_DI_3_IBUF
    SLICE_X24Y60.DMUX    Tilo                  0.251   N10
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT311
    SLICE_X27Y56.D1      net (fanout=1)        0.898   CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT310
    SLICE_X27Y56.CLK     Tas                   0.322   CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut<11>
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT312
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_11
    -------------------------------------------------  ---------------------------
    Total                                      8.527ns (1.883ns logic, 6.644ns route)
                                                       (22.1% logic, 77.9% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y56.CLK     net (fanout=654)      0.783   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (1.323ns logic, 1.039ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_8 (SLICE_X25Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.050ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<0> (PAD)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_8 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.302ns (Levels of Logic = 3)
  Clock Path Delay:     2.377ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<0> to CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A4.I                 Tiopi                 1.310   iMPG_DI<0>
                                                       iMPG_DI<0>
                                                       iMPG_DI_0_IBUF
                                                       ProtoComp1230.IMUX.9
    SLICE_X25Y57.B3      net (fanout=1)        6.224   iMPG_DI_0_IBUF
    SLICE_X25Y57.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1514
    SLICE_X25Y57.A5      net (fanout=1)        0.187   CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1513
    SLICE_X25Y57.CLK     Tas                   0.322   CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1515
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_8
    -------------------------------------------------  ---------------------------
    Total                                      8.302ns (1.891ns logic, 6.411ns route)
                                                       (22.8% logic, 77.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y57.CLK     net (fanout=654)      0.798   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.377ns (1.323ns logic, 1.054ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_12 (SLICE_X26Y57.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.113ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<4> (PAD)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.227ns (Levels of Logic = 3)
  Clock Path Delay:     2.365ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<4> to CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A6.I                 Tiopi                 1.310   iMPG_DI<4>
                                                       iMPG_DI<4>
                                                       iMPG_DI_4_IBUF
                                                       ProtoComp1230.IMUX.13
    SLICE_X24Y57.A4      net (fanout=1)        5.727   iMPG_DI_4_IBUF
    SLICE_X24Y57.AMUX    Tilo                  0.251   CNC2_FC_V2_EtherCAT_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<3>
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT411
    SLICE_X26Y57.B4      net (fanout=1)        0.650   CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT410
    SLICE_X26Y57.CLK     Tas                   0.289   CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut<13>
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT412
                                                       CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                      8.227ns (1.850ns logic, 6.377ns route)
                                                       (22.5% logic, 77.5% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y57.CLK     net (fanout=654)      0.786   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (1.323ns logic, 1.042ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (SLICE_X47Y44.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iXY2_STS (PAD)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.427ns (Levels of Logic = 1)
  Clock Path Delay:     3.316ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iXY2_STS to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K16.I                Tiopi                 1.126   iXY2_STS
                                                       iXY2_STS
                                                       iXY2_STS_IBUF
                                                       ProtoComp1230.IMUX.16
    SLICE_X47Y44.AX      net (fanout=1)        2.253   iXY2_STS_IBUF
    SLICE_X47Y44.CLK     Tckdi       (-Th)    -0.048   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<3>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (1.174ns logic, 2.253ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X47Y44.CLK     net (fanout=654)      1.148   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (1.519ns logic, 1.797ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0 (SLICE_X39Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_B (PAD)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.782ns (Levels of Logic = 1)
  Clock Path Delay:     3.251ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_B to CNC2_FC_V2_EtherCAT_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A11.I                Tiopi                 1.126   iMPG_B
                                                       iMPG_B
                                                       iMPG_B_IBUF
                                                       ProtoComp1230.IMUX.34
    SLICE_X39Y74.AX      net (fanout=1)        2.608   iMPG_B_IBUF
    SLICE_X39Y74.CLK     Tckdi       (-Th)    -0.048   CNC2_FC_V2_EtherCAT_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<3>
                                                       CNC2_FC_V2_EtherCAT_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (1.174ns logic, 2.608ns route)
                                                       (31.0% logic, 69.0% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y74.CLK     net (fanout=654)      1.083   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (1.519ns logic, 1.732ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (SLICE_X45Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.593ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          CNC2_FC_V2_EtherCAT_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 1)
  Clock Path Delay:     3.282ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_A to CNC2_FC_V2_EtherCAT_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A12.I                Tiopi                 1.126   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp1230.IMUX.33
    SLICE_X45Y74.AX      net (fanout=1)        2.726   iMPG_A_IBUF
    SLICE_X45Y74.CLK     Tckdi       (-Th)    -0.048   CNC2_FC_V2_EtherCAT_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack<3>
                                                       CNC2_FC_V2_EtherCAT_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (1.174ns logic, 2.726ns route)
                                                       (30.1% logic, 69.9% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y74.CLK     net (fanout=654)      1.114   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.519ns logic, 1.763ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 545 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  19.631ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.369ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_3 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.213ns (Levels of Logic = 6)
  Clock Path Delay:     3.393ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X5Y72.CLK      net (fanout=654)      1.225   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (1.519ns logic, 1.874ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_3 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y72.DQ       Tcko                  0.391   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<3>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_3
    SLICE_X4Y72.D2       net (fanout=3)        0.627   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<3>
    SLICE_X4Y72.D        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn12
    SLICE_X4Y72.C6       net (fanout=1)        0.118   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X4Y72.C        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14_SW0
    SLICE_X23Y61.C2      net (fanout=2)        4.840   N860
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_359_o
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X34Y44.B6      net (fanout=39)       2.356   oLaserOn_OBUF
    SLICE_X34Y44.B       Tilo                  0.203   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X34Y44.A5      net (fanout=1)        0.222   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X34Y44.A       Tilo                  0.203   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.203   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     16.213ns (3.847ns logic, 12.366ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.378ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_15 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.197ns (Levels of Logic = 6)
  Clock Path Delay:     3.400ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X5Y75.CLK      net (fanout=654)      1.232   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.400ns (1.519ns logic, 1.881ns route)
                                                       (44.7% logic, 55.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_15 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y75.DQ       Tcko                  0.391   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<15>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_15
    SLICE_X4Y72.D6       net (fanout=3)        0.611   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<15>
    SLICE_X4Y72.D        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn12
    SLICE_X4Y72.C6       net (fanout=1)        0.118   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X4Y72.C        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14_SW0
    SLICE_X23Y61.C2      net (fanout=2)        4.840   N860
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_359_o
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X34Y44.B6      net (fanout=39)       2.356   oLaserOn_OBUF
    SLICE_X34Y44.B       Tilo                  0.203   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X34Y44.A5      net (fanout=1)        0.222   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X34Y44.A       Tilo                  0.203   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.203   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     16.197ns (3.847ns logic, 12.350ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.386ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_5 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.197ns (Levels of Logic = 6)
  Clock Path Delay:     3.392ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y74.CLK      net (fanout=654)      1.224   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.392ns (1.519ns logic, 1.873ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_5 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y74.BQ       Tcko                  0.391   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<7>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_5
    SLICE_X4Y72.D4       net (fanout=3)        0.611   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<5>
    SLICE_X4Y72.D        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn12
    SLICE_X4Y72.C6       net (fanout=1)        0.118   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X4Y72.C        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14_SW0
    SLICE_X23Y61.C2      net (fanout=2)        4.840   N860
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_359_o
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X34Y44.B6      net (fanout=39)       2.356   oLaserOn_OBUF
    SLICE_X34Y44.B       Tilo                  0.203   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X34Y44.A5      net (fanout=1)        0.222   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X34Y44.A       Tilo                  0.203   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.203   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     16.197ns (3.847ns logic, 12.350ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.905ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_3 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.677ns (Levels of Logic = 5)
  Clock Path Delay:     3.393ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X5Y72.CLK      net (fanout=654)      1.225   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (1.519ns logic, 1.874ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_3 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y72.DQ       Tcko                  0.391   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<3>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_3
    SLICE_X4Y72.D2       net (fanout=3)        0.627   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<3>
    SLICE_X4Y72.D        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn12
    SLICE_X4Y72.C6       net (fanout=1)        0.118   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X4Y72.C        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14_SW0
    SLICE_X23Y61.C2      net (fanout=2)        4.840   N860
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_359_o
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X34Y43.CX      net (fanout=39)       2.748   oLaserOn_OBUF
    SLICE_X34Y43.CMUX    Tcxc                  0.164   oLaser1_OBUF
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.739   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     14.677ns (3.605ns logic, 11.072ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.914ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_15 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.661ns (Levels of Logic = 5)
  Clock Path Delay:     3.400ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X5Y75.CLK      net (fanout=654)      1.232   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.400ns (1.519ns logic, 1.881ns route)
                                                       (44.7% logic, 55.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_15 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y75.DQ       Tcko                  0.391   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<15>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_15
    SLICE_X4Y72.D6       net (fanout=3)        0.611   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<15>
    SLICE_X4Y72.D        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn12
    SLICE_X4Y72.C6       net (fanout=1)        0.118   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X4Y72.C        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14_SW0
    SLICE_X23Y61.C2      net (fanout=2)        4.840   N860
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_359_o
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X34Y43.CX      net (fanout=39)       2.748   oLaserOn_OBUF
    SLICE_X34Y43.CMUX    Tcxc                  0.164   oLaser1_OBUF
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.739   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     14.661ns (3.605ns logic, 11.056ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.922ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_5 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.661ns (Levels of Logic = 5)
  Clock Path Delay:     3.392ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y74.CLK      net (fanout=654)      1.224   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.392ns (1.519ns logic, 1.873ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_5 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y74.BQ       Tcko                  0.391   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<7>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_5
    SLICE_X4Y72.D4       net (fanout=3)        0.611   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<5>
    SLICE_X4Y72.D        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn12
    SLICE_X4Y72.C6       net (fanout=1)        0.118   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X4Y72.C        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14_SW0
    SLICE_X23Y61.C2      net (fanout=2)        4.840   N860
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_359_o
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X34Y43.CX      net (fanout=39)       2.748   oLaserOn_OBUF
    SLICE_X34Y43.CMUX    Tcxc                  0.164   oLaser1_OBUF
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.739   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     14.661ns (3.605ns logic, 11.056ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.887ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_3 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.695ns (Levels of Logic = 4)
  Clock Path Delay:     3.393ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X5Y72.CLK      net (fanout=654)      1.225   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (1.519ns logic, 1.874ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_3 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y72.DQ       Tcko                  0.391   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<3>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_3
    SLICE_X4Y72.D2       net (fanout=3)        0.627   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<3>
    SLICE_X4Y72.D        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn12
    SLICE_X4Y72.C6       net (fanout=1)        0.118   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X4Y72.C        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14_SW0
    SLICE_X23Y61.C2      net (fanout=2)        4.840   N860
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_359_o
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       4.669   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     13.695ns (3.441ns logic, 10.254ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.896ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_15 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.679ns (Levels of Logic = 4)
  Clock Path Delay:     3.400ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X5Y75.CLK      net (fanout=654)      1.232   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.400ns (1.519ns logic, 1.881ns route)
                                                       (44.7% logic, 55.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_15 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y75.DQ       Tcko                  0.391   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<15>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_15
    SLICE_X4Y72.D6       net (fanout=3)        0.611   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<15>
    SLICE_X4Y72.D        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn12
    SLICE_X4Y72.C6       net (fanout=1)        0.118   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X4Y72.C        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14_SW0
    SLICE_X23Y61.C2      net (fanout=2)        4.840   N860
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_359_o
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       4.669   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     13.679ns (3.441ns logic, 10.238ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.904ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_5 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.679ns (Levels of Logic = 4)
  Clock Path Delay:     3.392ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y74.CLK      net (fanout=654)      1.224   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.392ns (1.519ns logic, 1.873ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_5 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y74.BQ       Tcko                  0.391   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<7>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_5
    SLICE_X4Y72.D4       net (fanout=3)        0.611   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<5>
    SLICE_X4Y72.D        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn12
    SLICE_X4Y72.C6       net (fanout=1)        0.118   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X4Y72.C        Tilo                  0.205   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14_SW0
    SLICE_X23Y61.C2      net (fanout=2)        4.840   N860
    SLICE_X23Y61.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_359_o
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       4.669   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     13.679ns (3.441ns logic, 10.238ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.306ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.113ns (Levels of Logic = 1)
  Clock Path Delay:     0.593ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X5Y40.CLK      net (fanout=454)      0.674   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (-1.839ns logic, 2.432ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y40.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        1.519   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (1.594ns logic, 1.519ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_DAT<1> (K11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.058ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer_19 (FF)
  Destination:          oXY2_DAT<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.528ns (Levels of Logic = 1)
  Clock Path Delay:     1.555ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X53Y39.CLK     net (fanout=654)      0.584   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.822ns logic, 0.733ns route)
                                                       (52.9% logic, 47.1% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer_19 to oXY2_DAT<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y39.AQ      Tcko                  0.198   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer<19>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer_19
    K11.O                net (fanout=1)        0.934   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer<19>
    K11.PAD              Tioop                 1.396   oXY2_DAT<1>
                                                       oXY2_DAT_1_OBUF
                                                       oXY2_DAT<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (1.594ns logic, 0.934ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_DAT<2> (L16.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.059ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19 (FF)
  Destination:          oXY2_DAT<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.521ns (Levels of Logic = 1)
  Clock Path Delay:     1.563ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1230.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X53Y29.CLK     net (fanout=654)      0.592   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (0.822ns logic, 0.741ns route)
                                                       (52.6% logic, 47.4% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19 to oXY2_DAT<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y29.AQ      Tcko                  0.198   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer<19>
                                                       CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19
    L16.O                net (fanout=1)        0.927   CNC2_FC_V2_EtherCAT_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer<19>
    L16.PAD              Tioop                 1.396   oXY2_DAT<2>
                                                       oXY2_DAT_2_OBUF
                                                       oXY2_DAT<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.521ns (1.594ns logic, 0.927ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.256ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.744ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.042ns (Levels of Logic = 1)
  Clock Path Delay:     0.939ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1230.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.846   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.070   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.699   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X15Y2.CLK      net (fanout=134)      1.188   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (-3.440ns logic, 4.379ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.AQ       Tcko                  0.391   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    M6.O                 net (fanout=1)        2.270   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      5.042ns (2.772ns logic, 2.270ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.941ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.797ns (Levels of Logic = 1)
  Clock Path Delay:     0.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1230.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.846   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.070   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.699   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X7Y5.CLK       net (fanout=134)      1.236   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.987ns (-3.440ns logic, 4.427ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y5.BQ        Tcko                  0.391   TX_EN1_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    N6.O                 net (fanout=1)        2.025   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (2.772ns logic, 2.025ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.268ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.531ns (Levels of Logic = 1)
  Clock Path Delay:     0.926ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1230.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.846   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.070   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.699   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X16Y2.CLK      net (fanout=134)      1.175   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (-3.440ns logic, 4.366ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y2.AMUX     Tshcko                0.455   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    T6.O                 net (fanout=1)        1.695   TXD1T3_OBUF
    T6.PAD               Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (2.836ns logic, 1.695ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.092ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.699ns (Levels of Logic = 1)
  Clock Path Delay:     0.668ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1230.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.170   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.716   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.310   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X15Y2.CLK      net (fanout=134)      0.618   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.668ns (-1.772ns logic, 2.440ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.AMUX     Tshcko                0.244   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    T5.O                 net (fanout=1)        1.059   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (1.640ns logic, 1.059ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.100ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.720ns (Levels of Logic = 1)
  Clock Path Delay:     0.655ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1230.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.170   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.716   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.310   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X16Y2.CLK      net (fanout=134)      0.605   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.655ns (-1.772ns logic, 2.427ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y2.AQ       Tcko                  0.200   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    N5.O                 net (fanout=1)        1.124   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (1.596ns logic, 1.124ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.165ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.785ns (Levels of Logic = 1)
  Clock Path Delay:     0.655ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1230.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.170   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.716   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.310   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X16Y2.CLK      net (fanout=134)      0.605   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.655ns (-1.772ns logic, 2.427ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y2.AMUX     Tshcko                0.238   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    T6.O                 net (fanout=1)        1.151   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (1.634ns logic, 1.151ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 22 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.384ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X52Y22.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.616ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.855ns (Levels of Logic = 2)
  Clock Path Delay:     0.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1230.IMUX.32
    SLICE_X29Y11.B1      net (fanout=4)        3.406   RX_DV1_IBUF
    SLICE_X29Y11.BMUX    Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o1
    SLICE_X52Y22.SR      net (fanout=4)        2.552   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o
    SLICE_X52Y22.CLK     Trck                  0.274   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      7.855ns (1.897ns logic, 5.958ns route)
                                                       (24.2% logic, 75.8% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1230.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -4.253   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X52Y22.CLK     net (fanout=40)       0.869   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (-2.825ns logic, 3.771ns route)

--------------------------------------------------------------------------------
Slack (setup path):     3.546ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.925ns (Levels of Logic = 2)
  Clock Path Delay:     0.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1230.IMUX.31
    SLICE_X29Y11.B3      net (fanout=4)        2.476   RX_ER1_IBUF
    SLICE_X29Y11.BMUX    Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o1
    SLICE_X52Y22.SR      net (fanout=4)        2.552   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o
    SLICE_X52Y22.CLK     Trck                  0.274   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      6.925ns (1.897ns logic, 5.028ns route)
                                                       (27.4% logic, 72.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1230.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -4.253   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X52Y22.CLK     net (fanout=40)       0.869   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (-2.825ns logic, 3.771ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2 (SLICE_X37Y17.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.458ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.140ns (Levels of Logic = 3)
  Clock Path Delay:     0.873ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1230.IMUX.32
    SLICE_X30Y11.B3      net (fanout=4)        3.739   RX_DV1_IBUF
    SLICE_X30Y11.B       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X37Y17.D3      net (fanout=3)        0.969   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X37Y17.DMUX    Tilo                  0.313   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X37Y17.SR      net (fanout=1)        0.302   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X37Y17.CLK     Trck                  0.304   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    -------------------------------------------------  ---------------------------
    Total                                      7.140ns (2.130ns logic, 5.010ns route)
                                                       (29.8% logic, 70.2% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1230.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -4.253   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.622   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X37Y17.CLK     net (fanout=142)      0.796   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (-2.825ns logic, 3.698ns route)

--------------------------------------------------------------------------------
Slack (setup path):     5.049ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.549ns (Levels of Logic = 3)
  Clock Path Delay:     0.873ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1230.IMUX.31
    SLICE_X30Y11.B2      net (fanout=4)        2.148   RX_ER1_IBUF
    SLICE_X30Y11.B       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X37Y17.D3      net (fanout=3)        0.969   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X37Y17.DMUX    Tilo                  0.313   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X37Y17.SR      net (fanout=1)        0.302   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X37Y17.CLK     Trck                  0.304   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    -------------------------------------------------  ---------------------------
    Total                                      5.549ns (2.130ns logic, 3.419ns route)
                                                       (38.4% logic, 61.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1230.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -4.253   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.622   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X37Y17.CLK     net (fanout=142)      0.796   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (-2.825ns logic, 3.698ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1 (SLICE_X37Y17.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.460ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.138ns (Levels of Logic = 3)
  Clock Path Delay:     0.873ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1230.IMUX.32
    SLICE_X30Y11.B3      net (fanout=4)        3.739   RX_DV1_IBUF
    SLICE_X30Y11.B       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X37Y17.D3      net (fanout=3)        0.969   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X37Y17.DMUX    Tilo                  0.313   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X37Y17.SR      net (fanout=1)        0.302   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X37Y17.CLK     Trck                  0.302   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    -------------------------------------------------  ---------------------------
    Total                                      7.138ns (2.128ns logic, 5.010ns route)
                                                       (29.8% logic, 70.2% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1230.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -4.253   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.622   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X37Y17.CLK     net (fanout=142)      0.796   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (-2.825ns logic, 3.698ns route)

--------------------------------------------------------------------------------
Slack (setup path):     5.051ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.547ns (Levels of Logic = 3)
  Clock Path Delay:     0.873ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1230.IMUX.31
    SLICE_X30Y11.B2      net (fanout=4)        2.148   RX_ER1_IBUF
    SLICE_X30Y11.B       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X37Y17.D3      net (fanout=3)        0.969   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X37Y17.DMUX    Tilo                  0.313   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X37Y17.SR      net (fanout=1)        0.302   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X37Y17.CLK     Trck                  0.302   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    -------------------------------------------------  ---------------------------
    Total                                      5.547ns (2.128ns logic, 3.419ns route)
                                                       (38.4% logic, 61.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1230.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -4.253   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.622   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X37Y17.CLK     net (fanout=142)      0.796   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (-2.825ns logic, 3.698ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1 (SLICE_X24Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.467ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      1.836ns (Levels of Logic = 1)
  Clock Path Delay:     1.094ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp1230.IMUX.28
    SLICE_X24Y2.BX       net (fanout=1)        1.025   RXD1T1_IBUF
    SLICE_X24Y2.CLK      Tckdi       (-Th)    -0.048   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.836ns (0.811ns logic, 1.025ns route)
                                                       (44.2% logic, 55.8% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1230.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.331   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.630   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.341   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X24Y2.CLK      net (fanout=142)      0.581   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (-1.550ns logic, 2.644ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 (SLICE_X24Y2.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.643ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      2.012ns (Levels of Logic = 1)
  Clock Path Delay:     1.094ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 0.763   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp1230.IMUX.29
    SLICE_X24Y2.CX       net (fanout=1)        1.201   RXD1T2_IBUF
    SLICE_X24Y2.CLK      Tckdi       (-Th)    -0.048   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    -------------------------------------------------  ---------------------------
    Total                                      2.012ns (0.811ns logic, 1.201ns route)
                                                       (40.3% logic, 59.7% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1230.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.331   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.630   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.341   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X24Y2.CLK      net (fanout=142)      0.581   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (-1.550ns logic, 2.644ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (SLICE_X30Y11.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.691ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      2.220ns (Levels of Logic = 2)
  Clock Path Delay:     1.054ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RX_ER1 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1230.IMUX.31
    SLICE_X30Y11.B2      net (fanout=4)        1.326   RX_ER1_IBUF
    SLICE_X30Y11.CLK     Tah         (-Th)    -0.131   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1-In
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.220ns (0.894ns logic, 1.326ns route)
                                                       (40.3% logic, 59.7% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1230.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.331   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -2.630   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X30Y11.CLK     net (fanout=40)       0.541   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.054ns (-1.550ns logic, 2.604ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.722ns|     24.088ns|            0|            0|    269810414|       316409|
| TS_CLK_80MHz                  |     12.500ns|     12.044ns|      5.499ns|            0|            0|       316401|            8|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.668ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.499ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_TX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_TX_CLK1                     |     40.000ns|     16.000ns|      8.860ns|            0|            0|            0|         4097|
| TS_CLK_Tx50MHz_DCM            |     20.000ns|      4.430ns|          N/A|            0|            0|          857|            0|
| TS_CLK_Tx25MHz_DCM            |     40.000ns|      8.006ns|          N/A|            0|            0|         3240|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RX_CLK1                     |     40.000ns|     16.000ns|     12.256ns|            0|            0|            0|         5432|
| TS_CLK_Rx50MHz_DCM            |     20.000ns|      5.636ns|          N/A|            0|            0|         1161|            0|
| TS_CLK_Rx25MHz_DCM            |     40.000ns|     12.256ns|          N/A|            0|            0|         4271|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+--------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                    | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)   | Phase  |
------------+------------+------------+------------+------------+--------------------+--------+
RXD1T0      |    3.537(R)|      SLOW  |   -1.154(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T1      |    2.474(R)|      SLOW  |   -0.467(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T2      |    2.738(R)|      SLOW  |   -0.643(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T3      |    2.815(R)|      SLOW  |   -0.712(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RX_DV1      |    6.542(R)|      SLOW  |   -1.251(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    7.384(R)|      SLOW  |   -1.255(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
RX_ER1      |    4.951(R)|      SLOW  |   -0.799(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    6.454(R)|      SLOW  |   -0.691(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
------------+------------+------------+------------+------------+--------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX_DV1      |    5.627(R)|      SLOW  |   -2.314(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
RX_ER1      |    4.697(R)|      SLOW  |   -1.744(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<0>   |    3.510(R)|      SLOW  |   -0.885(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iLIO_DI     |    4.144(R)|      SLOW  |   -1.885(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    1.858(R)|      SLOW  |   -0.593(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    1.760(R)|      SLOW  |   -0.506(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>  |    5.950(R)|      SLOW  |   -3.136(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>  |    5.668(R)|      SLOW  |   -2.867(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>  |    5.560(R)|      SLOW  |   -2.950(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>  |    6.190(R)|      SLOW  |   -3.227(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>  |    5.887(R)|      SLOW  |   -3.076(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>  |    2.818(R)|      SLOW  |   -1.146(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>  |    3.516(R)|      SLOW  |   -1.664(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS    |    1.328(R)|      SLOW  |   -0.086(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.449(R)|      SLOW  |   -0.953(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.839(R)|      SLOW  |   -1.806(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.683(R)|      SLOW  |   -1.658(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
TXD1T0      |         6.256(R)|      SLOW  |         3.504(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T1      |         5.665(R)|      SLOW  |         3.092(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T2      |         5.675(R)|      SLOW  |         3.100(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T3      |         5.732(R)|      SLOW  |         3.165(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TX_EN1      |         6.059(R)|      SLOW  |         3.392(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         8.604(R)|      SLOW  |         4.364(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.463(R)|      SLOW  |         3.306(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         9.382(R)|      SLOW  |         5.197(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.386(R)|      SLOW  |         4.827(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         8.340(R)|      SLOW  |         4.318(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        18.095(R)|      SLOW  |         5.622(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        19.631(R)|      SLOW  |         6.538(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        17.113(R)|      SLOW  |         6.672(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         9.369(R)|      SLOW  |         5.172(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         8.431(R)|      SLOW  |         4.588(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         9.857(R)|      SLOW  |         5.483(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         7.599(R)|      SLOW  |         4.079(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         8.283(R)|      SLOW  |         4.501(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         7.556(R)|      SLOW  |         4.058(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         7.548(R)|      SLOW  |         4.059(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |         9.285(R)|      SLOW  |         5.149(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    6.128|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |    5.796|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   20.275|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 6.104; Ideal Clock Offset To Actual Clock -9.362; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RX_DV1            |    5.627(R)|      SLOW  |   -2.314(R)|      FAST  |   19.373|    2.314|        8.530|
RX_ER1            |    4.697(R)|      SLOW  |   -1.744(R)|      FAST  |   20.303|    1.744|        9.280|
SRI_RX<0>         |    3.510(R)|      SLOW  |   -0.885(R)|      FAST  |   21.490|    0.885|       10.302|
iLIO_DI           |    4.144(R)|      SLOW  |   -1.885(R)|      FAST  |   20.856|    1.885|        9.486|
iMPG_A            |    1.858(R)|      SLOW  |   -0.593(R)|      SLOW  |   23.142|    0.593|       11.275|
iMPG_B            |    1.760(R)|      SLOW  |   -0.506(R)|      SLOW  |   23.240|    0.506|       11.367|
iMPG_DI<0>        |    5.950(R)|      SLOW  |   -3.136(R)|      FAST  |   19.050|    3.136|        7.957|
iMPG_DI<1>        |    5.668(R)|      SLOW  |   -2.867(R)|      FAST  |   19.332|    2.867|        8.233|
iMPG_DI<2>        |    5.560(R)|      SLOW  |   -2.950(R)|      FAST  |   19.440|    2.950|        8.245|
iMPG_DI<3>        |    6.190(R)|      SLOW  |   -3.227(R)|      FAST  |   18.810|    3.227|        7.791|
iMPG_DI<4>        |    5.887(R)|      SLOW  |   -3.076(R)|      FAST  |   19.113|    3.076|        8.019|
iMPG_DI<5>        |    2.818(R)|      SLOW  |   -1.146(R)|      FAST  |   22.182|    1.146|       10.518|
iMPG_DI<6>        |    3.516(R)|      SLOW  |   -1.664(R)|      FAST  |   21.484|    1.664|        9.910|
iXY2_STS          |    1.328(R)|      SLOW  |   -0.086(R)|      SLOW  |   23.672|    0.086|       11.793|
lb_cs_n           |    3.449(R)|      SLOW  |   -0.953(R)|      FAST  |   21.551|    0.953|       10.299|
lb_rd_n           |    4.839(R)|      SLOW  |   -1.806(R)|      FAST  |   20.161|    1.806|        9.178|
lb_wr_n           |    4.683(R)|      SLOW  |   -1.658(R)|      FAST  |   20.317|    1.658|        9.330|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.190|         -  |      -0.086|         -  |   18.810|    0.086|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 6.917; Ideal Clock Offset To Actual Clock 13.926; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    3.537(R)|      SLOW  |   -1.154(R)|      FAST  |    6.463|   31.154|      -12.346|
RXD1T1            |    2.474(R)|      SLOW  |   -0.467(R)|      FAST  |    7.526|   30.467|      -11.471|
RXD1T2            |    2.738(R)|      SLOW  |   -0.643(R)|      FAST  |    7.262|   30.643|      -11.691|
RXD1T3            |    2.815(R)|      SLOW  |   -0.712(R)|      FAST  |    7.185|   30.712|      -11.764|
RX_DV1            |    6.542(R)|      SLOW  |   -1.251(R)|      FAST  |    3.458|   31.251|      -13.897|
                  |    7.384(R)|      SLOW  |   -1.255(R)|      FAST  |    2.616|   31.255|      -14.320|
RX_ER1            |    4.951(R)|      SLOW  |   -0.799(R)|      FAST  |    5.049|   30.799|      -12.875|
                  |    6.454(R)|      SLOW  |   -0.691(R)|      FAST  |    3.546|   30.691|      -13.573|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.384|         -  |      -0.467|         -  |    2.616|   30.467|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 13.168 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        8.604|      SLOW  |        4.364|      FAST  |         2.141|
SRI_TX<0>                                      |        6.463|      SLOW  |        3.306|      FAST  |         0.000|
lb_int                                         |        9.382|      SLOW  |        5.197|      FAST  |         2.919|
led_1                                          |       10.386|      SLOW  |        4.827|      FAST  |         3.923|
oLIO_DO                                        |        8.340|      SLOW  |        4.318|      FAST  |         1.877|
oLaser1                                        |       18.095|      SLOW  |        5.622|      FAST  |        11.632|
oLaser2                                        |       19.631|      SLOW  |        6.538|      FAST  |        13.168|
oLaserOn                                       |       17.113|      SLOW  |        6.672|      FAST  |        10.650|
oSPIDAC_CLK                                    |        9.369|      SLOW  |        5.172|      FAST  |         2.906|
oSPIDAC_CSn                                    |        8.431|      SLOW  |        4.588|      FAST  |         1.968|
oSPIDAC_DO                                     |        9.857|      SLOW  |        5.483|      FAST  |         3.394|
oXY2_CLK                                       |        7.599|      SLOW  |        4.079|      FAST  |         1.136|
oXY2_DAT<0>                                    |        8.283|      SLOW  |        4.501|      FAST  |         1.820|
oXY2_DAT<1>                                    |        7.556|      SLOW  |        4.058|      FAST  |         1.093|
oXY2_DAT<2>                                    |        7.548|      SLOW  |        4.059|      FAST  |         1.085|
oXY2_FS                                        |        9.285|      SLOW  |        5.149|      FAST  |         2.822|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.591 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        6.256|      SLOW  |        3.504|      FAST  |         0.591|
TXD1T1                                         |        5.665|      SLOW  |        3.092|      FAST  |         0.000|
TXD1T2                                         |        5.675|      SLOW  |        3.100|      FAST  |         0.010|
TXD1T3                                         |        5.732|      SLOW  |        3.165|      FAST  |         0.067|
TX_EN1                                         |        6.059|      SLOW  |        3.392|      FAST  |         0.394|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 270136951 paths, 2 nets, and 33687 connections

Design statistics:
   Minimum period:  24.722ns{1}   (Maximum frequency:  40.450MHz)
   Maximum path delay from/to any node:   5.499ns
   Maximum net skew:   0.227ns
   Minimum input required time before clock:   7.384ns
   Minimum output required time after clock:  19.631ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 06 17:22:41 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 265 MB



