// Seed: 2515009584
`timescale 1ps / 1ps
module module_0;
  type_4(
      id_0[1'h0], 1, 1, 1
  );
  logic id_2;
  assign id_1 = 1;
  logic id_3;
endmodule
