
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws42
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/course/csr530603/final_project/1.RTL_simulation/UC_LED_DEMO/|sg0
Synopsys Xilinx Technology Mapper, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Id   Slack (ns)  Source Clock  Sink Clock  Exception  Hops    TDMs used per hop**  Total TDM delay (ns)*                   User logic delay (ns)  Path delay (ns)  Requirement (ns)  Start Point                              End Point                            Net Name                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1    29.228      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  5.466                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[15].D  adder_in[5]: adder_out[15]   
2    29.229      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.045                  16.574           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[13].D  adder_in[5]: adder_out[13]   
3    29.233      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.041                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[14].D  adder_in[5]: adder_out[14]   
4    29.234      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.040                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[16].D  adder_in[5]: adder_out[16]   
5    29.237      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.365                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[15].D  adder_in[8]: adder_out[15]   
6    29.237      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.365                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[15].D  adder_in[7]: adder_out[15]   
7    29.238      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.944                  16.574           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[13].D  adder_in[8]: adder_out[13]   
8    29.238      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.944                  16.574           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[13].D  adder_in[7]: adder_out[13]   
9    29.241      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.941                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[14].D  adder_in[7]: adder_out[14]   
10   29.241      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.941                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[14].D  adder_in[8]: adder_out[14]   
11   29.242      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.939                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[16].D  adder_in[8]: adder_out[16]   
12   29.242      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.939                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[16].D  adder_in[7]: adder_out[16]   
13   29.249      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.025                  16.553           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[12].D  adder_in[5]: adder_out[12]   
14   29.252      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.022                  16.551           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[11].D  adder_in[5]: adder_out[11]   
15   29.252      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.022                  16.550           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[10].D  adder_in[5]: adder_out[10]   
16   29.253      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.349                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[16].D  adder_in[13]: adder_out[16]  
17   29.253      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.349                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[16].D  adder_in[14]: adder_out[16]  
18   29.254      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.020                  16.549           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[9].D   adder_in[5]: adder_out[9]    
19   29.256      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.346                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[15].D  adder_in[6]: adder_out[15]   
20   29.257      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.971                  16.574           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[13].D  adder_in[6]: adder_out[13]   
21   29.258      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.924                  16.553           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[12].D  adder_in[8]: adder_out[12]   
22   29.258      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.924                  16.553           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[12].D  adder_in[7]: adder_out[12]   
23   29.260      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.967                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[14].D  adder_in[6]: adder_out[14]   
24   29.260      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.921                  16.551           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[11].D  adder_in[7]: adder_out[11]   
25   29.260      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.921                  16.551           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[11].D  adder_in[8]: adder_out[11]   
26   29.261      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.921                  16.550           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[10].D  adder_in[8]: adder_out[10]   
27   29.261      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.921                  16.550           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[10].D  adder_in[7]: adder_out[10]   
28   29.261      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.966                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[16].D  adder_in[6]: adder_out[16]   
29   29.263      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.919                  16.549           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[9].D   adder_in[8]: adder_out[9]    
30   29.263      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.919                  16.549           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[9].D   adder_in[7]: adder_out[9]    
31   29.269      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.005                  16.534           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[8].D   adder_in[5]: adder_out[8]    
32   29.276      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.326                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[16].D  adder_in[9]: adder_out[16]   
33   29.277      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.950                  16.553           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[12].D  adder_in[6]: adder_out[12]   
34   29.277      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.905                  16.534           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[8].D   adder_in[7]: adder_out[8]    
35   29.277      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.905                  16.534           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[8].D   adder_in[8]: adder_out[8]    
36   29.279      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.948                  16.551           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[11].D  adder_in[6]: adder_out[11]   
37   29.280      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.947                  16.550           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[10].D  adder_in[6]: adder_out[10]   
38   29.282      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.945                  16.549           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[9].D   adder_in[6]: adder_out[9]    
39   29.296      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.931                  16.534           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[8].D   adder_in[6]: adder_out[8]    
40   29.298      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.304                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[16].D  adder_in[11]: adder_out[16]  
41   29.298      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.304                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[16].D  adder_in[12]: adder_out[16]  
42   29.303      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.924                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[15].D  adder_in[9]: adder_out[15]   
43   29.304      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.923                  16.574           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[13].D  adder_in[9]: adder_out[13]   
44   29.308      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.919                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[14].D  adder_in[9]: adder_out[14]   
45   29.326      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.901                  16.553           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[12].D  adder_in[9]: adder_out[12]   
46   29.326      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.856                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[15].D  adder_in[14]: adder_out[15]  
47   29.326      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.856                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[15].D  adder_in[13]: adder_out[15]  
48   29.331      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.851                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[14].D  adder_in[13]: adder_out[14]  
49   29.331      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.851                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[14].D  adder_in[14]: adder_out[14]  
50   29.339      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.888                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[15].D  adder_in[11]: adder_out[15]  
51   29.339      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.888                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[15].D  adder_in[12]: adder_out[15]  
52   29.341      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.887                  16.574           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[13].D  adder_in[12]: adder_out[13]  
53   29.341      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.887                  16.574           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[13].D  adder_in[11]: adder_out[13]  
54   29.344      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.884                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[14].D  adder_in[12]: adder_out[14]  
55   29.344      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  3.930                  16.459           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[7].D   adder_in[5]: adder_out[7]    
56   29.344      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.884                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[14].D  adder_in[11]: adder_out[14]  
57   29.348      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  3.925                  16.454           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[6].D   adder_in[5]: adder_out[6]    
58   29.355      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.247                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[10].Q      FB1.uA.dut_inst.misr.data_out[16].D  adder_in[10]: adder_out[16]  
59   29.364      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.863                  16.553           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[12].D  adder_in[11]: adder_out[12]  
60   29.364      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.863                  16.553           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[12].D  adder_in[12]: adder_out[12]  
61   29.369      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.858                  16.551           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[11].D  adder_in[9]: adder_out[11]   
62   29.371      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.856                  16.459           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[7].D   adder_in[6]: adder_out[7]    
63   29.372      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  3.902                  16.431           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[5].D   adder_in[5]: adder_out[5]    
64   29.372      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.810                  16.574           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[13].D  adder_in[13]: adder_out[13]  
65   29.373      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.853                  16.550           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[10].D  adder_in[9]: adder_out[10]   
66   29.376      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.851                  16.454           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[6].D   adder_in[6]: adder_out[6]    
67   29.378      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.804                  16.459           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[7].D   adder_in[8]: adder_out[7]    
68   29.378      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.804                  16.459           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[7].D   adder_in[7]: adder_out[7]    
69   29.379      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.803                  16.574           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[13].D  adder_in[14]: adder_out[13]  
70   29.382      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.921                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[10].Q      FB1.uA.dut_inst.misr.data_out[15].D  adder_in[10]: adder_out[15]  
71   29.382      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.921                  16.574           45.803            FB1.uA.dut_inst.lfsr.data_out[10].Q      FB1.uA.dut_inst.misr.data_out[13].D  adder_in[10]: adder_out[13]  
72   29.386      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.917                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[10].Q      FB1.uA.dut_inst.misr.data_out[14].D  adder_in[10]: adder_out[14]  
73   29.396      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.785                  16.454           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[6].D   adder_in[7]: adder_out[6]    
74   29.397      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  3.877                  16.406           45.803            FB1.uA.dut_inst.lfsr.data_out[5].Q       FB1.uA.dut_inst.misr.data_out[4].D   adder_in[5]: adder_out[4]    
75   29.397      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.785                  16.553           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[12].D  adder_in[13]: adder_out[12]  
76   29.398      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.829                  16.549           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[9].D   adder_in[9]: adder_out[9]    
77   29.400      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  4.202                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[15].Q      FB1.uA.dut_inst.misr.data_out[16].D  adder_in[15]: adder_out[16]  
78   29.402      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.825                  16.550           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[10].D  adder_in[11]: adder_out[10]  
79   29.404      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.899                  16.553           45.803            FB1.uA.dut_inst.lfsr.data_out[10].Q      FB1.uA.dut_inst.misr.data_out[12].D  adder_in[10]: adder_out[12]  
80   29.423      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.804                  16.551           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[11].D  adder_in[12]: adder_out[11]  
81   29.423      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.804                  16.551           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[11].D  adder_in[11]: adder_out[11]  
82   29.424      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.803                  16.431           45.803            FB1.uA.dut_inst.lfsr.data_out[6].Q       FB1.uA.dut_inst.misr.data_out[5].D   adder_in[6]: adder_out[5]    
83   29.424      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.803                  16.534           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[8].D   adder_in[9]: adder_out[8]    
84   29.456      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.847                  16.551           45.803            FB1.uA.dut_inst.lfsr.data_out[10].Q      FB1.uA.dut_inst.misr.data_out[11].D  adder_in[10]: adder_out[11]  
85   29.460      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.843                  16.550           45.803            FB1.uA.dut_inst.lfsr.data_out[10].Q      FB1.uA.dut_inst.misr.data_out[10].D  adder_in[10]: adder_out[10]  
86   29.482      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.821                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[15].Q      FB1.uA.dut_inst.misr.data_out[15].D  adder_in[15]: adder_out[15]  
87   29.500      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.803                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[15].Q      FB1.uA.dut_inst.misr.data_out[14].D  adder_in[15]: adder_out[14]  
88   29.500      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:5.146) + (trace:5.146) = 10.292  2.803                  16.549           45.803            FB1.uA.dut_inst.lfsr.data_out[10].Q      FB1.uA.dut_inst.misr.data_out[9].D   adder_in[10]: adder_out[9]   
89   30.582      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   4.413                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[15].D  adder_in[0]: adder_out[15]   
90   30.582      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   4.413                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[15].D  adder_in[1]: adder_out[15]   
91   30.582      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.038                  16.574           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[13].D  adder_in[0]: adder_out[13]   
92   30.582      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.038                  16.574           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[13].D  adder_in[1]: adder_out[13]   
93   30.586      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.034                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[14].D  adder_in[0]: adder_out[14]   
94   30.586      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.034                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[14].D  adder_in[1]: adder_out[14]   
95   30.587      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.033                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[16].D  adder_in[0]: adder_out[16]   
96   30.587      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.033                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[16].D  adder_in[1]: adder_out[16]   
97   30.603      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.017                  16.553           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[12].D  adder_in[1]: adder_out[12]   
98   30.603      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.017                  16.553           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[12].D  adder_in[0]: adder_out[12]   
99   30.605      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   4.390                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[15].D  adder_in[4]: adder_out[15]   
100  30.605      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.015                  16.551           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[11].D  adder_in[1]: adder_out[11]   
101  30.605      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.015                  16.551           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[11].D  adder_in[0]: adder_out[11]   
102  30.605      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.969                  16.574           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[13].D  adder_in[4]: adder_out[13]   
103  30.606      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.014                  16.550           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[10].D  adder_in[1]: adder_out[10]   
104  30.606      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.014                  16.550           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[10].D  adder_in[0]: adder_out[10]   
105  30.608      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.012                  16.549           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[9].D   adder_in[0]: adder_out[9]    
106  30.608      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.012                  16.549           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[9].D   adder_in[1]: adder_out[9]    
107  30.609      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.966                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[14].D  adder_in[4]: adder_out[14]   
108  30.610      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.965                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[16].D  adder_in[4]: adder_out[16]   
109  30.622      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.998                  16.534           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[8].D   adder_in[1]: adder_out[8]    
110  30.622      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.998                  16.534           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[8].D   adder_in[0]: adder_out[8]    
111  30.626      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.949                  16.553           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[12].D  adder_in[4]: adder_out[12]   
112  30.628      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.947                  16.551           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[11].D  adder_in[4]: adder_out[11]   
113  30.629      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.946                  16.550           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[10].D  adder_in[4]: adder_out[10]   
114  30.630      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   4.365                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[15].D  adder_in[2]: adder_out[15]   
115  30.630      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.990                  16.574           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[13].D  adder_in[2]: adder_out[13]   
116  30.631      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.944                  16.549           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[9].D   adder_in[4]: adder_out[9]    
117  30.634      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.986                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[14].D  adder_in[2]: adder_out[14]   
118  30.635      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.985                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[16].D  adder_in[2]: adder_out[16]   
119  30.645      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.930                  16.534           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[8].D   adder_in[4]: adder_out[8]    
120  30.649      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   4.346                  16.575           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[15].D  adder_in[3]: adder_out[15]   
121  30.649      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.971                  16.574           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[13].D  adder_in[3]: adder_out[13]   
122  30.651      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.969                  16.553           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[12].D  adder_in[2]: adder_out[12]   
123  30.651      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.969                  16.459           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[7].D   adder_in[1]: adder_out[7]    
124  30.651      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.969                  16.459           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[7].D   adder_in[0]: adder_out[7]    
125  30.651      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.969                  16.431           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[5].D   adder_in[0]: adder_out[5]    
126  30.651      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.969                  16.431           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[5].D   adder_in[1]: adder_out[5]    
127  30.653      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.967                  16.551           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[11].D  adder_in[2]: adder_out[11]   
128  30.653      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.967                  16.570           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[14].D  adder_in[3]: adder_out[14]   
129  30.654      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.966                  16.550           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[10].D  adder_in[2]: adder_out[10]   
130  30.654      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.966                  16.569           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[16].D  adder_in[3]: adder_out[16]   
131  30.655      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.965                  16.549           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[9].D   adder_in[2]: adder_out[9]    
132  30.656      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.964                  16.454           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[6].D   adder_in[1]: adder_out[6]    
133  30.656      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.964                  16.454           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[6].D   adder_in[0]: adder_out[6]    
134  30.670      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.950                  16.534           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[8].D   adder_in[2]: adder_out[8]    
135  30.670      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.950                  16.553           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[12].D  adder_in[3]: adder_out[12]   
136  30.672      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.948                  16.551           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[11].D  adder_in[3]: adder_out[11]   
137  30.673      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.947                  16.550           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[10].D  adder_in[3]: adder_out[10]   
138  30.673      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.947                  16.406           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[4].D   adder_in[1]: adder_out[4]    
139  30.673      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.947                  16.406           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[4].D   adder_in[0]: adder_out[4]    
140  30.675      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.945                  16.549           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[9].D   adder_in[3]: adder_out[9]    
141  30.689      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.931                  16.534           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[8].D   adder_in[3]: adder_out[8]    
142  30.699      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.921                  16.459           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[7].D   adder_in[2]: adder_out[7]    
143  30.699      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.921                  16.431           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[5].D   adder_in[2]: adder_out[5]    
144  30.703      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.917                  16.454           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[6].D   adder_in[2]: adder_out[6]    
145  30.704      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.871                  16.459           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[7].D   adder_in[4]: adder_out[7]    
146  30.706      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.869                  16.431           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[5].D   adder_in[4]: adder_out[5]    
147  30.709      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.866                  16.454           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[6].D   adder_in[4]: adder_out[6]    
148  30.717      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.995                  15.086           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[3].D   adder_in[1]: adder_out[3]    
149  30.717      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.903                  15.086           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[3].D   adder_in[0]: adder_out[3]    
150  30.721      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.899                  16.406           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[4].D   adder_in[2]: adder_out[4]    
151  30.721      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   3.991                  15.082           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[2].D   adder_in[1]: adder_out[2]    
152  30.721      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.899                  15.082           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[2].D   adder_in[0]: adder_out[2]    
153  30.722      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.899                  16.459           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[7].D   adder_in[3]: adder_out[7]    
154  30.723      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.897                  16.431           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[5].D   adder_in[3]: adder_out[5]    
155  30.726      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.894                  16.454           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[6].D   adder_in[3]: adder_out[6]    
156  30.729      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.845                  16.406           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[4].D   adder_in[4]: adder_out[4]    
157  30.745      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.875                  16.406           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[4].D   adder_in[3]: adder_out[4]    
158  30.773      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.847                  15.086           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[3].D   adder_in[2]: adder_out[3]    
159  30.777      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.843                  15.082           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[2].D   adder_in[3]: adder_out[2]    
160  30.777      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.843                  15.082           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[2].D   adder_in[2]: adder_out[2]    
161  30.788      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.787                  15.086           45.803            FB1.uA.dut_inst.lfsr.data_out[4].Q       FB1.uA.dut_inst.misr.data_out[3].D   adder_in[4]: adder_out[3]    
162  30.799      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:5.146) = 8.899   2.821                  15.086           45.803            FB1.uA.dut_inst.lfsr.data_out[3].Q       FB1.uA.dut_inst.misr.data_out[3].D   adder_in[3]: adder_out[3]    
163  32.139      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:3.753) = 7.506   3.967                  13.664           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[1].D   adder_in[1]: adder_out[1]    
164  32.139      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:3.753) = 7.506   2.874                  13.664           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[1].D   adder_in[0]: adder_out[1]    
165  32.211      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:3.753) = 7.506   2.803                  13.664           45.803            FB1.uA.dut_inst.lfsr.data_out[2].Q       FB1.uA.dut_inst.misr.data_out[1].D   adder_in[2]: adder_out[1]    
166  32.483      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:3.753) = 7.506   3.623                  13.320           45.803            FB1.uA.dut_inst.lfsr.data_out[0].Q       FB1.uA.dut_inst.misr.data_out[0].D   adder_in[0]: adder_out[0]    
167  32.483      clk:r         clk:r       -          FB1_uB  x1: x1               (trace:3.753) + (trace:3.753) = 7.506   2.530                  13.320           45.803            FB1.uA.dut_inst.lfsr.data_out[1].Q       FB1.uA.dut_inst.misr.data_out[0].D   adder_in[1]: adder_out[0]    
168  33.920      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   5.117                  11.080           45.000            FB1.uA.dut_inst.ctrl.current_state[1].Q  finish.finish                        finish                       
169  34.255      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.782                  10.745           45.000            FB1.uA.dut_inst.misr.data_out[16].Q      signature[16:0].signature[16]        signature[16]                
170  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[1].Q       signature[16:0].signature[1]         signature[1]                 
171  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[2].Q       signature[16:0].signature[2]         signature[2]                 
172  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[0].Q       signature[16:0].signature[0]         signature[0]                 
173  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[5].Q       signature[16:0].signature[5]         signature[5]                 
174  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[6].Q       signature[16:0].signature[6]         signature[6]                 
175  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[7].Q       signature[16:0].signature[7]         signature[7]                 
176  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[8].Q       signature[16:0].signature[8]         signature[8]                 
177  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[9].Q       signature[16:0].signature[9]         signature[9]                 
178  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[10].Q      signature[16:0].signature[10]        signature[10]                
179  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[11].Q      signature[16:0].signature[11]        signature[11]                
180  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[12].Q      signature[16:0].signature[12]        signature[12]                
181  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[13].Q      signature[16:0].signature[13]        signature[13]                
182  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[14].Q      signature[16:0].signature[14]        signature[14]                
183  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[15].Q      signature[16:0].signature[15]        signature[15]                
184  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[3].Q       signature[16:0].signature[3]         signature[3]                 
185  34.286      clk:r         System:r    -          -       x1                   (trace:5.146) = 5.146                   4.752                  10.714           45.000            FB1.uA.dut_inst.misr.data_out[4].Q       signature[16:0].signature[4]         signature[4]                 
==============================================================================================================================================================================================================================================================================================

Path: #1
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              29.228

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[5]       O            OBUF     FB1_uA            2.237
adder_in[5]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[5]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #2
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[13]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.574
Required time                       45.803
Slack:                              29.229

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[5]       O            OBUF     FB1_uA            2.237
adder_in[5]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[5]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[13]     O            OBUF     FB1_uB           10.182
adder_out[13]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[13]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[13]      D            FDC      FB1_uA           16.574
====================================================================================

Path: #3
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              29.233

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[5]       O            OBUF     FB1_uA            2.237
adder_in[5]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[5]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #4
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              29.234

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[5]       O            OBUF     FB1_uA            2.237
adder_in[5]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[5]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #5
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              29.237

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[8]       O            OBUF     FB1_uA            2.237
adder_in[8]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[8]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #6
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              29.237

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[7]       O            OBUF     FB1_uA            2.237
adder_in[7]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[7]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #7
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[13]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.574
Required time                       45.803
Slack:                              29.238

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[8]       O            OBUF     FB1_uA            2.237
adder_in[8]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[8]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[13]     O            OBUF     FB1_uB           10.182
adder_out[13]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[13]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[13]      D            FDC      FB1_uA           16.574
====================================================================================

Path: #8
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[13]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.574
Required time                       45.803
Slack:                              29.238

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[7]       O            OBUF     FB1_uA            2.237
adder_in[7]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[7]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[13]     O            OBUF     FB1_uB           10.182
adder_out[13]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[13]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[13]      D            FDC      FB1_uA           16.574
====================================================================================

Path: #9
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              29.241

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[7]       O            OBUF     FB1_uA            2.237
adder_in[7]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[7]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #10
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              29.241

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[8]       O            OBUF     FB1_uA            2.237
adder_in[8]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[8]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #11
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              29.242

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[8]       O            OBUF     FB1_uA            2.237
adder_in[8]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[8]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #12
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              29.242

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[7]       O            OBUF     FB1_uA            2.237
adder_in[7]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[7]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #13
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[12]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.553
Required time                       45.803
Slack:                              29.249

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[5]       O            OBUF     FB1_uA            2.237
adder_in[5]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[5]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[12]     O            OBUF     FB1_uB           10.161
adder_out[12]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[12]     I            IBUF     FB1_uA           15.461
FB1.uA/dut_inst.misr.data_out[12]      D            FDC      FB1_uA           16.553
====================================================================================

Path: #14
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[11]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.551
Required time                       45.803
Slack:                              29.252

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[5]       O            OBUF     FB1_uA            2.237
adder_in[5]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[5]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[11]     O            OBUF     FB1_uB           10.109
adder_out[11]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[11]     I            IBUF     FB1_uA           15.459
FB1.uA/dut_inst.misr.data_out[11]      D            FDC      FB1_uA           16.551
====================================================================================

Path: #15
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[10]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.550
Required time                       45.803
Slack:                              29.252

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[5]       O            OBUF     FB1_uA            2.237
adder_in[5]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[5]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[10]     O            OBUF     FB1_uB           10.104
adder_out[10]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[10]     I            IBUF     FB1_uA           15.458
FB1.uA/dut_inst.misr.data_out[10]      D            FDC      FB1_uA           16.550
====================================================================================

Path: #16
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              29.253

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[13]      O            OBUF     FB1_uA            2.237
adder_in[13]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[13]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #17
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              29.253

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[14]      O            OBUF     FB1_uA            2.237
adder_in[14]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[14]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #18
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[9]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.549
Required time                       45.803
Slack:                              29.254

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[5]      O            OBUF     FB1_uA            2.237
adder_in[5]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[5]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[9]     O            OBUF     FB1_uB           10.064
adder_out[9]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[9]     I            IBUF     FB1_uA           15.457
FB1.uA/dut_inst.misr.data_out[9]      D            FDC      FB1_uA           16.549
===================================================================================

Path: #19
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              29.256

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[6]       O            OBUF     FB1_uA            2.192
adder_in[6]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[6]       I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #20
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[13]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.574
Required time                       45.803
Slack:                              29.257

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[6]       O            OBUF     FB1_uA            2.192
adder_in[6]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[6]       I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[13]     O            OBUF     FB1_uB           10.182
adder_out[13]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[13]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[13]      D            FDC      FB1_uA           16.574
====================================================================================

Path: #21
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[12]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.553
Required time                       45.803
Slack:                              29.258

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[8]       O            OBUF     FB1_uA            2.237
adder_in[8]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[8]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[12]     O            OBUF     FB1_uB           10.161
adder_out[12]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[12]     I            IBUF     FB1_uA           15.461
FB1.uA/dut_inst.misr.data_out[12]      D            FDC      FB1_uA           16.553
====================================================================================

Path: #22
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[12]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.553
Required time                       45.803
Slack:                              29.258

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[7]       O            OBUF     FB1_uA            2.237
adder_in[7]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[7]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[12]     O            OBUF     FB1_uB           10.161
adder_out[12]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[12]     I            IBUF     FB1_uA           15.461
FB1.uA/dut_inst.misr.data_out[12]      D            FDC      FB1_uA           16.553
====================================================================================

Path: #23
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              29.260

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[6]       O            OBUF     FB1_uA            2.192
adder_in[6]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[6]       I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #24
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[11]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.551
Required time                       45.803
Slack:                              29.260

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[7]       O            OBUF     FB1_uA            2.237
adder_in[7]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[7]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[11]     O            OBUF     FB1_uB           10.109
adder_out[11]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[11]     I            IBUF     FB1_uA           15.459
FB1.uA/dut_inst.misr.data_out[11]      D            FDC      FB1_uA           16.551
====================================================================================

Path: #25
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[11]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.551
Required time                       45.803
Slack:                              29.260

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[8]       O            OBUF     FB1_uA            2.237
adder_in[8]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[8]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[11]     O            OBUF     FB1_uB           10.109
adder_out[11]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[11]     I            IBUF     FB1_uA           15.459
FB1.uA/dut_inst.misr.data_out[11]      D            FDC      FB1_uA           16.551
====================================================================================

Path: #26
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[10]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.550
Required time                       45.803
Slack:                              29.261

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[8]       O            OBUF     FB1_uA            2.237
adder_in[8]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[8]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[10]     O            OBUF     FB1_uB           10.104
adder_out[10]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[10]     I            IBUF     FB1_uA           15.458
FB1.uA/dut_inst.misr.data_out[10]      D            FDC      FB1_uA           16.550
====================================================================================

Path: #27
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[10]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.550
Required time                       45.803
Slack:                              29.261

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[7]       O            OBUF     FB1_uA            2.237
adder_in[7]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[7]       I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[10]     O            OBUF     FB1_uB           10.104
adder_out[10]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[10]     I            IBUF     FB1_uA           15.458
FB1.uA/dut_inst.misr.data_out[10]      D            FDC      FB1_uA           16.550
====================================================================================

Path: #28
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              29.261

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[6]       O            OBUF     FB1_uA            2.192
adder_in[6]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[6]       I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #29
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[9]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.549
Required time                       45.803
Slack:                              29.263

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[8]      O            OBUF     FB1_uA            2.237
adder_in[8]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[8]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[9]     O            OBUF     FB1_uB           10.064
adder_out[9]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[9]     I            IBUF     FB1_uA           15.457
FB1.uA/dut_inst.misr.data_out[9]      D            FDC      FB1_uA           16.549
===================================================================================

Path: #30
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[9]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.549
Required time                       45.803
Slack:                              29.263

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[7]      O            OBUF     FB1_uA            2.237
adder_in[7]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[7]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[9]     O            OBUF     FB1_uB           10.064
adder_out[9]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[9]     I            IBUF     FB1_uA           15.457
FB1.uA/dut_inst.misr.data_out[9]      D            FDC      FB1_uA           16.549
===================================================================================

Path: #31
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[8]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.534
Required time                       45.803
Slack:                              29.269

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[5]      O            OBUF     FB1_uA            2.237
adder_in[5]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[5]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[8]     O            OBUF     FB1_uB           10.269
adder_out[8]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[8]     I            IBUF     FB1_uA           15.442
FB1.uA/dut_inst.misr.data_out[8]      D            FDC      FB1_uA           16.534
===================================================================================

Path: #32
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              29.276

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[9]       O            OBUF     FB1_uA            2.192
adder_in[9]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[9]       I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #33
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[12]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.553
Required time                       45.803
Slack:                              29.277

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[6]       O            OBUF     FB1_uA            2.192
adder_in[6]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[6]       I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[12]     O            OBUF     FB1_uB           10.161
adder_out[12]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[12]     I            IBUF     FB1_uA           15.461
FB1.uA/dut_inst.misr.data_out[12]      D            FDC      FB1_uA           16.553
====================================================================================

Path: #34
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[8]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.534
Required time                       45.803
Slack:                              29.277

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[7]      O            OBUF     FB1_uA            2.237
adder_in[7]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[7]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[8]     O            OBUF     FB1_uB           10.269
adder_out[8]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[8]     I            IBUF     FB1_uA           15.442
FB1.uA/dut_inst.misr.data_out[8]      D            FDC      FB1_uA           16.534
===================================================================================

Path: #35
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[8]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.534
Required time                       45.803
Slack:                              29.277

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[8]      O            OBUF     FB1_uA            2.237
adder_in[8]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[8]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[8]     O            OBUF     FB1_uB           10.269
adder_out[8]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[8]     I            IBUF     FB1_uA           15.442
FB1.uA/dut_inst.misr.data_out[8]      D            FDC      FB1_uA           16.534
===================================================================================

Path: #36
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[11]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.551
Required time                       45.803
Slack:                              29.279

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[6]       O            OBUF     FB1_uA            2.192
adder_in[6]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[6]       I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[11]     O            OBUF     FB1_uB           10.109
adder_out[11]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[11]     I            IBUF     FB1_uA           15.459
FB1.uA/dut_inst.misr.data_out[11]      D            FDC      FB1_uA           16.551
====================================================================================

Path: #37
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[10]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.550
Required time                       45.803
Slack:                              29.280

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[6]       O            OBUF     FB1_uA            2.192
adder_in[6]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[6]       I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[10]     O            OBUF     FB1_uB           10.104
adder_out[10]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[10]     I            IBUF     FB1_uA           15.458
FB1.uA/dut_inst.misr.data_out[10]      D            FDC      FB1_uA           16.550
====================================================================================

Path: #38
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[9]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.549
Required time                       45.803
Slack:                              29.282

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[6]      O            OBUF     FB1_uA            2.192
adder_in[6]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[6]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[9]     O            OBUF     FB1_uB           10.064
adder_out[9]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[9]     I            IBUF     FB1_uA           15.457
FB1.uA/dut_inst.misr.data_out[9]      D            FDC      FB1_uA           16.549
===================================================================================

Path: #39
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[8]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.534
Required time                       45.803
Slack:                              29.296

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[6]      O            OBUF     FB1_uA            2.192
adder_in[6]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[6]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[8]     O            OBUF     FB1_uB           10.269
adder_out[8]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[8]     I            IBUF     FB1_uA           15.442
FB1.uA/dut_inst.misr.data_out[8]      D            FDC      FB1_uA           16.534
===================================================================================

Path: #40
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              29.298

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[11]      O            OBUF     FB1_uA            2.192
adder_in[11]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[11]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #41
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              29.298

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[12]      O            OBUF     FB1_uA            2.192
adder_in[12]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[12]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #42
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              29.303

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[9]       O            OBUF     FB1_uA            2.192
adder_in[9]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[9]       I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #43
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[13]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.574
Required time                       45.803
Slack:                              29.304

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[9]       O            OBUF     FB1_uA            2.192
adder_in[9]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[9]       I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[13]     O            OBUF     FB1_uB           10.182
adder_out[13]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[13]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[13]      D            FDC      FB1_uA           16.574
====================================================================================

Path: #44
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              29.308

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[9]       O            OBUF     FB1_uA            2.192
adder_in[9]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[9]       I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #45
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[12]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.553
Required time                       45.803
Slack:                              29.326

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[9]       O            OBUF     FB1_uA            2.192
adder_in[9]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[9]       I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[12]     O            OBUF     FB1_uB           10.161
adder_out[12]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[12]     I            IBUF     FB1_uA           15.461
FB1.uA/dut_inst.misr.data_out[12]      D            FDC      FB1_uA           16.553
====================================================================================

Path: #46
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              29.326

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[14]      O            OBUF     FB1_uA            2.237
adder_in[14]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[14]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #47
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              29.326

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[13]      O            OBUF     FB1_uA            2.237
adder_in[13]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[13]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #48
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              29.331

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[13]      O            OBUF     FB1_uA            2.237
adder_in[13]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[13]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #49
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              29.331

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[14]      O            OBUF     FB1_uA            2.237
adder_in[14]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[14]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #50
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              29.339

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[11]      O            OBUF     FB1_uA            2.192
adder_in[11]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[11]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #51
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              29.339

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[12]      O            OBUF     FB1_uA            2.192
adder_in[12]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[12]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #52
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[13]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.574
Required time                       45.803
Slack:                              29.341

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[12]      O            OBUF     FB1_uA            2.192
adder_in[12]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[12]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[13]     O            OBUF     FB1_uB           10.182
adder_out[13]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[13]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[13]      D            FDC      FB1_uA           16.574
====================================================================================

Path: #53
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[13]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.574
Required time                       45.803
Slack:                              29.341

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[11]      O            OBUF     FB1_uA            2.192
adder_in[11]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[11]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[13]     O            OBUF     FB1_uB           10.182
adder_out[13]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[13]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[13]      D            FDC      FB1_uA           16.574
====================================================================================

Path: #54
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              29.344

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[12]      O            OBUF     FB1_uA            2.192
adder_in[12]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[12]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #55
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[7]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.459
Required time                       45.803
Slack:                              29.344

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[5]      O            OBUF     FB1_uA            2.237
adder_in[5]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[5]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[7]     O            OBUF     FB1_uB           10.194
adder_out[7]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[7]     I            IBUF     FB1_uA           15.367
FB1.uA/dut_inst.misr.data_out[7]      D            FDC      FB1_uA           16.459
===================================================================================

Path: #56
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              29.344

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[11]      O            OBUF     FB1_uA            2.192
adder_in[11]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[11]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #57
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[6]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.454
Required time                       45.803
Slack:                              29.348

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[5]      O            OBUF     FB1_uA            2.237
adder_in[5]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[5]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[6]     O            OBUF     FB1_uB           10.189
adder_out[6]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[6]     I            IBUF     FB1_uA           15.362
FB1.uA/dut_inst.misr.data_out[6]      D            FDC      FB1_uA           16.454
===================================================================================

Path: #58
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[10]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              29.355

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[10]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[10]      O            OBUF     FB1_uA            2.116
adder_in[10]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[10]      I            IBUF     FB1_uB            7.262
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #59
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[12]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.553
Required time                       45.803
Slack:                              29.364

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[11]      O            OBUF     FB1_uA            2.192
adder_in[11]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[11]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[12]     O            OBUF     FB1_uB           10.161
adder_out[12]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[12]     I            IBUF     FB1_uA           15.461
FB1.uA/dut_inst.misr.data_out[12]      D            FDC      FB1_uA           16.553
====================================================================================

Path: #60
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[12]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.553
Required time                       45.803
Slack:                              29.364

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[12]      O            OBUF     FB1_uA            2.192
adder_in[12]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[12]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[12]     O            OBUF     FB1_uB           10.161
adder_out[12]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[12]     I            IBUF     FB1_uA           15.461
FB1.uA/dut_inst.misr.data_out[12]      D            FDC      FB1_uA           16.553
====================================================================================

Path: #61
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[11]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.551
Required time                       45.803
Slack:                              29.369

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[9]       O            OBUF     FB1_uA            2.192
adder_in[9]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[9]       I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[11]     O            OBUF     FB1_uB           10.109
adder_out[11]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[11]     I            IBUF     FB1_uA           15.459
FB1.uA/dut_inst.misr.data_out[11]      D            FDC      FB1_uA           16.551
====================================================================================

Path: #62
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[7]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.459
Required time                       45.803
Slack:                              29.371

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[6]      O            OBUF     FB1_uA            2.192
adder_in[6]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[6]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[7]     O            OBUF     FB1_uB           10.194
adder_out[7]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[7]     I            IBUF     FB1_uA           15.367
FB1.uA/dut_inst.misr.data_out[7]      D            FDC      FB1_uA           16.459
===================================================================================

Path: #63
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[5]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.431
Required time                       45.803
Slack:                              29.372

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[5]      O            OBUF     FB1_uA            2.237
adder_in[5]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[5]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[5]     O            OBUF     FB1_uB           10.141
adder_out[5]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[5]     I            IBUF     FB1_uA           15.339
FB1.uA/dut_inst.misr.data_out[5]      D            FDC      FB1_uA           16.431
===================================================================================

Path: #64
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[13]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.574
Required time                       45.803
Slack:                              29.372

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[13]      O            OBUF     FB1_uA            2.237
adder_in[13]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[13]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[13]     O            OBUF     FB1_uB           10.182
adder_out[13]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[13]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[13]      D            FDC      FB1_uA           16.574
====================================================================================

Path: #65
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[10]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.550
Required time                       45.803
Slack:                              29.373

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[9]       O            OBUF     FB1_uA            2.192
adder_in[9]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[9]       I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[10]     O            OBUF     FB1_uB           10.104
adder_out[10]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[10]     I            IBUF     FB1_uA           15.458
FB1.uA/dut_inst.misr.data_out[10]      D            FDC      FB1_uA           16.550
====================================================================================

Path: #66
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[6]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.454
Required time                       45.803
Slack:                              29.376

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[6]      O            OBUF     FB1_uA            2.192
adder_in[6]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[6]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[6]     O            OBUF     FB1_uB           10.189
adder_out[6]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[6]     I            IBUF     FB1_uA           15.362
FB1.uA/dut_inst.misr.data_out[6]      D            FDC      FB1_uA           16.454
===================================================================================

Path: #67
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[7]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.459
Required time                       45.803
Slack:                              29.378

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[8]      O            OBUF     FB1_uA            2.237
adder_in[8]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[8]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[7]     O            OBUF     FB1_uB           10.194
adder_out[7]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[7]     I            IBUF     FB1_uA           15.367
FB1.uA/dut_inst.misr.data_out[7]      D            FDC      FB1_uA           16.459
===================================================================================

Path: #68
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[7]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.459
Required time                       45.803
Slack:                              29.378

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[7]      O            OBUF     FB1_uA            2.237
adder_in[7]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[7]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[7]     O            OBUF     FB1_uB           10.194
adder_out[7]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[7]     I            IBUF     FB1_uA           15.367
FB1.uA/dut_inst.misr.data_out[7]      D            FDC      FB1_uA           16.459
===================================================================================

Path: #69
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[13]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.574
Required time                       45.803
Slack:                              29.379

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[14]      O            OBUF     FB1_uA            2.237
adder_in[14]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[14]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[13]     O            OBUF     FB1_uB           10.182
adder_out[13]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[13]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[13]      D            FDC      FB1_uA           16.574
====================================================================================

Path: #70
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[10]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              29.382

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[10]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[10]      O            OBUF     FB1_uA            2.116
adder_in[10]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[10]      I            IBUF     FB1_uB            7.262
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #71
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[10]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[13]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.574
Required time                       45.803
Slack:                              29.382

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[10]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[10]      O            OBUF     FB1_uA            2.116
adder_in[10]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[10]      I            IBUF     FB1_uB            7.262
FB1.uB/dut_inst.adder_out_obuf[13]     O            OBUF     FB1_uB           10.182
adder_out[13]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[13]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[13]      D            FDC      FB1_uA           16.574
====================================================================================

Path: #72
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[10]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              29.386

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[10]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[10]      O            OBUF     FB1_uA            2.116
adder_in[10]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[10]      I            IBUF     FB1_uB            7.262
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #73
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[6]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.454
Required time                       45.803
Slack:                              29.396

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[7]      O            OBUF     FB1_uA            2.237
adder_in[7]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[7]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[6]     O            OBUF     FB1_uB           10.189
adder_out[6]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[6]     I            IBUF     FB1_uA           15.362
FB1.uA/dut_inst.misr.data_out[6]      D            FDC      FB1_uA           16.454
===================================================================================

Path: #74
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[5]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[4]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.406
Required time                       45.803
Slack:                              29.397

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[5]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[5]      O            OBUF     FB1_uA            2.237
adder_in[5]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[5]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[4]     O            OBUF     FB1_uB           10.168
adder_out[4]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[4]     I            IBUF     FB1_uA           15.314
FB1.uA/dut_inst.misr.data_out[4]      D            FDC      FB1_uA           16.406
===================================================================================

Path: #75
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[12]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.553
Required time                       45.803
Slack:                              29.397

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[13]      O            OBUF     FB1_uA            2.237
adder_in[13]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[13]      I            IBUF     FB1_uB            7.383
FB1.uB/dut_inst.adder_out_obuf[12]     O            OBUF     FB1_uB           10.161
adder_out[12]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[12]     I            IBUF     FB1_uA           15.461
FB1.uA/dut_inst.misr.data_out[12]      D            FDC      FB1_uA           16.553
====================================================================================

Path: #76
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[9]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.549
Required time                       45.803
Slack:                              29.398

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[9]      O            OBUF     FB1_uA            2.192
adder_in[9]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[9]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[9]     O            OBUF     FB1_uB           10.064
adder_out[9]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[9]     I            IBUF     FB1_uA           15.457
FB1.uA/dut_inst.misr.data_out[9]      D            FDC      FB1_uA           16.549
===================================================================================

Path: #77
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[15]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              29.400

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[15]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[15]      O            OBUF     FB1_uA            2.116
adder_in[15]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[15]      I            IBUF     FB1_uB            7.262
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #78
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[10]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.550
Required time                       45.803
Slack:                              29.402

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[11]      O            OBUF     FB1_uA            2.192
adder_in[11]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[11]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[10]     O            OBUF     FB1_uB           10.104
adder_out[10]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[10]     I            IBUF     FB1_uA           15.458
FB1.uA/dut_inst.misr.data_out[10]      D            FDC      FB1_uA           16.550
====================================================================================

Path: #79
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[10]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[12]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.553
Required time                       45.803
Slack:                              29.404

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[10]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[10]      O            OBUF     FB1_uA            2.116
adder_in[10]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[10]      I            IBUF     FB1_uB            7.262
FB1.uB/dut_inst.adder_out_obuf[12]     O            OBUF     FB1_uB           10.161
adder_out[12]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[12]     I            IBUF     FB1_uA           15.461
FB1.uA/dut_inst.misr.data_out[12]      D            FDC      FB1_uA           16.553
====================================================================================

Path: #80
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[11]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.551
Required time                       45.803
Slack:                              29.423

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[12]      O            OBUF     FB1_uA            2.192
adder_in[12]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[12]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[11]     O            OBUF     FB1_uB           10.109
adder_out[11]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[11]     I            IBUF     FB1_uA           15.459
FB1.uA/dut_inst.misr.data_out[11]      D            FDC      FB1_uA           16.551
====================================================================================

Path: #81
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[11]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.551
Required time                       45.803
Slack:                              29.423

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[11]      O            OBUF     FB1_uA            2.192
adder_in[11]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[11]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[11]     O            OBUF     FB1_uB           10.109
adder_out[11]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[11]     I            IBUF     FB1_uA           15.459
FB1.uA/dut_inst.misr.data_out[11]      D            FDC      FB1_uA           16.551
====================================================================================

Path: #82
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[6]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[5]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.431
Required time                       45.803
Slack:                              29.424

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[6]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[6]      O            OBUF     FB1_uA            2.192
adder_in[6]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[6]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[5]     O            OBUF     FB1_uB           10.141
adder_out[5]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[5]     I            IBUF     FB1_uA           15.339
FB1.uA/dut_inst.misr.data_out[5]      D            FDC      FB1_uA           16.431
===================================================================================

Path: #83
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[8]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.534
Required time                       45.803
Slack:                              29.424

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[9]      O            OBUF     FB1_uA            2.192
adder_in[9]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[9]      I            IBUF     FB1_uB            7.338
FB1.uB/dut_inst.adder_out_obuf[8]     O            OBUF     FB1_uB           10.269
adder_out[8]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[8]     I            IBUF     FB1_uA           15.442
FB1.uA/dut_inst.misr.data_out[8]      D            FDC      FB1_uA           16.534
===================================================================================

Path: #84
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[10]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[11]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.551
Required time                       45.803
Slack:                              29.456

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[10]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[10]      O            OBUF     FB1_uA            2.116
adder_in[10]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[10]      I            IBUF     FB1_uB            7.262
FB1.uB/dut_inst.adder_out_obuf[11]     O            OBUF     FB1_uB           10.109
adder_out[11]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[11]     I            IBUF     FB1_uA           15.459
FB1.uA/dut_inst.misr.data_out[11]      D            FDC      FB1_uA           16.551
====================================================================================

Path: #85
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[10]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[10]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.550
Required time                       45.803
Slack:                              29.460

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[10]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[10]      O            OBUF     FB1_uA            2.116
adder_in[10]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[10]      I            IBUF     FB1_uB            7.262
FB1.uB/dut_inst.adder_out_obuf[10]     O            OBUF     FB1_uB           10.104
adder_out[10]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[10]     I            IBUF     FB1_uA           15.458
FB1.uA/dut_inst.misr.data_out[10]      D            FDC      FB1_uA           16.550
====================================================================================

Path: #86
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[15]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              29.482

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[15]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[15]      O            OBUF     FB1_uA            2.116
adder_in[15]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[15]      I            IBUF     FB1_uB            7.262
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #87
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[15]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              29.500

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[15]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[15]      O            OBUF     FB1_uA            2.116
adder_in[15]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[15]      I            IBUF     FB1_uB            7.262
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #88
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[10]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[9]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.549
Required time                       45.803
Slack:                              29.500

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[10]     Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[10]     O            OBUF     FB1_uA            2.116
adder_in[10]                          -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[10]     I            IBUF     FB1_uB            7.262
FB1.uB/dut_inst.adder_out_obuf[9]     O            OBUF     FB1_uB           10.064
adder_out[9]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[9]     I            IBUF     FB1_uA           15.457
FB1.uA/dut_inst.misr.data_out[9]      D            FDC      FB1_uA           16.549
===================================================================================

Path: #89
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              30.582

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]       O            OBUF     FB1_uA            2.192
adder_in[0]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #90
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              30.582

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]       O            OBUF     FB1_uA            2.192
adder_in[1]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #91
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[13]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.574
Required time                       45.803
Slack:                              30.582

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]       O            OBUF     FB1_uA            2.192
adder_in[0]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[13]     O            OBUF     FB1_uB           10.182
adder_out[13]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[13]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[13]      D            FDC      FB1_uA           16.574
====================================================================================

Path: #92
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[13]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.574
Required time                       45.803
Slack:                              30.582

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]       O            OBUF     FB1_uA            2.192
adder_in[1]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[13]     O            OBUF     FB1_uB           10.182
adder_out[13]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[13]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[13]      D            FDC      FB1_uA           16.574
====================================================================================

Path: #93
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              30.586

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]       O            OBUF     FB1_uA            2.192
adder_in[0]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #94
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              30.586

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]       O            OBUF     FB1_uA            2.192
adder_in[1]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #95
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              30.587

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]       O            OBUF     FB1_uA            2.192
adder_in[0]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #96
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              30.587

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]       O            OBUF     FB1_uA            2.192
adder_in[1]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #97
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[12]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.553
Required time                       45.803
Slack:                              30.603

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]       O            OBUF     FB1_uA            2.192
adder_in[1]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[12]     O            OBUF     FB1_uB           10.161
adder_out[12]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[12]     I            IBUF     FB1_uA           15.461
FB1.uA/dut_inst.misr.data_out[12]      D            FDC      FB1_uA           16.553
====================================================================================

Path: #98
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[12]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.553
Required time                       45.803
Slack:                              30.603

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]       O            OBUF     FB1_uA            2.192
adder_in[0]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[12]     O            OBUF     FB1_uB           10.161
adder_out[12]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[12]     I            IBUF     FB1_uA           15.461
FB1.uA/dut_inst.misr.data_out[12]      D            FDC      FB1_uA           16.553
====================================================================================

Path: #99
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              30.605

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[4]       O            OBUF     FB1_uA            2.237
adder_in[4]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[4]       I            IBUF     FB1_uB            5.990
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #100
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[11]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.551
Required time                       45.803
Slack:                              30.605

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]       O            OBUF     FB1_uA            2.192
adder_in[1]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[11]     O            OBUF     FB1_uB           10.109
adder_out[11]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[11]     I            IBUF     FB1_uA           15.459
FB1.uA/dut_inst.misr.data_out[11]      D            FDC      FB1_uA           16.551
====================================================================================

Path: #101
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[11]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.551
Required time                       45.803
Slack:                              30.605

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]       O            OBUF     FB1_uA            2.192
adder_in[0]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[11]     O            OBUF     FB1_uB           10.109
adder_out[11]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[11]     I            IBUF     FB1_uA           15.459
FB1.uA/dut_inst.misr.data_out[11]      D            FDC      FB1_uA           16.551
====================================================================================

Path: #102
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[13]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.574
Required time                       45.803
Slack:                              30.605

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[4]       O            OBUF     FB1_uA            2.237
adder_in[4]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[4]       I            IBUF     FB1_uB            5.990
FB1.uB/dut_inst.adder_out_obuf[13]     O            OBUF     FB1_uB           10.182
adder_out[13]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[13]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[13]      D            FDC      FB1_uA           16.574
====================================================================================

Path: #103
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[10]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.550
Required time                       45.803
Slack:                              30.606

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]       O            OBUF     FB1_uA            2.192
adder_in[1]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[10]     O            OBUF     FB1_uB           10.104
adder_out[10]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[10]     I            IBUF     FB1_uA           15.458
FB1.uA/dut_inst.misr.data_out[10]      D            FDC      FB1_uA           16.550
====================================================================================

Path: #104
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[10]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.550
Required time                       45.803
Slack:                              30.606

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]       O            OBUF     FB1_uA            2.192
adder_in[0]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[10]     O            OBUF     FB1_uB           10.104
adder_out[10]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[10]     I            IBUF     FB1_uA           15.458
FB1.uA/dut_inst.misr.data_out[10]      D            FDC      FB1_uA           16.550
====================================================================================

Path: #105
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[9]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.549
Required time                       45.803
Slack:                              30.608

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]      O            OBUF     FB1_uA            2.192
adder_in[0]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[9]     O            OBUF     FB1_uB           10.064
adder_out[9]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[9]     I            IBUF     FB1_uA           15.457
FB1.uA/dut_inst.misr.data_out[9]      D            FDC      FB1_uA           16.549
===================================================================================

Path: #106
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[9]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.549
Required time                       45.803
Slack:                              30.608

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]      O            OBUF     FB1_uA            2.192
adder_in[1]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[9]     O            OBUF     FB1_uB           10.064
adder_out[9]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[9]     I            IBUF     FB1_uA           15.457
FB1.uA/dut_inst.misr.data_out[9]      D            FDC      FB1_uA           16.549
===================================================================================

Path: #107
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              30.609

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[4]       O            OBUF     FB1_uA            2.237
adder_in[4]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[4]       I            IBUF     FB1_uB            5.990
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #108
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              30.610

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[4]       O            OBUF     FB1_uA            2.237
adder_in[4]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[4]       I            IBUF     FB1_uB            5.990
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #109
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[8]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.534
Required time                       45.803
Slack:                              30.622

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]      O            OBUF     FB1_uA            2.192
adder_in[1]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[8]     O            OBUF     FB1_uB           10.269
adder_out[8]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[8]     I            IBUF     FB1_uA           15.442
FB1.uA/dut_inst.misr.data_out[8]      D            FDC      FB1_uA           16.534
===================================================================================

Path: #110
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[8]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.534
Required time                       45.803
Slack:                              30.622

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]      O            OBUF     FB1_uA            2.192
adder_in[0]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[8]     O            OBUF     FB1_uB           10.269
adder_out[8]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[8]     I            IBUF     FB1_uA           15.442
FB1.uA/dut_inst.misr.data_out[8]      D            FDC      FB1_uA           16.534
===================================================================================

Path: #111
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[12]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.553
Required time                       45.803
Slack:                              30.626

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[4]       O            OBUF     FB1_uA            2.237
adder_in[4]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[4]       I            IBUF     FB1_uB            5.990
FB1.uB/dut_inst.adder_out_obuf[12]     O            OBUF     FB1_uB           10.161
adder_out[12]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[12]     I            IBUF     FB1_uA           15.461
FB1.uA/dut_inst.misr.data_out[12]      D            FDC      FB1_uA           16.553
====================================================================================

Path: #112
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[11]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.551
Required time                       45.803
Slack:                              30.628

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[4]       O            OBUF     FB1_uA            2.237
adder_in[4]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[4]       I            IBUF     FB1_uB            5.990
FB1.uB/dut_inst.adder_out_obuf[11]     O            OBUF     FB1_uB           10.109
adder_out[11]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[11]     I            IBUF     FB1_uA           15.459
FB1.uA/dut_inst.misr.data_out[11]      D            FDC      FB1_uA           16.551
====================================================================================

Path: #113
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[10]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.550
Required time                       45.803
Slack:                              30.629

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[4]       O            OBUF     FB1_uA            2.237
adder_in[4]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[4]       I            IBUF     FB1_uB            5.990
FB1.uB/dut_inst.adder_out_obuf[10]     O            OBUF     FB1_uB           10.104
adder_out[10]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[10]     I            IBUF     FB1_uA           15.458
FB1.uA/dut_inst.misr.data_out[10]      D            FDC      FB1_uA           16.550
====================================================================================

Path: #114
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              30.630

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]       O            OBUF     FB1_uA            2.192
adder_in[2]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #115
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[13]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.574
Required time                       45.803
Slack:                              30.630

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]       O            OBUF     FB1_uA            2.192
adder_in[2]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[13]     O            OBUF     FB1_uB           10.182
adder_out[13]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[13]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[13]      D            FDC      FB1_uA           16.574
====================================================================================

Path: #116
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[9]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.549
Required time                       45.803
Slack:                              30.631

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[4]      O            OBUF     FB1_uA            2.237
adder_in[4]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[4]      I            IBUF     FB1_uB            5.990
FB1.uB/dut_inst.adder_out_obuf[9]     O            OBUF     FB1_uB           10.064
adder_out[9]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[9]     I            IBUF     FB1_uA           15.457
FB1.uA/dut_inst.misr.data_out[9]      D            FDC      FB1_uA           16.549
===================================================================================

Path: #117
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              30.634

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]       O            OBUF     FB1_uA            2.192
adder_in[2]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #118
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              30.635

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]       O            OBUF     FB1_uA            2.192
adder_in[2]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #119
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[8]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.534
Required time                       45.803
Slack:                              30.645

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[4]      O            OBUF     FB1_uA            2.237
adder_in[4]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[4]      I            IBUF     FB1_uB            5.990
FB1.uB/dut_inst.adder_out_obuf[8]     O            OBUF     FB1_uB           10.269
adder_out[8]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[8]     I            IBUF     FB1_uA           15.442
FB1.uA/dut_inst.misr.data_out[8]      D            FDC      FB1_uA           16.534
===================================================================================

Path: #120
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[15]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.575
Required time                       45.803
Slack:                              30.649

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[3]       O            OBUF     FB1_uA            2.192
adder_in[3]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[3]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[15]     O            OBUF     FB1_uB           10.183
adder_out[15]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[15]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[15]      D            FDC      FB1_uA           16.575
====================================================================================

Path: #121
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[13]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.574
Required time                       45.803
Slack:                              30.649

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[3]       O            OBUF     FB1_uA            2.192
adder_in[3]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[3]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[13]     O            OBUF     FB1_uB           10.182
adder_out[13]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[13]     I            IBUF     FB1_uA           15.482
FB1.uA/dut_inst.misr.data_out[13]      D            FDC      FB1_uA           16.574
====================================================================================

Path: #122
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[12]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.553
Required time                       45.803
Slack:                              30.651

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]       O            OBUF     FB1_uA            2.192
adder_in[2]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[12]     O            OBUF     FB1_uB           10.161
adder_out[12]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[12]     I            IBUF     FB1_uA           15.461
FB1.uA/dut_inst.misr.data_out[12]      D            FDC      FB1_uA           16.553
====================================================================================

Path: #123
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[7]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.459
Required time                       45.803
Slack:                              30.651

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]      O            OBUF     FB1_uA            2.192
adder_in[1]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[7]     O            OBUF     FB1_uB           10.194
adder_out[7]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[7]     I            IBUF     FB1_uA           15.367
FB1.uA/dut_inst.misr.data_out[7]      D            FDC      FB1_uA           16.459
===================================================================================

Path: #124
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[7]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.459
Required time                       45.803
Slack:                              30.651

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]      O            OBUF     FB1_uA            2.192
adder_in[0]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[7]     O            OBUF     FB1_uB           10.194
adder_out[7]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[7]     I            IBUF     FB1_uA           15.367
FB1.uA/dut_inst.misr.data_out[7]      D            FDC      FB1_uA           16.459
===================================================================================

Path: #125
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[5]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.431
Required time                       45.803
Slack:                              30.651

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]      O            OBUF     FB1_uA            2.192
adder_in[0]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[5]     O            OBUF     FB1_uB           10.141
adder_out[5]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[5]     I            IBUF     FB1_uA           15.339
FB1.uA/dut_inst.misr.data_out[5]      D            FDC      FB1_uA           16.431
===================================================================================

Path: #126
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[5]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.431
Required time                       45.803
Slack:                              30.651

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]      O            OBUF     FB1_uA            2.192
adder_in[1]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[5]     O            OBUF     FB1_uB           10.141
adder_out[5]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[5]     I            IBUF     FB1_uA           15.339
FB1.uA/dut_inst.misr.data_out[5]      D            FDC      FB1_uA           16.431
===================================================================================

Path: #127
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[11]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.551
Required time                       45.803
Slack:                              30.653

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]       O            OBUF     FB1_uA            2.192
adder_in[2]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[11]     O            OBUF     FB1_uB           10.109
adder_out[11]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[11]     I            IBUF     FB1_uA           15.459
FB1.uA/dut_inst.misr.data_out[11]      D            FDC      FB1_uA           16.551
====================================================================================

Path: #128
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[14]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.570
Required time                       45.803
Slack:                              30.653

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[3]       O            OBUF     FB1_uA            2.192
adder_in[3]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[3]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[14]     O            OBUF     FB1_uB           10.179
adder_out[14]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[14]     I            IBUF     FB1_uA           15.478
FB1.uA/dut_inst.misr.data_out[14]      D            FDC      FB1_uA           16.570
====================================================================================

Path: #129
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[10]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.550
Required time                       45.803
Slack:                              30.654

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]       O            OBUF     FB1_uA            2.192
adder_in[2]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[10]     O            OBUF     FB1_uB           10.104
adder_out[10]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[10]     I            IBUF     FB1_uA           15.458
FB1.uA/dut_inst.misr.data_out[10]      D            FDC      FB1_uA           16.550
====================================================================================

Path: #130
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[16]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.569
Required time                       45.803
Slack:                              30.654

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[3]       O            OBUF     FB1_uA            2.192
adder_in[3]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[3]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[16]     O            OBUF     FB1_uB           10.210
adder_out[16]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[16]     I            IBUF     FB1_uA           15.477
FB1.uA/dut_inst.misr.data_out[16]      D            FDC      FB1_uA           16.569
====================================================================================

Path: #131
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[9]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.549
Required time                       45.803
Slack:                              30.655

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]      O            OBUF     FB1_uA            2.192
adder_in[2]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[9]     O            OBUF     FB1_uB           10.064
adder_out[9]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[9]     I            IBUF     FB1_uA           15.457
FB1.uA/dut_inst.misr.data_out[9]      D            FDC      FB1_uA           16.549
===================================================================================

Path: #132
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[6]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.454
Required time                       45.803
Slack:                              30.656

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]      O            OBUF     FB1_uA            2.192
adder_in[1]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[6]     O            OBUF     FB1_uB           10.189
adder_out[6]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[6]     I            IBUF     FB1_uA           15.362
FB1.uA/dut_inst.misr.data_out[6]      D            FDC      FB1_uA           16.454
===================================================================================

Path: #133
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[6]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.454
Required time                       45.803
Slack:                              30.656

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]      O            OBUF     FB1_uA            2.192
adder_in[0]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[6]     O            OBUF     FB1_uB           10.189
adder_out[6]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[6]     I            IBUF     FB1_uA           15.362
FB1.uA/dut_inst.misr.data_out[6]      D            FDC      FB1_uA           16.454
===================================================================================

Path: #134
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[8]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.534
Required time                       45.803
Slack:                              30.670

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]      O            OBUF     FB1_uA            2.192
adder_in[2]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[8]     O            OBUF     FB1_uB           10.269
adder_out[8]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[8]     I            IBUF     FB1_uA           15.442
FB1.uA/dut_inst.misr.data_out[8]      D            FDC      FB1_uA           16.534
===================================================================================

Path: #135
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[12]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.553
Required time                       45.803
Slack:                              30.670

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[3]       O            OBUF     FB1_uA            2.192
adder_in[3]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[3]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[12]     O            OBUF     FB1_uB           10.161
adder_out[12]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[12]     I            IBUF     FB1_uA           15.461
FB1.uA/dut_inst.misr.data_out[12]      D            FDC      FB1_uA           16.553
====================================================================================

Path: #136
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[11]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.551
Required time                       45.803
Slack:                              30.672

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[3]       O            OBUF     FB1_uA            2.192
adder_in[3]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[3]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[11]     O            OBUF     FB1_uB           10.109
adder_out[11]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[11]     I            IBUF     FB1_uA           15.459
FB1.uA/dut_inst.misr.data_out[11]      D            FDC      FB1_uA           16.551
====================================================================================

Path: #137
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[10]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.550
Required time                       45.803
Slack:                              30.673

Instance / Net name                    Pin name     Type     FPGA       Arrival time
------------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]       Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[3]       O            OBUF     FB1_uA            2.192
adder_in[3]                            -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[3]       I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[10]     O            OBUF     FB1_uB           10.104
adder_out[10]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[10]     I            IBUF     FB1_uA           15.458
FB1.uA/dut_inst.misr.data_out[10]      D            FDC      FB1_uA           16.550
====================================================================================

Path: #138
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[4]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.406
Required time                       45.803
Slack:                              30.673

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]      O            OBUF     FB1_uA            2.192
adder_in[1]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[4]     O            OBUF     FB1_uB           10.168
adder_out[4]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[4]     I            IBUF     FB1_uA           15.314
FB1.uA/dut_inst.misr.data_out[4]      D            FDC      FB1_uA           16.406
===================================================================================

Path: #139
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[4]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.406
Required time                       45.803
Slack:                              30.673

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]      O            OBUF     FB1_uA            2.192
adder_in[0]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[4]     O            OBUF     FB1_uB           10.168
adder_out[4]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[4]     I            IBUF     FB1_uA           15.314
FB1.uA/dut_inst.misr.data_out[4]      D            FDC      FB1_uA           16.406
===================================================================================

Path: #140
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[9]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.549
Required time                       45.803
Slack:                              30.675

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[3]      O            OBUF     FB1_uA            2.192
adder_in[3]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[3]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[9]     O            OBUF     FB1_uB           10.064
adder_out[9]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[9]     I            IBUF     FB1_uA           15.457
FB1.uA/dut_inst.misr.data_out[9]      D            FDC      FB1_uA           16.549
===================================================================================

Path: #141
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[8]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.534
Required time                       45.803
Slack:                              30.689

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[3]      O            OBUF     FB1_uA            2.192
adder_in[3]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[3]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[8]     O            OBUF     FB1_uB           10.269
adder_out[8]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[8]     I            IBUF     FB1_uA           15.442
FB1.uA/dut_inst.misr.data_out[8]      D            FDC      FB1_uA           16.534
===================================================================================

Path: #142
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[7]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.459
Required time                       45.803
Slack:                              30.699

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]      O            OBUF     FB1_uA            2.192
adder_in[2]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[7]     O            OBUF     FB1_uB           10.194
adder_out[7]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[7]     I            IBUF     FB1_uA           15.367
FB1.uA/dut_inst.misr.data_out[7]      D            FDC      FB1_uA           16.459
===================================================================================

Path: #143
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[5]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.431
Required time                       45.803
Slack:                              30.699

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]      O            OBUF     FB1_uA            2.192
adder_in[2]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[5]     O            OBUF     FB1_uB           10.141
adder_out[5]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[5]     I            IBUF     FB1_uA           15.339
FB1.uA/dut_inst.misr.data_out[5]      D            FDC      FB1_uA           16.431
===================================================================================

Path: #144
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[6]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.454
Required time                       45.803
Slack:                              30.703

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]      O            OBUF     FB1_uA            2.192
adder_in[2]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[6]     O            OBUF     FB1_uB           10.189
adder_out[6]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[6]     I            IBUF     FB1_uA           15.362
FB1.uA/dut_inst.misr.data_out[6]      D            FDC      FB1_uA           16.454
===================================================================================

Path: #145
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[7]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.459
Required time                       45.803
Slack:                              30.704

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[4]      O            OBUF     FB1_uA            2.237
adder_in[4]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[4]      I            IBUF     FB1_uB            5.990
FB1.uB/dut_inst.adder_out_obuf[7]     O            OBUF     FB1_uB           10.194
adder_out[7]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[7]     I            IBUF     FB1_uA           15.367
FB1.uA/dut_inst.misr.data_out[7]      D            FDC      FB1_uA           16.459
===================================================================================

Path: #146
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[5]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.431
Required time                       45.803
Slack:                              30.706

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[4]      O            OBUF     FB1_uA            2.237
adder_in[4]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[4]      I            IBUF     FB1_uB            5.990
FB1.uB/dut_inst.adder_out_obuf[5]     O            OBUF     FB1_uB           10.141
adder_out[5]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[5]     I            IBUF     FB1_uA           15.339
FB1.uA/dut_inst.misr.data_out[5]      D            FDC      FB1_uA           16.431
===================================================================================

Path: #147
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[6]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.454
Required time                       45.803
Slack:                              30.709

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[4]      O            OBUF     FB1_uA            2.237
adder_in[4]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[4]      I            IBUF     FB1_uB            5.990
FB1.uB/dut_inst.adder_out_obuf[6]     O            OBUF     FB1_uB           10.189
adder_out[6]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[6]     I            IBUF     FB1_uA           15.362
FB1.uA/dut_inst.misr.data_out[6]      D            FDC      FB1_uA           16.454
===================================================================================

Path: #148
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[3]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        15.086
Required time                       45.803
Slack:                              30.717

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]      O            OBUF     FB1_uA            2.192
adder_in[1]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[3]     O            OBUF     FB1_uB            8.777
adder_out[3]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[3]     I            IBUF     FB1_uA           13.994
FB1.uA/dut_inst.misr.data_out[3]      D            FDC      FB1_uA           15.086
===================================================================================

Path: #149
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[3]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        15.086
Required time                       45.803
Slack:                              30.717

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]      O            OBUF     FB1_uA            2.192
adder_in[0]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[3]     O            OBUF     FB1_uB            8.777
adder_out[3]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[3]     I            IBUF     FB1_uA           13.994
FB1.uA/dut_inst.misr.data_out[3]      D            FDC      FB1_uA           15.086
===================================================================================

Path: #150
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[4]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.406
Required time                       45.803
Slack:                              30.721

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]      O            OBUF     FB1_uA            2.192
adder_in[2]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[4]     O            OBUF     FB1_uB           10.168
adder_out[4]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[4]     I            IBUF     FB1_uA           15.314
FB1.uA/dut_inst.misr.data_out[4]      D            FDC      FB1_uA           16.406
===================================================================================

Path: #151
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[2]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        15.082
Required time                       45.803
Slack:                              30.721

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]      O            OBUF     FB1_uA            2.192
adder_in[1]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[2]     O            OBUF     FB1_uB            8.787
adder_out[2]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[2]     I            IBUF     FB1_uA           13.990
FB1.uA/dut_inst.misr.data_out[2]      D            FDC      FB1_uA           15.082
===================================================================================

Path: #152
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[2]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        15.082
Required time                       45.803
Slack:                              30.721

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]      O            OBUF     FB1_uA            2.192
adder_in[0]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[2]     O            OBUF     FB1_uB            8.787
adder_out[2]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[2]     I            IBUF     FB1_uA           13.990
FB1.uA/dut_inst.misr.data_out[2]      D            FDC      FB1_uA           15.082
===================================================================================

Path: #153
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[7]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.459
Required time                       45.803
Slack:                              30.722

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[3]      O            OBUF     FB1_uA            2.192
adder_in[3]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[3]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[7]     O            OBUF     FB1_uB           10.194
adder_out[7]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[7]     I            IBUF     FB1_uA           15.367
FB1.uA/dut_inst.misr.data_out[7]      D            FDC      FB1_uA           16.459
===================================================================================

Path: #154
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[5]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.431
Required time                       45.803
Slack:                              30.723

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[3]      O            OBUF     FB1_uA            2.192
adder_in[3]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[3]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[5]     O            OBUF     FB1_uB           10.141
adder_out[5]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[5]     I            IBUF     FB1_uA           15.339
FB1.uA/dut_inst.misr.data_out[5]      D            FDC      FB1_uA           16.431
===================================================================================

Path: #155
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[6]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.454
Required time                       45.803
Slack:                              30.726

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[3]      O            OBUF     FB1_uA            2.192
adder_in[3]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[3]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[6]     O            OBUF     FB1_uB           10.189
adder_out[6]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[6]     I            IBUF     FB1_uA           15.362
FB1.uA/dut_inst.misr.data_out[6]      D            FDC      FB1_uA           16.454
===================================================================================

Path: #156
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[4]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.406
Required time                       45.803
Slack:                              30.729

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[4]      O            OBUF     FB1_uA            2.237
adder_in[4]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[4]      I            IBUF     FB1_uB            5.990
FB1.uB/dut_inst.adder_out_obuf[4]     O            OBUF     FB1_uB           10.168
adder_out[4]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[4]     I            IBUF     FB1_uA           15.314
FB1.uA/dut_inst.misr.data_out[4]      D            FDC      FB1_uA           16.406
===================================================================================

Path: #157
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[4]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        16.406
Required time                       45.803
Slack:                              30.745

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[3]      O            OBUF     FB1_uA            2.192
adder_in[3]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[3]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[4]     O            OBUF     FB1_uB           10.168
adder_out[4]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[4]     I            IBUF     FB1_uA           15.314
FB1.uA/dut_inst.misr.data_out[4]      D            FDC      FB1_uA           16.406
===================================================================================

Path: #158
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[3]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        15.086
Required time                       45.803
Slack:                              30.773

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]      O            OBUF     FB1_uA            2.192
adder_in[2]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[3]     O            OBUF     FB1_uB            8.777
adder_out[3]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[3]     I            IBUF     FB1_uA           13.994
FB1.uA/dut_inst.misr.data_out[3]      D            FDC      FB1_uA           15.086
===================================================================================

Path: #159
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[2]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        15.082
Required time                       45.803
Slack:                              30.777

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[3]      O            OBUF     FB1_uA            2.192
adder_in[3]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[3]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[2]     O            OBUF     FB1_uB            8.787
adder_out[2]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[2]     I            IBUF     FB1_uA           13.990
FB1.uA/dut_inst.misr.data_out[2]      D            FDC      FB1_uA           15.082
===================================================================================

Path: #160
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[2]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        15.082
Required time                       45.803
Slack:                              30.777

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]      O            OBUF     FB1_uA            2.192
adder_in[2]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[2]     O            OBUF     FB1_uB            8.787
adder_out[2]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[2]     I            IBUF     FB1_uA           13.990
FB1.uA/dut_inst.misr.data_out[2]      D            FDC      FB1_uA           15.082
===================================================================================

Path: #161
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[4]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[3]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        15.086
Required time                       45.803
Slack:                              30.788

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[4]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[4]      O            OBUF     FB1_uA            2.237
adder_in[4]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[4]      I            IBUF     FB1_uB            5.990
FB1.uB/dut_inst.adder_out_obuf[3]     O            OBUF     FB1_uB            8.777
adder_out[3]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[3]     I            IBUF     FB1_uA           13.994
FB1.uA/dut_inst.misr.data_out[3]      D            FDC      FB1_uA           15.086
===================================================================================

Path: #162
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[3]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[3]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        15.086
Required time                       45.803
Slack:                              30.799

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[3]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[3]      O            OBUF     FB1_uA            2.192
adder_in[3]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[3]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[3]     O            OBUF     FB1_uB            8.777
adder_out[3]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[3]     I            IBUF     FB1_uA           13.994
FB1.uA/dut_inst.misr.data_out[3]      D            FDC      FB1_uA           15.086
===================================================================================

Path: #163
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[1]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        13.664
Required time                       45.803
Slack:                              32.139

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]      O            OBUF     FB1_uA            2.192
adder_in[1]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[1]     O            OBUF     FB1_uB            8.747
adder_out[1]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[1]     I            IBUF     FB1_uA           12.572
FB1.uA/dut_inst.misr.data_out[1]      D            FDC      FB1_uA           13.664
===================================================================================

Path: #164
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[1]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        13.664
Required time                       45.803
Slack:                              32.139

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]      O            OBUF     FB1_uA            2.192
adder_in[0]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[1]     O            OBUF     FB1_uB            8.747
adder_out[1]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[1]     I            IBUF     FB1_uA           12.572
FB1.uA/dut_inst.misr.data_out[1]      D            FDC      FB1_uA           13.664
===================================================================================

Path: #165
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[2]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[1]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        13.664
Required time                       45.803
Slack:                              32.211

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[2]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[2]      O            OBUF     FB1_uA            2.192
adder_in[2]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[2]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[1]     O            OBUF     FB1_uB            8.747
adder_out[1]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[1]     I            IBUF     FB1_uA           12.572
FB1.uA/dut_inst.misr.data_out[1]      D            FDC      FB1_uA           13.664
===================================================================================

Path: #166
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[0]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[0]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        13.320
Required time                       45.803
Slack:                              32.483

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[0]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[0]      O            OBUF     FB1_uA            2.192
adder_in[0]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[0]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[0]     O            OBUF     FB1_uB            8.475
adder_out[0]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[0]     I            IBUF     FB1_uA           12.228
FB1.uA/dut_inst.misr.data_out[0]      D            FDC      FB1_uA           13.320
===================================================================================

Path: #167
Starting point:                     FB1.uA/dut_inst.lfsr.data_out[1]/Q
Ending point:                       FB1.uA/dut_inst.misr.data_out[0]/D
The start point is clocked by       clk [rising]
The end point is clocked by         clk [rising]
Arrival time                        13.320
Required time                       45.803
Slack:                              32.483

Instance / Net name                   Pin name     Type     FPGA       Arrival time
-----------------------------------------------------------------------------------
FB1.uA/dut_inst.lfsr.data_out[1]      Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.adder_in_obuf[1]      O            OBUF     FB1_uA            2.192
adder_in[1]                           -            Net      -          -           
FB1.uB/dut_inst.adder_in_ibuf[1]      I            IBUF     FB1_uB            5.945
FB1.uB/dut_inst.adder_out_obuf[0]     O            OBUF     FB1_uB            8.475
adder_out[0]                          -            Net      -          -           
FB1.uA/dut_inst.adder_out_ibuf[0]     I            IBUF     FB1_uA           12.228
FB1.uA/dut_inst.misr.data_out[0]      D            FDC      FB1_uA           13.320
===================================================================================

Path: #168
Starting point:                     FB1.uA/dut_inst.ctrl.current_state[1]/Q
Ending point:                       finish/finish
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        11.080
Required time                       45.000
Slack:                              33.920

Instance / Net name                       Pin name     Type     FPGA       Arrival time
---------------------------------------------------------------------------------------
FB1.uA/dut_inst.ctrl.current_state[1]     Q            FDC      FB1_uA            0.817
FB1.uA/dut_inst.finish_obuf               O            OBUF     FB1_uA            2.527
finish                                    -            Net      -          -           
FB1.uB/finish_0_ibuf                      I            IBUF     FB1_uB            7.673
finish                                    finish       Port     top              11.080
=======================================================================================

Path: #169
Starting point:                     FB1.uA/dut_inst.misr.data_out[16]/Q
Ending point:                       signature[16:0]/signature[16]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.745
Required time                       45.000
Slack:                              34.255

Instance / Net name                    Pin name          Type     FPGA       Arrival time
-----------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[16]      Q                 FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[16]     O                 OBUF     FB1_uA            2.192
signature[16]                          -                 Net      -          -           
FB1.uB/signature_16_0_ibuf[16]         I                 IBUF     FB1_uB            7.338
signature[16:0]                        signature[16]     Port     top              10.745
=========================================================================================

Path: #170
Starting point:                     FB1.uA/dut_inst.misr.data_out[1]/Q
Ending point:                       signature[16:0]/signature[1]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                   Pin name         Type     FPGA       Arrival time
---------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[1]      Q                FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[1]     O                OBUF     FB1_uA            2.161
signature[1]                          -                Net      -          -           
FB1.uB/signature_16_0_ibuf[1]         I                IBUF     FB1_uB            7.307
signature[16:0]                       signature[1]     Port     top              10.714
=======================================================================================

Path: #171
Starting point:                     FB1.uA/dut_inst.misr.data_out[2]/Q
Ending point:                       signature[16:0]/signature[2]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                   Pin name         Type     FPGA       Arrival time
---------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[2]      Q                FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[2]     O                OBUF     FB1_uA            2.161
signature[2]                          -                Net      -          -           
FB1.uB/signature_16_0_ibuf[2]         I                IBUF     FB1_uB            7.307
signature[16:0]                       signature[2]     Port     top              10.714
=======================================================================================

Path: #172
Starting point:                     FB1.uA/dut_inst.misr.data_out[0]/Q
Ending point:                       signature[16:0]/signature[0]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                   Pin name         Type     FPGA       Arrival time
---------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[0]      Q                FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[0]     O                OBUF     FB1_uA            2.161
signature[0]                          -                Net      -          -           
FB1.uB/signature_16_0_ibuf[0]         I                IBUF     FB1_uB            7.307
signature[16:0]                       signature[0]     Port     top              10.714
=======================================================================================

Path: #173
Starting point:                     FB1.uA/dut_inst.misr.data_out[5]/Q
Ending point:                       signature[16:0]/signature[5]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                   Pin name         Type     FPGA       Arrival time
---------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[5]      Q                FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[5]     O                OBUF     FB1_uA            2.161
signature[5]                          -                Net      -          -           
FB1.uB/signature_16_0_ibuf[5]         I                IBUF     FB1_uB            7.307
signature[16:0]                       signature[5]     Port     top              10.714
=======================================================================================

Path: #174
Starting point:                     FB1.uA/dut_inst.misr.data_out[6]/Q
Ending point:                       signature[16:0]/signature[6]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                   Pin name         Type     FPGA       Arrival time
---------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[6]      Q                FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[6]     O                OBUF     FB1_uA            2.161
signature[6]                          -                Net      -          -           
FB1.uB/signature_16_0_ibuf[6]         I                IBUF     FB1_uB            7.307
signature[16:0]                       signature[6]     Port     top              10.714
=======================================================================================

Path: #175
Starting point:                     FB1.uA/dut_inst.misr.data_out[7]/Q
Ending point:                       signature[16:0]/signature[7]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                   Pin name         Type     FPGA       Arrival time
---------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[7]      Q                FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[7]     O                OBUF     FB1_uA            2.161
signature[7]                          -                Net      -          -           
FB1.uB/signature_16_0_ibuf[7]         I                IBUF     FB1_uB            7.307
signature[16:0]                       signature[7]     Port     top              10.714
=======================================================================================

Path: #176
Starting point:                     FB1.uA/dut_inst.misr.data_out[8]/Q
Ending point:                       signature[16:0]/signature[8]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                   Pin name         Type     FPGA       Arrival time
---------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[8]      Q                FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[8]     O                OBUF     FB1_uA            2.161
signature[8]                          -                Net      -          -           
FB1.uB/signature_16_0_ibuf[8]         I                IBUF     FB1_uB            7.307
signature[16:0]                       signature[8]     Port     top              10.714
=======================================================================================

Path: #177
Starting point:                     FB1.uA/dut_inst.misr.data_out[9]/Q
Ending point:                       signature[16:0]/signature[9]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                   Pin name         Type     FPGA       Arrival time
---------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[9]      Q                FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[9]     O                OBUF     FB1_uA            2.161
signature[9]                          -                Net      -          -           
FB1.uB/signature_16_0_ibuf[9]         I                IBUF     FB1_uB            7.307
signature[16:0]                       signature[9]     Port     top              10.714
=======================================================================================

Path: #178
Starting point:                     FB1.uA/dut_inst.misr.data_out[10]/Q
Ending point:                       signature[16:0]/signature[10]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                    Pin name          Type     FPGA       Arrival time
-----------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[10]      Q                 FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[10]     O                 OBUF     FB1_uA            2.161
signature[10]                          -                 Net      -          -           
FB1.uB/signature_16_0_ibuf[10]         I                 IBUF     FB1_uB            7.307
signature[16:0]                        signature[10]     Port     top              10.714
=========================================================================================

Path: #179
Starting point:                     FB1.uA/dut_inst.misr.data_out[11]/Q
Ending point:                       signature[16:0]/signature[11]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                    Pin name          Type     FPGA       Arrival time
-----------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[11]      Q                 FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[11]     O                 OBUF     FB1_uA            2.161
signature[11]                          -                 Net      -          -           
FB1.uB/signature_16_0_ibuf[11]         I                 IBUF     FB1_uB            7.307
signature[16:0]                        signature[11]     Port     top              10.714
=========================================================================================

Path: #180
Starting point:                     FB1.uA/dut_inst.misr.data_out[12]/Q
Ending point:                       signature[16:0]/signature[12]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                    Pin name          Type     FPGA       Arrival time
-----------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[12]      Q                 FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[12]     O                 OBUF     FB1_uA            2.161
signature[12]                          -                 Net      -          -           
FB1.uB/signature_16_0_ibuf[12]         I                 IBUF     FB1_uB            7.307
signature[16:0]                        signature[12]     Port     top              10.714
=========================================================================================

Path: #181
Starting point:                     FB1.uA/dut_inst.misr.data_out[13]/Q
Ending point:                       signature[16:0]/signature[13]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                    Pin name          Type     FPGA       Arrival time
-----------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[13]      Q                 FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[13]     O                 OBUF     FB1_uA            2.161
signature[13]                          -                 Net      -          -           
FB1.uB/signature_16_0_ibuf[13]         I                 IBUF     FB1_uB            7.307
signature[16:0]                        signature[13]     Port     top              10.714
=========================================================================================

Path: #182
Starting point:                     FB1.uA/dut_inst.misr.data_out[14]/Q
Ending point:                       signature[16:0]/signature[14]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                    Pin name          Type     FPGA       Arrival time
-----------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[14]      Q                 FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[14]     O                 OBUF     FB1_uA            2.161
signature[14]                          -                 Net      -          -           
FB1.uB/signature_16_0_ibuf[14]         I                 IBUF     FB1_uB            7.307
signature[16:0]                        signature[14]     Port     top              10.714
=========================================================================================

Path: #183
Starting point:                     FB1.uA/dut_inst.misr.data_out[15]/Q
Ending point:                       signature[16:0]/signature[15]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                    Pin name          Type     FPGA       Arrival time
-----------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[15]      Q                 FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[15]     O                 OBUF     FB1_uA            2.161
signature[15]                          -                 Net      -          -           
FB1.uB/signature_16_0_ibuf[15]         I                 IBUF     FB1_uB            7.307
signature[16:0]                        signature[15]     Port     top              10.714
=========================================================================================

Path: #184
Starting point:                     FB1.uA/dut_inst.misr.data_out[3]/Q
Ending point:                       signature[16:0]/signature[3]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                   Pin name         Type     FPGA       Arrival time
---------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[3]      Q                FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[3]     O                OBUF     FB1_uA            2.161
signature[3]                          -                Net      -          -           
FB1.uB/signature_16_0_ibuf[3]         I                IBUF     FB1_uB            7.307
signature[16:0]                       signature[3]     Port     top              10.714
=======================================================================================

Path: #185
Starting point:                     FB1.uA/dut_inst.misr.data_out[4]/Q
Ending point:                       signature[16:0]/signature[4]
The start point is clocked by       clk [rising]
The end point is clocked by         System [rising]
Arrival time                        10.714
Required time                       45.000
Slack:                              34.286

Instance / Net name                   Pin name         Type     FPGA       Arrival time
---------------------------------------------------------------------------------------
FB1.uA/dut_inst.misr.data_out[4]      Q                FDC      FB1_uA            0.817
FB1.uA/dut_inst.signature_obuf[4]     O                OBUF     FB1_uA            2.161
signature[4]                          -                Net      -          -           
FB1.uB/signature_16_0_ibuf[4]         I                IBUF     FB1_uB            7.307
signature[16:0]                       signature[4]     Port     top              10.714
=======================================================================================

