#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep 23 13:57:06 2024
# Process ID: 2620
# Current directory: C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5968 C:\Users\PC-CLICK-PLUS\Desktop\Stage_CRTI\vivado\project_motors_pwm\project_motors_pwm.xpr
# Log file: C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/vivado.log
# Journal file: C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_blink_led/project_motors_pwm' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'; using path 'C:/Users/PC-CLICK-PLUS/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/Downloads/vivado-library-zmod-v2-2019.1-2'; using path 'C:/Users/PC-CLICK-PLUS/Downloads/vivado-library-zmod-v2-2019.1-2' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/PC-CLICK-PLUS/Downloads/vivado-library-zmod-v2-2019.1-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1172.629 ; gain = 493.926
update_compile_order -fileset sources_1
write_hw_platform -fixed -force  -include_bit -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1476.680 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1606.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/constrs_1/new/io.xdc]
Finished Parsing XDC File [C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.srcs/constrs_1/new/io.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1721.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 1831.984 ; gain = 355.305
place_ports {GPIO_0_tri_o[1]} U18
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Sep 23 15:08:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Sep 23 15:09:56 2024] Launched impl_1...
Run output will be captured here: C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Sep 23 15:12:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/project_motors_pwm.runs/impl_1/runme.log
write_hw_platform -fixed -force  -include_bit -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/design_2_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/design_2_wrapper.xsa ...
Command: write_bitstream -force C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/.Xil/Vivado-2620-DESKTOP-SJ41DTT/xsa/design_2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_bitstream failed
ERROR: [Common 17-69] Command failed: The current design is not implemented.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-69] Command failed: The current design is not implemented.

write_hw_platform -fixed -force  -include_bit -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/design_2_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/design_2_wrapper.xsa ...
Command: write_bitstream -force C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vivado/project_motors_pwm/.Xil/Vivado-2620-DESKTOP-SJ41DTT/xsa_2/design_2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_bitstream failed
ERROR: [Common 17-69] Command failed: The current design is not implemented.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-69] Command failed: The current design is not implemented.

exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 23 15:16:05 2024...
