

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Tue Nov 12 23:00:28 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fpga_acceleration
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.70 ns|  4.891 ns|     1.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_encoding_fu_102  |encoding  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_decoding_fu_114  |decoding  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%output_size_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %output_size" [hls/lzw_hls.cpp:184]   --->   Operation 5 'read' 'output_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%output_code_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %output_code" [hls/lzw_hls.cpp:184]   --->   Operation 6 'read' 'output_code_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%s_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %s" [hls/lzw_hls.cpp:184]   --->   Operation 7 'read' 's_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln185 = call void @encoding, i32 %gmem, i64 %s_read, i64 %output_code_read, i64 %output_size_read" [hls/lzw_hls.cpp:185]   --->   Operation 8 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln185 = call void @encoding, i32 %gmem, i64 %s_read, i64 %output_code_read, i64 %output_size_read" [hls/lzw_hls.cpp:185]   --->   Operation 9 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 10 [1/1] (1.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %output_r" [hls/lzw_hls.cpp:184]   --->   Operation 10 'read' 'output_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 11 [1/1] (1.00ns)   --->   "%encoded_size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %encoded_size" [hls/lzw_hls.cpp:184]   --->   Operation 11 'read' 'encoded_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 12 [1/1] (1.00ns)   --->   "%encoded_data_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %encoded_data" [hls/lzw_hls.cpp:184]   --->   Operation 12 'read' 'encoded_data_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln186 = call void @decoding, i32 %gmem, i64 %encoded_data_read, i32 %encoded_size_read, i64 %output_read" [hls/lzw_hls.cpp:186]   --->   Operation 13 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_28, i32 64, i32 0, void @empty_5, void @empty_30, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s, void @empty_9, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_8, void @empty_22, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_27"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_27"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_code, void @empty_9, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_8, void @empty_18, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_27"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_code, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_27"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_size, void @empty_9, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_8, void @empty_2, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_27"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_size, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_27"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %encoded_data, void @empty_9, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_8, void @empty_20, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_27"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %encoded_data, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_27"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %encoded_size"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %encoded_size, void @empty_9, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_8, void @empty_3, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %encoded_size, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_9, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_8, void @empty_31, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_27"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_27"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_8, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln186 = call void @decoding, i32 %gmem, i64 %encoded_data_read, i32 %encoded_size_read, i64 %output_read" [hls/lzw_hls.cpp:186]   --->   Operation 32 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln187 = ret" [hls/lzw_hls.cpp:187]   --->   Operation 33 'ret' 'ret_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_code]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ encoded_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ encoded_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_size_read  (read         ) [ 00100]
output_code_read  (read         ) [ 00100]
s_read            (read         ) [ 00100]
call_ln185        (call         ) [ 00000]
output_read       (read         ) [ 00001]
encoded_size_read (read         ) [ 00001]
encoded_data_read (read         ) [ 00001]
spectopmodule_ln0 (spectopmodule) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
call_ln186        (call         ) [ 00000]
ret_ln187         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_code">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_code"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_size">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_size"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="encoded_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoded_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="encoded_size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoded_size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoding"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoding"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="output_size_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_size_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="output_code_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_code_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="s_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="output_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="encoded_size_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="encoded_size_read/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="encoded_data_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="encoded_data_read/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_encoding_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="64" slack="0"/>
<pin id="106" dir="0" index="3" bw="64" slack="0"/>
<pin id="107" dir="0" index="4" bw="64" slack="0"/>
<pin id="108" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln185/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_decoding_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="64" slack="0"/>
<pin id="118" dir="0" index="3" bw="32" slack="0"/>
<pin id="119" dir="0" index="4" bw="64" slack="0"/>
<pin id="120" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln186/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="output_size_read_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_size_read "/>
</bind>
</comp>

<comp id="131" class="1005" name="output_code_read_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_code_read "/>
</bind>
</comp>

<comp id="136" class="1005" name="s_read_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="1"/>
<pin id="138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_read "/>
</bind>
</comp>

<comp id="141" class="1005" name="output_read_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="1"/>
<pin id="143" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_read "/>
</bind>
</comp>

<comp id="146" class="1005" name="encoded_size_read_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="encoded_size_read "/>
</bind>
</comp>

<comp id="151" class="1005" name="encoded_data_read_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="1"/>
<pin id="153" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="encoded_data_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="78" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="72" pin="2"/><net_sink comp="102" pin=3"/></net>

<net id="113"><net_src comp="66" pin="2"/><net_sink comp="102" pin=4"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="96" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="90" pin="2"/><net_sink comp="114" pin=3"/></net>

<net id="125"><net_src comp="84" pin="2"/><net_sink comp="114" pin=4"/></net>

<net id="129"><net_src comp="66" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="134"><net_src comp="72" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="102" pin=3"/></net>

<net id="139"><net_src comp="78" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="144"><net_src comp="84" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="149"><net_src comp="90" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="114" pin=3"/></net>

<net id="154"><net_src comp="96" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="114" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {1 2 3 4 }
 - Input state : 
	Port: lzw_fpga : gmem | {1 2 3 4 }
	Port: lzw_fpga : s | {1 }
	Port: lzw_fpga : output_code | {1 }
	Port: lzw_fpga : output_size | {1 }
	Port: lzw_fpga : encoded_data | {3 }
	Port: lzw_fpga : encoded_size | {3 }
	Port: lzw_fpga : output_r | {3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   |      grp_encoding_fu_102     |   2066  |  54.583 |   3510  |   3347  |
|          |      grp_decoding_fu_114     |   2049  |  47.546 |   3484  |   3043  |
|----------|------------------------------|---------|---------|---------|---------|
|          |  output_size_read_read_fu_66 |    0    |    0    |    0    |    0    |
|          |  output_code_read_read_fu_72 |    0    |    0    |    0    |    0    |
|   read   |       s_read_read_fu_78      |    0    |    0    |    0    |    0    |
|          |    output_read_read_fu_84    |    0    |    0    |    0    |    0    |
|          | encoded_size_read_read_fu_90 |    0    |    0    |    0    |    0    |
|          | encoded_data_read_read_fu_96 |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |   4115  | 102.129 |   6994  |   6390  |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|encoded_data_read_reg_151|   64   |
|encoded_size_read_reg_146|   32   |
| output_code_read_reg_131|   64   |
|   output_read_reg_141   |   64   |
| output_size_read_reg_126|   64   |
|      s_read_reg_136     |   64   |
+-------------------------+--------+
|          Total          |   352  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_encoding_fu_102 |  p2  |   2  |  64  |   128  ||    9    |
| grp_encoding_fu_102 |  p3  |   2  |  64  |   128  ||    9    |
| grp_encoding_fu_102 |  p4  |   2  |  64  |   128  ||    9    |
| grp_decoding_fu_114 |  p2  |   2  |  64  |   128  ||    9    |
| grp_decoding_fu_114 |  p3  |   2  |  32  |   64   ||    9    |
| grp_decoding_fu_114 |  p4  |   2  |  64  |   128  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   704  ||  2.934  ||    54   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |  4115  |   102  |  6994  |  6390  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   352  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |  4115  |   105  |  7346  |  6444  |
+-----------+--------+--------+--------+--------+
