// Seed: 3101619865
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wand id_5,
    output tri1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output tri id_9,
    output supply0 id_10,
    input tri0 id_11,
    output wire id_12,
    input wor id_13,
    output wire id_14
    , id_23,
    output wand id_15,
    output tri0 id_16,
    input wand id_17,
    output uwire id_18,
    input supply0 id_19,
    input uwire id_20,
    input tri1 id_21
);
  wire id_24 = 1'b0;
  assign id_12 = id_21;
  wire id_25;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    input wand id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    output supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    input wire id_10,
    input wand id_11
);
  assign id_1 = 1;
  module_0(
      id_10,
      id_4,
      id_8,
      id_8,
      id_2,
      id_5,
      id_8,
      id_3,
      id_11,
      id_0,
      id_0,
      id_10,
      id_1,
      id_3,
      id_0,
      id_0,
      id_6,
      id_5,
      id_8,
      id_10,
      id_2,
      id_11
  );
endmodule
