Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Oct 25 09:43:11 2019
| Host         : travis-job-e53a6520-199b-47d9-b2b8-f445c199711f running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.494        0.000                      0                11722        0.017        0.000                      0                11720        0.264        0.000                       0                  4049  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           2.666        0.000                      0                   13        0.229        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.494        0.000                      0                11707        0.017        0.000                      0                11707        3.750        0.000                       0                  3953  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.650        0.000                      0                    1                                                                        
              sys_clk             2.366        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.773ns (33.978%)  route 1.502ns (66.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 10.866 - 5.000 ) 
    Source Clock Delay      (SCD):    6.226ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.638     6.226    clk200_clk
    SLICE_X64Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.478     6.704 r  FDPE_3/Q
                         net (fo=5, routed)           1.502     8.206    clk200_rst
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.295     8.501 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.501    ic_reset_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.866    clk200_clk
    SLICE_X65Y28         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.325    11.191    
                         clock uncertainty           -0.053    11.138    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.029    11.167    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.642ns (31.196%)  route 1.416ns (68.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 10.866 - 5.000 ) 
    Source Clock Delay      (SCD):    6.214ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.214    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.732 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.416     8.148    reset_counter[0]
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.272 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.272    reset_counter0[0]
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.866    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.348    11.214    
                         clock uncertainty           -0.053    11.161    
    SLICE_X64Y28         FDSE (Setup_fdse_C_D)        0.077    11.238    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.238    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.642ns (31.226%)  route 1.414ns (68.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 10.866 - 5.000 ) 
    Source Clock Delay      (SCD):    6.214ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.214    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.732 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.414     8.146    reset_counter[0]
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.270 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.270    reset_counter[2]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.866    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.348    11.214    
                         clock uncertainty           -0.053    11.161    
    SLICE_X64Y28         FDSE (Setup_fdse_C_D)        0.081    11.242    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.242    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.668ns (32.085%)  route 1.414ns (67.915%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 10.866 - 5.000 ) 
    Source Clock Delay      (SCD):    6.214ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.214    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.732 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.414     8.146    reset_counter[0]
    SLICE_X64Y28         LUT4 (Prop_lut4_I1_O)        0.150     8.296 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.296    reset_counter[3]_i_2_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.866    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.348    11.214    
                         clock uncertainty           -0.053    11.161    
    SLICE_X64Y28         FDSE (Setup_fdse_C_D)        0.118    11.279    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.666ns (31.989%)  route 1.416ns (68.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 10.866 - 5.000 ) 
    Source Clock Delay      (SCD):    6.214ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.214    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.732 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.416     8.148    reset_counter[0]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.148     8.296 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.296    reset_counter[1]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.866    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.348    11.214    
                         clock uncertainty           -0.053    11.161    
    SLICE_X64Y28         FDSE (Setup_fdse_C_D)        0.118    11.279    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 10.866 - 5.000 ) 
    Source Clock Delay      (SCD):    6.214ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.214    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.732 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.614    reset_counter[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.928    reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.866    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.348    11.214    
                         clock uncertainty           -0.053    11.161    
    SLICE_X64Y28         FDSE (Setup_fdse_C_CE)      -0.169    10.992    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.992    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 10.866 - 5.000 ) 
    Source Clock Delay      (SCD):    6.214ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.214    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.732 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.614    reset_counter[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.928    reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.866    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.348    11.214    
                         clock uncertainty           -0.053    11.161    
    SLICE_X64Y28         FDSE (Setup_fdse_C_CE)      -0.169    10.992    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.992    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 10.866 - 5.000 ) 
    Source Clock Delay      (SCD):    6.214ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.214    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.732 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.614    reset_counter[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.928    reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.866    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.348    11.214    
                         clock uncertainty           -0.053    11.161    
    SLICE_X64Y28         FDSE (Setup_fdse_C_CE)      -0.169    10.992    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.992    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 10.866 - 5.000 ) 
    Source Clock Delay      (SCD):    6.214ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.214    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.732 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.614    reset_counter[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.928    reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.866    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.348    11.214    
                         clock uncertainty           -0.053    11.161    
    SLICE_X64Y28         FDSE (Setup_fdse_C_CE)      -0.169    10.992    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.992    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.335%)  route 0.625ns (56.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 10.866 - 5.000 ) 
    Source Clock Delay      (SCD):    6.226ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=8, routed)           1.638     6.226    clk200_clk
    SLICE_X64Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.478     6.704 r  FDPE_3/Q
                         net (fo=5, routed)           0.625     7.329    clk200_rst
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.866    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.325    11.191    
                         clock uncertainty           -0.053    11.138    
    SLICE_X64Y28         FDSE (Setup_fdse_C_S)       -0.695    10.443    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.443    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  3.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.747%)  route 0.124ns (37.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.867    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.031 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.124     2.155    reset_counter[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.200 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.200    ic_reset_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.415    clk200_clk
    SLICE_X65Y28         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.536     1.880    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.091     1.971    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.867    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.031 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.205    reset_counter[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.048     2.253 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.253    reset_counter[3]_i_2_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.415    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.867    
    SLICE_X64Y28         FDSE (Hold_fdse_C_D)         0.131     1.998    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.867    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.031 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.205    reset_counter[2]
    SLICE_X64Y28         LUT3 (Prop_lut3_I2_O)        0.045     2.250 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.250    reset_counter[2]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.415    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.867    
    SLICE_X64Y28         FDSE (Hold_fdse_C_D)         0.121     1.988    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.183%)  route 0.250ns (62.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.876    clk200_clk
    SLICE_X64Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.148     2.024 r  FDPE_3/Q
                         net (fo=5, routed)           0.250     2.274    clk200_rst
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.415    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.881    
    SLICE_X64Y28         FDSE (Hold_fdse_C_S)        -0.044     1.837    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.183%)  route 0.250ns (62.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.876    clk200_clk
    SLICE_X64Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.148     2.024 r  FDPE_3/Q
                         net (fo=5, routed)           0.250     2.274    clk200_rst
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.415    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.881    
    SLICE_X64Y28         FDSE (Hold_fdse_C_S)        -0.044     1.837    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.183%)  route 0.250ns (62.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.876    clk200_clk
    SLICE_X64Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.148     2.024 r  FDPE_3/Q
                         net (fo=5, routed)           0.250     2.274    clk200_rst
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.415    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.881    
    SLICE_X64Y28         FDSE (Hold_fdse_C_S)        -0.044     1.837    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.183%)  route 0.250ns (62.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.876    clk200_clk
    SLICE_X64Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.148     2.024 r  FDPE_3/Q
                         net (fo=5, routed)           0.250     2.274    clk200_rst
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.415    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.881    
    SLICE_X64Y28         FDSE (Hold_fdse_C_S)        -0.044     1.837    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.867    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.148     2.015 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.138    reset_counter[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.099     2.237 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.293    reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.415    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.867    
    SLICE_X64Y28         FDSE (Hold_fdse_C_CE)       -0.016     1.851    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.867    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.148     2.015 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.138    reset_counter[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.099     2.237 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.293    reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.415    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.867    
    SLICE_X64Y28         FDSE (Hold_fdse_C_CE)       -0.016     1.851    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.867    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.148     2.015 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.138    reset_counter[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.099     2.237 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.293    reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.415    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.867    
    SLICE_X64Y28         FDSE (Hold_fdse_C_CE)       -0.016     1.851    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y40     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y40     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y28     ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y29    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y8     OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 3.844ns (43.471%)  route 4.999ns (56.529%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[0]
                         net (fo=10, routed)          1.156     5.211    picorv32/tag_mem_reg[0]
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.335 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.335    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.867 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.867    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=5, routed)           0.656     6.637    picorv32/basesoc_interface0_wb_sdram_ack0
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.761 r  picorv32/basesoc_count[0]_i_4/O
                         net (fo=2, routed)           0.413     7.174    picorv32/basesoc_count[0]_i_4_n_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.298 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=14, routed)          0.480     7.778    picorv32/basesoc_picorv32_mem_ready
    SLICE_X49Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.902 f  picorv32/mem_rdata_q[25]_i_1/O
                         net (fo=4, routed)           1.068     8.970    picorv32/p_0_in__0[0]
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.094 f  picorv32/instr_retirq_i_3/O
                         net (fo=3, routed)           0.689     9.782    picorv32/instr_retirq_i_3_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.906 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.537    10.443    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X46Y28         FDRE                                         r  picorv32/decoded_rs1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3953, routed)        1.439    11.439    picorv32/clk100
    SLICE_X46Y28         FDRE                                         r  picorv32/decoded_rs1_reg[0]/C
                         clock pessimism              0.079    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X46Y28         FDRE (Setup_fdre_C_R)       -0.524    10.938    picorv32/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 3.844ns (43.471%)  route 4.999ns (56.529%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[0]
                         net (fo=10, routed)          1.156     5.211    picorv32/tag_mem_reg[0]
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.335 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.335    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.867 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.867    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=5, routed)           0.656     6.637    picorv32/basesoc_interface0_wb_sdram_ack0
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.761 r  picorv32/basesoc_count[0]_i_4/O
                         net (fo=2, routed)           0.413     7.174    picorv32/basesoc_count[0]_i_4_n_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.298 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=14, routed)          0.480     7.778    picorv32/basesoc_picorv32_mem_ready
    SLICE_X49Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.902 f  picorv32/mem_rdata_q[25]_i_1/O
                         net (fo=4, routed)           1.068     8.970    picorv32/p_0_in__0[0]
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.094 f  picorv32/instr_retirq_i_3/O
                         net (fo=3, routed)           0.689     9.782    picorv32/instr_retirq_i_3_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.906 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.537    10.443    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  picorv32/decoded_rs1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3953, routed)        1.439    11.439    picorv32/clk100
    SLICE_X47Y28         FDRE                                         r  picorv32/decoded_rs1_reg[1]/C
                         clock pessimism              0.079    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X47Y28         FDRE (Setup_fdre_C_R)       -0.429    11.033    picorv32/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 3.844ns (43.471%)  route 4.999ns (56.529%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[0]
                         net (fo=10, routed)          1.156     5.211    picorv32/tag_mem_reg[0]
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.335 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.335    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.867 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.867    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=5, routed)           0.656     6.637    picorv32/basesoc_interface0_wb_sdram_ack0
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.761 r  picorv32/basesoc_count[0]_i_4/O
                         net (fo=2, routed)           0.413     7.174    picorv32/basesoc_count[0]_i_4_n_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.298 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=14, routed)          0.480     7.778    picorv32/basesoc_picorv32_mem_ready
    SLICE_X49Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.902 f  picorv32/mem_rdata_q[25]_i_1/O
                         net (fo=4, routed)           1.068     8.970    picorv32/p_0_in__0[0]
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.094 f  picorv32/instr_retirq_i_3/O
                         net (fo=3, routed)           0.689     9.782    picorv32/instr_retirq_i_3_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.906 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.537    10.443    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  picorv32/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3953, routed)        1.439    11.439    picorv32/clk100
    SLICE_X47Y28         FDRE                                         r  picorv32/decoded_rs1_reg[2]/C
                         clock pessimism              0.079    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X47Y28         FDRE (Setup_fdre_C_R)       -0.429    11.033    picorv32/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 3.844ns (43.471%)  route 4.999ns (56.529%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[0]
                         net (fo=10, routed)          1.156     5.211    picorv32/tag_mem_reg[0]
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.335 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.335    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.867 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.867    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=5, routed)           0.656     6.637    picorv32/basesoc_interface0_wb_sdram_ack0
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.761 r  picorv32/basesoc_count[0]_i_4/O
                         net (fo=2, routed)           0.413     7.174    picorv32/basesoc_count[0]_i_4_n_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.298 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=14, routed)          0.480     7.778    picorv32/basesoc_picorv32_mem_ready
    SLICE_X49Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.902 f  picorv32/mem_rdata_q[25]_i_1/O
                         net (fo=4, routed)           1.068     8.970    picorv32/p_0_in__0[0]
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.094 f  picorv32/instr_retirq_i_3/O
                         net (fo=3, routed)           0.689     9.782    picorv32/instr_retirq_i_3_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.906 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.537    10.443    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  picorv32/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3953, routed)        1.439    11.439    picorv32/clk100
    SLICE_X47Y28         FDRE                                         r  picorv32/decoded_rs1_reg[3]/C
                         clock pessimism              0.079    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X47Y28         FDRE (Setup_fdre_C_R)       -0.429    11.033    picorv32/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 3.844ns (43.471%)  route 4.999ns (56.529%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[0]
                         net (fo=10, routed)          1.156     5.211    picorv32/tag_mem_reg[0]
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.335 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.335    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.867 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.867    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=5, routed)           0.656     6.637    picorv32/basesoc_interface0_wb_sdram_ack0
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.761 r  picorv32/basesoc_count[0]_i_4/O
                         net (fo=2, routed)           0.413     7.174    picorv32/basesoc_count[0]_i_4_n_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.298 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=14, routed)          0.480     7.778    picorv32/basesoc_picorv32_mem_ready
    SLICE_X49Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.902 f  picorv32/mem_rdata_q[25]_i_1/O
                         net (fo=4, routed)           1.068     8.970    picorv32/p_0_in__0[0]
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.094 f  picorv32/instr_retirq_i_3/O
                         net (fo=3, routed)           0.689     9.782    picorv32/instr_retirq_i_3_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.906 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.537    10.443    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  picorv32/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3953, routed)        1.439    11.439    picorv32/clk100
    SLICE_X47Y28         FDRE                                         r  picorv32/decoded_rs1_reg[4]/C
                         clock pessimism              0.079    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X47Y28         FDRE (Setup_fdre_C_R)       -0.429    11.033    picorv32/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine6_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 2.394ns (26.814%)  route 6.534ns (73.186%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        1.564     1.564    sys_clk
    SLICE_X37Y11         FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[10]/Q
                         net (fo=4, routed)           1.165     3.185    p_0_in0_in[3]
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.124     3.309 r  bankmachine6_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.309    bankmachine6_state[1]_i_8_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.859 r  bankmachine6_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.859    bankmachine6_state_reg[1]_i_4_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.130 f  bankmachine6_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.826     4.956    basesoc_sdram_bankmachine6_row_hit
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.373     5.329 r  basesoc_sdram_choose_req_grant[0]_i_20/O
                         net (fo=3, routed)           1.007     6.336    basesoc_sdram_choose_req_grant[0]_i_20_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I3_O)        0.124     6.460 f  basesoc_sdram_choose_req_grant[0]_i_11/O
                         net (fo=7, routed)           1.046     7.506    basesoc_sdram_choose_req_grant[0]_i_11_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.630 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.743     8.373    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.124     8.497 f  bankmachine7_state[3]_i_9/O
                         net (fo=2, routed)           0.564     9.061    bankmachine7_state[3]_i_9_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.185 f  bankmachine6_state[3]_i_5/O
                         net (fo=1, routed)           0.602     9.788    bankmachine6_state[3]_i_5_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I4_O)        0.124     9.912 r  bankmachine6_state[3]_i_1/O
                         net (fo=4, routed)           0.581    10.493    bankmachine6_next_state
    SLICE_X35Y5          FDRE                                         r  bankmachine6_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3953, routed)        1.447    11.447    sys_clk
    SLICE_X35Y5          FDRE                                         r  bankmachine6_state_reg[2]/C
                         clock pessimism              0.007    11.454    
                         clock uncertainty           -0.057    11.398    
    SLICE_X35Y5          FDRE (Setup_fdre_C_CE)      -0.205    11.193    bankmachine6_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine6_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 2.394ns (26.814%)  route 6.534ns (73.186%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        1.564     1.564    sys_clk
    SLICE_X37Y11         FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[10]/Q
                         net (fo=4, routed)           1.165     3.185    p_0_in0_in[3]
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.124     3.309 r  bankmachine6_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.309    bankmachine6_state[1]_i_8_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.859 r  bankmachine6_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.859    bankmachine6_state_reg[1]_i_4_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.130 f  bankmachine6_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.826     4.956    basesoc_sdram_bankmachine6_row_hit
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.373     5.329 r  basesoc_sdram_choose_req_grant[0]_i_20/O
                         net (fo=3, routed)           1.007     6.336    basesoc_sdram_choose_req_grant[0]_i_20_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I3_O)        0.124     6.460 f  basesoc_sdram_choose_req_grant[0]_i_11/O
                         net (fo=7, routed)           1.046     7.506    basesoc_sdram_choose_req_grant[0]_i_11_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.630 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.743     8.373    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.124     8.497 f  bankmachine7_state[3]_i_9/O
                         net (fo=2, routed)           0.564     9.061    bankmachine7_state[3]_i_9_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.185 f  bankmachine6_state[3]_i_5/O
                         net (fo=1, routed)           0.602     9.788    bankmachine6_state[3]_i_5_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I4_O)        0.124     9.912 r  bankmachine6_state[3]_i_1/O
                         net (fo=4, routed)           0.581    10.493    bankmachine6_next_state
    SLICE_X35Y5          FDRE                                         r  bankmachine6_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3953, routed)        1.447    11.447    sys_clk
    SLICE_X35Y5          FDRE                                         r  bankmachine6_state_reg[3]/C
                         clock pessimism              0.007    11.454    
                         clock uncertainty           -0.057    11.398    
    SLICE_X35Y5          FDRE (Setup_fdre_C_CE)      -0.205    11.193    bankmachine6_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/latched_is_lu_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 3.872ns (43.568%)  route 5.015ns (56.432%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[0]
                         net (fo=10, routed)          1.156     5.211    picorv32/tag_mem_reg[0]
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.335 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.335    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.867 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.867    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=5, routed)           0.656     6.637    picorv32/basesoc_interface0_wb_sdram_ack0
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.761 r  picorv32/basesoc_count[0]_i_4/O
                         net (fo=2, routed)           0.413     7.174    picorv32/basesoc_count[0]_i_4_n_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.298 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=14, routed)          0.642     7.940    picorv32/basesoc_picorv32_mem_ready
    SLICE_X51Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.064 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=8, routed)           0.723     8.786    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X51Y33         LUT5 (Prop_lut5_I2_O)        0.124     8.910 r  picorv32/mem_wordsize[1]_i_3/O
                         net (fo=5, routed)           0.886     9.796    picorv32/latched_is_lu
    SLICE_X51Y39         LUT4 (Prop_lut4_I2_O)        0.152     9.948 r  picorv32/latched_is_lu_i_1/O
                         net (fo=1, routed)           0.540    10.488    picorv32/latched_is_lu_i_1_n_0
    SLICE_X53Y39         FDRE                                         r  picorv32/latched_is_lu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3953, routed)        1.453    11.453    picorv32/clk100
    SLICE_X53Y39         FDRE                                         r  picorv32/latched_is_lu_reg/C
                         clock pessimism              0.079    11.532    
                         clock uncertainty           -0.057    11.476    
    SLICE_X53Y39         FDRE (Setup_fdre_C_D)       -0.279    11.197    picorv32/latched_is_lu_reg
  -------------------------------------------------------------------
                         required time                         11.197    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 3.844ns (43.080%)  route 5.079ns (56.920%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[0]
                         net (fo=10, routed)          1.156     5.211    picorv32/tag_mem_reg[0]
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.335 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.335    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.867 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.867    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=5, routed)           0.656     6.637    picorv32/basesoc_interface0_wb_sdram_ack0
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.761 r  picorv32/basesoc_count[0]_i_4/O
                         net (fo=2, routed)           0.413     7.174    picorv32/basesoc_count[0]_i_4_n_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.298 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=14, routed)          0.642     7.940    picorv32/basesoc_picorv32_mem_ready
    SLICE_X51Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.064 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=8, routed)           0.796     8.859    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.983 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=4, routed)           0.490     9.473    picorv32/set_mem_do_wdata21_out
    SLICE_X50Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.597 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.927    10.524    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  picorv32/reg_op1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3953, routed)        1.446    11.446    picorv32/clk100
    SLICE_X43Y37         FDRE                                         r  picorv32/reg_op1_reg[31]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X43Y37         FDRE (Setup_fdre_C_CE)      -0.205    11.264    picorv32/reg_op1_reg[31]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine6_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 2.394ns (27.019%)  route 6.466ns (72.981%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        1.564     1.564    sys_clk
    SLICE_X37Y11         FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[10]/Q
                         net (fo=4, routed)           1.165     3.185    p_0_in0_in[3]
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.124     3.309 r  bankmachine6_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.309    bankmachine6_state[1]_i_8_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.859 r  bankmachine6_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.859    bankmachine6_state_reg[1]_i_4_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.130 f  bankmachine6_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.826     4.956    basesoc_sdram_bankmachine6_row_hit
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.373     5.329 r  basesoc_sdram_choose_req_grant[0]_i_20/O
                         net (fo=3, routed)           1.007     6.336    basesoc_sdram_choose_req_grant[0]_i_20_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I3_O)        0.124     6.460 f  basesoc_sdram_choose_req_grant[0]_i_11/O
                         net (fo=7, routed)           1.046     7.506    basesoc_sdram_choose_req_grant[0]_i_11_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.630 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.743     8.373    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.124     8.497 f  bankmachine7_state[3]_i_9/O
                         net (fo=2, routed)           0.564     9.061    bankmachine7_state[3]_i_9_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.185 f  bankmachine6_state[3]_i_5/O
                         net (fo=1, routed)           0.602     9.788    bankmachine6_state[3]_i_5_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I4_O)        0.124     9.912 r  bankmachine6_state[3]_i_1/O
                         net (fo=4, routed)           0.513    10.425    bankmachine6_next_state
    SLICE_X35Y6          FDRE                                         r  bankmachine6_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3953, routed)        1.447    11.447    sys_clk
    SLICE_X35Y6          FDRE                                         r  bankmachine6_state_reg[0]/C
                         clock pessimism              0.007    11.454    
                         clock uncertainty           -0.057    11.398    
    SLICE_X35Y6          FDRE (Setup_fdre_C_CE)      -0.205    11.193    bankmachine6_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  0.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dna_status_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dna_status_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.562%)  route 0.188ns (53.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.591     0.591    sys_clk
    SLICE_X60Y50         FDRE                                         r  dna_status_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  dna_status_reg[43]/Q
                         net (fo=2, routed)           0.188     0.943    data2[3]
    SLICE_X60Y49         FDRE                                         r  dna_status_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.867     0.867    sys_clk
    SLICE_X60Y49         FDRE                                         r  dna_status_reg[44]/C
                         clock pessimism              0.000     0.867    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.059     0.926    dna_status_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dna_status_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dna_status_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.199%)  route 0.190ns (59.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.592     0.592    sys_clk
    SLICE_X62Y50         FDRE                                         r  dna_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  dna_status_reg[4]/Q
                         net (fo=2, routed)           0.190     0.910    dna_status_reg_n_0_[4]
    SLICE_X62Y49         FDRE                                         r  dna_status_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.869     0.869    sys_clk
    SLICE_X62Y49         FDRE                                         r  dna_status_reg[5]/C
                         clock pessimism              0.000     0.869    
    SLICE_X62Y49         FDRE (Hold_fdre_C_D)         0.018     0.887    dna_status_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 spiflash_sr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiflash_sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.480%)  route 0.225ns (61.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.552     0.552    sys_clk
    SLICE_X35Y26         FDRE                                         r  spiflash_sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  spiflash_sr_reg[4]/Q
                         net (fo=2, routed)           0.225     0.918    spiflash_sr_reg_n_0_[4]
    SLICE_X39Y26         FDRE                                         r  spiflash_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.819     0.819    sys_clk
    SLICE_X39Y26         FDRE                                         r  spiflash_sr_reg[5]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X39Y26         FDRE (Hold_fdre_C_D)         0.070     0.884    spiflash_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dna_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dna_status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.701%)  route 0.243ns (63.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.597     0.597    sys_clk
    SLICE_X61Y49         FDRE                                         r  dna_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  dna_status_reg[0]/Q
                         net (fo=2, routed)           0.243     0.981    dna_status_reg_n_0_[0]
    SLICE_X62Y51         FDRE                                         r  dna_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.863     0.863    sys_clk
    SLICE_X62Y51         FDRE                                         r  dna_status_reg[1]/C
                         clock pessimism              0.000     0.863    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.072     0.935    dna_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 basesoc_csrbankarray_interface5_bank_bus_dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_bus_wishbone_dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.187%)  route 0.226ns (54.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.557     0.557    sys_clk
    SLICE_X33Y19         FDRE                                         r  basesoc_csrbankarray_interface5_bank_bus_dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  basesoc_csrbankarray_interface5_bank_bus_dat_r_reg[5]/Q
                         net (fo=1, routed)           0.226     0.923    basesoc_csrbankarray_interface5_bank_bus_dat_r_reg_n_0_[5]
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.968 r  basesoc_bus_wishbone_dat_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.968    basesoc_csrcon_dat_r[5]
    SLICE_X39Y22         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.821     0.821    sys_clk
    SLICE_X39Y22         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[5]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X39Y22         FDRE (Hold_fdre_C_D)         0.092     0.908    basesoc_bus_wishbone_dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dna_status_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dna_status_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.519%)  route 0.213ns (62.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.597     0.597    sys_clk
    SLICE_X61Y49         FDRE                                         r  dna_status_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.128     0.725 r  dna_status_reg[47]/Q
                         net (fo=2, routed)           0.213     0.938    data2[7]
    SLICE_X61Y50         FDRE                                         r  dna_status_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.861     0.861    sys_clk
    SLICE_X61Y50         FDRE                                         r  dna_status_reg[48]/C
                         clock pessimism              0.000     0.861    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.016     0.877    dna_status_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.589%)  route 0.267ns (65.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.568     0.568    sys_clk
    SLICE_X49Y6          FDRE                                         r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.267     0.975    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X50Y7          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.838     0.838    storage_3_reg_0_7_0_5/WCLK
    SLICE_X50Y7          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.604    
    SLICE_X50Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.914    storage_3_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.589%)  route 0.267ns (65.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.568     0.568    sys_clk
    SLICE_X49Y6          FDRE                                         r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.267     0.975    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X50Y7          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.838     0.838    storage_3_reg_0_7_0_5/WCLK
    SLICE_X50Y7          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.604    
    SLICE_X50Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.914    storage_3_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.589%)  route 0.267ns (65.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.568     0.568    sys_clk
    SLICE_X49Y6          FDRE                                         r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.267     0.975    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X50Y7          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.838     0.838    storage_3_reg_0_7_0_5/WCLK
    SLICE_X50Y7          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.604    
    SLICE_X50Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.914    storage_3_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.589%)  route 0.267ns (65.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.568     0.568    sys_clk
    SLICE_X49Y6          FDRE                                         r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.267     0.975    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X50Y7          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3953, routed)        0.838     0.838    storage_3_reg_0_7_0_5/WCLK
    SLICE_X50Y7          RAMD32                                       r  storage_3_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.604    
    SLICE_X50Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.914    storage_3_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2   data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y9   data_mem_grain15_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   mem_1_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  mem_1_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   mem_1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   memadr_reg_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   data_mem_grain1_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   storage_2_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   storage_2_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   storage_2_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   storage_2_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   storage_2_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   storage_2_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   storage_2_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   storage_2_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y5   storage_2_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y5   storage_2_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_1_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_1_reg_0_15_6_9/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_1_reg_0_15_6_9/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_1_reg_0_15_6_9/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_1_reg_0_15_6_9/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_1_reg_0_15_6_9/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  storage_1_reg_0_15_6_9/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_3_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_3_reg_0_7_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y40         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    H4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     2.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.254    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.280 r  BUFG_3/O
                         net (fo=8, routed)           0.596     3.876    clk200_clk
    SLICE_X64Y40         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.876    
                         clock uncertainty           -0.125     3.751    
    SLICE_X64Y40         FDPE (Setup_fdpe_C_D)       -0.035     3.716    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.716    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.650    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.366ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y43         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3953, routed)        0.597     2.597    sys_clk
    SLICE_X64Y43         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty           -0.129     2.467    
    SLICE_X64Y43         FDPE (Setup_fdpe_C_D)       -0.035     2.432    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.432    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.366    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.014 (r) | FAST    |     2.292 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.181 (r) | FAST    |     4.901 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.109 (f) | FAST    |     4.901 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.154 (r) | FAST    |     4.874 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.082 (f) | FAST    |     4.874 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.192 (r) | FAST    |     4.912 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.120 (f) | FAST    |     4.912 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.159 (r) | FAST    |     4.879 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.087 (f) | FAST    |     4.879 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.152 (r) | FAST    |     4.871 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.080 (f) | FAST    |     4.871 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.179 (r) | FAST    |     4.898 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.107 (f) | FAST    |     4.898 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.878 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.878 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.188 (r) | FAST    |     4.907 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (f) | FAST    |     4.907 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.145 (r) | FAST    |     4.857 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.073 (f) | FAST    |     4.857 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (r) | FAST    |     4.833 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.044 (f) | FAST    |     4.833 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.119 (r) | FAST    |     4.833 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.047 (f) | FAST    |     4.833 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.115 (r) | FAST    |     4.833 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.043 (f) | FAST    |     4.833 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.121 (r) | FAST    |     4.834 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.049 (f) | FAST    |     4.834 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.146 (r) | FAST    |     4.859 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.074 (f) | FAST    |     4.859 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.112 (r) | FAST    |     4.831 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.040 (f) | FAST    |     4.831 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.851 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.851 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     2.849 (r) | SLOW    |    -0.433 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     2.142 (r) | SLOW    |    -0.321 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     3.256 (r) | SLOW    |    -0.490 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.475 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.499 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.384 (r) | SLOW    |      2.490 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.362 (r) | SLOW    |      2.470 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.390 (r) | SLOW    |      2.502 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.406 (r) | SLOW    |      2.510 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.432 (r) | SLOW    |      2.537 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.387 (r) | SLOW    |      2.499 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.378 (r) | SLOW    |      2.489 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.424 (r) | SLOW    |      2.529 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.386 (r) | SLOW    |      2.493 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.426 (r) | SLOW    |      2.530 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.381 (r) | SLOW    |      2.492 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.500 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.474 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.415 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.413 (r) | SLOW    |      2.516 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.522 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.531 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.392 (r) | SLOW    |      2.496 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.433 (r) | SLOW    |      2.539 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.306 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.307 (r) | SLOW    |      2.156 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.184 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.191 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.186 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.155 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.184 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.213 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.212 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.226 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.292 (r) | SLOW    |      2.193 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.425 (r) | SLOW    |      2.529 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.366 (r) | SLOW    |      2.475 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.410 (r) | SLOW    |      2.513 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.929 (r) | SLOW    |      2.756 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.922 (r) | SLOW    |      2.797 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.930 (r) | SLOW    |      2.760 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.796 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.984 (r) | SLOW    |      2.227 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.356 (r) | SLOW    |      2.001 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      8.124 (r) | SLOW    |      2.276 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.961 (r) | SLOW    |      2.244 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.496 (r) | SLOW    |      2.059 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      7.185 (r) | SLOW    |      1.884 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.821 (r) | SLOW    |      2.190 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.195 (r) | SLOW    |      1.889 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.583 (r) | SLOW    |      1.626 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      6.426 (r) | SLOW    |      1.591 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.133 (r) | SLOW    |      1.459 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.737 (r) | SLOW    |      1.726 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.283 (r) | SLOW    |      1.521 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.595 (r) | SLOW    |      1.642 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      6.578 (r) | SLOW    |      1.664 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.443 (r) | SLOW    |      1.581 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.518 (r) | SLOW    |      2.004 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      6.877 (r) | SLOW    |      1.734 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.519 (r) | SLOW    |      2.008 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      6.878 (r) | SLOW    |      1.733 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |      8.525 (r) | SLOW    |      2.753 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     10.293 (r) | SLOW    |      3.253 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     10.169 (r) | SLOW    |      3.211 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.334 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.506 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.871 ns
Ideal Clock Offset to Actual Clock: 2.976 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.181 (r) | FAST    |   4.901 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.109 (f) | FAST    |   4.901 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.154 (r) | FAST    |   4.874 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.082 (f) | FAST    |   4.874 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.192 (r) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.120 (f) | FAST    |   4.912 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.159 (r) | FAST    |   4.879 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.087 (f) | FAST    |   4.879 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.152 (r) | FAST    |   4.871 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.080 (f) | FAST    |   4.871 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.179 (r) | FAST    |   4.898 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.107 (f) | FAST    |   4.898 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.157 (r) | FAST    |   4.878 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.085 (f) | FAST    |   4.878 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.188 (r) | FAST    |   4.907 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.116 (f) | FAST    |   4.907 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.145 (r) | FAST    |   4.857 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.073 (f) | FAST    |   4.857 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.116 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.044 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.119 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.047 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.115 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.043 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.121 (r) | FAST    |   4.834 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.049 (f) | FAST    |   4.834 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.146 (r) | FAST    |   4.859 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.074 (f) | FAST    |   4.859 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.112 (r) | FAST    |   4.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.040 (f) | FAST    |   4.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.138 (r) | FAST    |   4.851 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.066 (f) | FAST    |   4.851 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.040 (f) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.070 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.367 (r) | SLOW    |   2.475 (r) | FAST    |    0.005 |
ddram_a[1]         |   8.389 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[2]         |   8.384 (r) | SLOW    |   2.490 (r) | FAST    |    0.022 |
ddram_a[3]         |   8.362 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_a[4]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[5]         |   8.390 (r) | SLOW    |   2.502 (r) | FAST    |    0.033 |
ddram_a[6]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[7]         |   8.406 (r) | SLOW    |   2.510 (r) | FAST    |    0.044 |
ddram_a[8]         |   8.432 (r) | SLOW    |   2.537 (r) | FAST    |    0.070 |
ddram_a[9]         |   8.387 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[10]        |   8.378 (r) | SLOW    |   2.489 (r) | FAST    |    0.019 |
ddram_a[11]        |   8.424 (r) | SLOW    |   2.529 (r) | FAST    |    0.062 |
ddram_a[12]        |   8.386 (r) | SLOW    |   2.493 (r) | FAST    |    0.024 |
ddram_a[13]        |   8.426 (r) | SLOW    |   2.530 (r) | FAST    |    0.064 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.432 (r) | SLOW    |   2.470 (r) | FAST    |    0.070 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.026 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.381 (r) | SLOW    |   2.492 (r) | FAST    |    0.018 |
ddram_ba[1]        |   8.389 (r) | SLOW    |   2.500 (r) | FAST    |    0.026 |
ddram_ba[2]        |   8.367 (r) | SLOW    |   2.474 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.389 (r) | SLOW    |   2.474 (r) | FAST    |    0.026 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.060 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.433 (r) | SLOW    |   2.539 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.433 (r) | SLOW    |   2.479 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.306 (r) | SLOW    |   2.164 (r) | FAST    |    0.016 |
ddram_dq[1]        |   9.304 (r) | SLOW    |   2.188 (r) | FAST    |    0.033 |
ddram_dq[2]        |   9.307 (r) | SLOW    |   2.156 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.305 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[4]        |   9.304 (r) | SLOW    |   2.191 (r) | FAST    |    0.036 |
ddram_dq[5]        |   9.304 (r) | SLOW    |   2.164 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.305 (r) | SLOW    |   2.186 (r) | FAST    |    0.031 |
ddram_dq[7]        |   9.304 (r) | SLOW    |   2.155 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.290 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[9]        |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[10]       |   9.293 (r) | SLOW    |   2.213 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[12]       |   9.293 (r) | SLOW    |   2.212 (r) | FAST    |    0.057 |
ddram_dq[13]       |   9.290 (r) | SLOW    |   2.183 (r) | FAST    |    0.028 |
ddram_dq[14]       |   9.301 (r) | SLOW    |   2.226 (r) | FAST    |    0.071 |
ddram_dq[15]       |   9.292 (r) | SLOW    |   2.193 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.307 (r) | SLOW    |   2.155 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.991 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.984 (r) | SLOW    |   2.227 (r) | FAST    |    1.851 |
ddram_dq[1]        |   7.356 (r) | SLOW    |   2.001 (r) | FAST    |    1.223 |
ddram_dq[2]        |   8.124 (r) | SLOW    |   2.276 (r) | FAST    |    1.991 |
ddram_dq[3]        |   7.961 (r) | SLOW    |   2.244 (r) | FAST    |    1.828 |
ddram_dq[4]        |   7.496 (r) | SLOW    |   2.059 (r) | FAST    |    1.363 |
ddram_dq[5]        |   7.185 (r) | SLOW    |   1.884 (r) | FAST    |    1.052 |
ddram_dq[6]        |   7.821 (r) | SLOW    |   2.190 (r) | FAST    |    1.688 |
ddram_dq[7]        |   7.195 (r) | SLOW    |   1.889 (r) | FAST    |    1.063 |
ddram_dq[8]        |   6.583 (r) | SLOW    |   1.626 (r) | FAST    |    0.450 |
ddram_dq[9]        |   6.426 (r) | SLOW    |   1.591 (r) | FAST    |    0.293 |
ddram_dq[10]       |   6.133 (r) | SLOW    |   1.459 (r) | FAST    |    0.000 |
ddram_dq[11]       |   6.737 (r) | SLOW    |   1.726 (r) | FAST    |    0.605 |
ddram_dq[12]       |   6.283 (r) | SLOW    |   1.521 (r) | FAST    |    0.150 |
ddram_dq[13]       |   6.595 (r) | SLOW    |   1.642 (r) | FAST    |    0.463 |
ddram_dq[14]       |   6.578 (r) | SLOW    |   1.664 (r) | FAST    |    0.446 |
ddram_dq[15]       |   6.443 (r) | SLOW    |   1.581 (r) | FAST    |    0.310 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.124 (r) | SLOW    |   1.459 (r) | FAST    |    1.991 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.040 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.929 (r) | SLOW    |   2.756 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.922 (r) | SLOW    |   2.797 (r) | FAST    |    0.040 |
ddram_dqs_p[0]     |   9.930 (r) | SLOW    |   2.760 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.923 (r) | SLOW    |   2.796 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.930 (r) | SLOW    |   2.756 (r) | FAST    |    0.040 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.643 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.518 (r) | SLOW    |   2.004 (r) | FAST    |    0.642 |
ddram_dqs_n[1]     |   6.877 (r) | SLOW    |   1.734 (r) | FAST    |    0.001 |
ddram_dqs_p[0]     |   7.519 (r) | SLOW    |   2.008 (r) | FAST    |    0.643 |
ddram_dqs_p[1]     |   6.878 (r) | SLOW    |   1.733 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.519 (r) | SLOW    |   1.733 (r) | FAST    |    0.643 |
-------------------+-------------+---------+-------------+---------+----------+




