<!DOCTYPE html>
<html lang="en">
  
<!-- Mirrored from www.allindianpatents.com/patents/223221-a-method-of-depositing-an-amorphous-sic-h-barrier-layer-on-a-low-k-dielectric-material-layer by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 05 Apr 2024 06:29:38 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=utf-8" /><!-- /Added by HTTrack -->
<head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=Edge,chrome=1">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Indian Patents. 223221:A METHOD OF DEPOSITING AN AMORPHOUS-SIC: H BARRIER LAYER ON A LOW K DIELECTRIC MATERIAL LAYER</title>
    <meta content="authenticity_token" name="csrf-param" />
<meta content="cYcP52B8zyTWKbLwby2YPh9z/gvY/RLjWOwY4YXkiXg=" name="csrf-token" />

    <!-- Le HTML5 shim, for IE6-8 support of HTML elements -->
    <!--[if lt IE 9]>
      <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.6.1/html5shiv.js" type="text/javascript"></script>
    <![endif]-->

    <link href="../assets/application-e80cf34975c5b1730c80b2f7170e7d26.css" media="all" rel="stylesheet" type="text/css" />

  </head>
  <body>

    <div class="navbar navbar-fluid-top">
      <div class="navbar-inner">
        <div class="container-fluid">
          <a class="btn btn-navbar" data-target=".nav-collapse" data-toggle="collapse">
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
          </a>
          <a class="brand" href="../index.html">Indian Patents</a>
          <div class="container-fluid nav-collapse">
            <ul class="nav">
              <li><a href="../recently-granted.html">Recently Granted Patents</a></li>
              <li><a href="../recently-published.html">Recently Published Patents</a></li>
            </ul>
            <form id="gform" class="navbar-search pull-right" action="https://www.google.com/search" method="get" target="_blank" onsubmit="document.getElementById('gform').q.value='site:http://www.allindianpatents.com '+document.getElementById('gform').q.value">
                <input type="text" name="q" id="q" class="search-query" placeholder="Search" onclick="this.value=''" autocomplete="off">
            </form>
          </div><!--/.nav-collapse -->
        </div>
      </div>
    </div>

    <div class="container-fluid">
      <div class="row-fluid">
        <div class="span12">

          <style>
          .allindianpatents-top { width: 320px; height: 50px; }
          @media(min-width: 500px) { .allindianpatents-top { width: 468px; height: 60px; } }
          @media(min-width: 800px) { .allindianpatents-top { width: 728px; height: 90px; } }
          </style>
          <center>
          </center>
          
          <div class="row-fluid">
	<div class="span8">

		<table class="table">
			<tr>
				<th>Title of Invention</th>
				<td><h1 style="font-size:large;">A METHOD OF DEPOSITING AN AMORPHOUS-SIC: H BARRIER LAYER ON A LOW K DIELECTRIC MATERIAL LAYER</h1></td>
			</tr>
			<tr>
				<th>Abstract</th>
				<td>A method of depositing an amorphous-SiC:H barrier layer on a low k dielectric material layer coated on a Si substrate, the method comprising exposing the low k dielectric material layer to hot wire chemical vapour deposition (HWCVD) using a mixture of silane (SiH4) and acetylene (C2H2) gases at a temperature of 200 to 300Â°C and pressure of 100 to 200 mTorr .</td>
			</tr>
		</table>

					<style>
					.allindianpatents-post-abstract { width: 320px; height: 50px; }
					@media(min-width: 880px) { .allindianpatents-post-abstract { width: 468px; height: 60px; } }
					@media(min-width: 1267px) { .allindianpatents-post-abstract { width: 728px; height: 90px; } }
					</style>
					<center>
					<script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
					<!-- AllIndianPatents-post-abstract -->
					<ins class="adsbygoogle allindianpatents-post-abstract"
					     style="display:inline-block"
					     data-ad-client="ca-pub-7914358224572760"
					     data-ad-slot="9152759240"></ins>
					<script>
					(adsbygoogle = window.adsbygoogle || []).push({});
					</script>					
					</center>

		<table class="table">
			<tr>
				<th>Full Text</th>
				<td>   FORM 2<br>
THE PATENTS ACT, 1970 (39 of 1970)<br>
As amended by the Patents (Amendment) Act, 2005<br>
&amp;<br>
The Patents Rules, 2003<br>
As amended by the Patents (Amendment) Rules, 2005<br>
COMPLETE SPECIFICATION (See section 10 and rule 13)<br>
TITLE OF THE INVENTION<br>
A method of depositing an amorphous-SiC :H barrier layer on a low k dielectric material layer<br><br>
APPLICANTS<br>
Name<br>
Nationality<br>
Address<br>
INVENTORS<br>
Names<br>
Nationality<br>
Address<br><br>
Indian Institute of Technology, Bombay <br>
an autonomous research and educational<br>
institution established in India by a special<br>
Act of the Parliament of the Republic of India<br>
under the Institutes of Technology Act 1961<br>
Powai, Mumbai 400076, Maharashtra, India<br>
Dusane Onkar Rajiv, Kumbhar Anil Alka and Singh Kumar Sunil<br>
all Indian Nationals<br>
all of Indian Institute of Technology, Bombay<br>
Powai, Mumbai 400076, Maharashtra, India<br><br>
PREAMBLE TO THE DESCRIPTION<br>
The following specification particularly describes the nature of this invention and the manner in which it is to be performed :<br><br>
FIELD OF INVENTION<br>
This invention relates to a method of depositing an amorphous-SiC:H barrier layer on a<br>
low k dielectric material layer.<br>
This invention also relates to a composite layer comprising a low k dielectric material layer and an amorphous-SiC:H barrier layer deposited on the dielectric material layer by the above method.<br>
BACKGROUND OF INVENTION<br>
During fabrication of integrated circuits, a Cu layer forming the contacts is deposited on a low dielectric material layer coated on a semiconductor material substrate. In order to reduce the RC time constant associated with the integrated circuits and to improve the frequency or speed of operation of the integrated circuits, it is essential that the dielectric constant (k) of the dielectric layer must be low. SiO2 is traditionally used as a dielectric layer. Due to the dielectric constant of the Si02 layer being high (about 4), the speed of operation of the integrated circuits is reduced. Therefore, attempts are being made to develop dielectric materials of low k value for use in the manufacture of integrated circuits. Hydrogen silsesquioxane (HSQ) [chemical formula (Hsi03/2)2n, where n = 3-8] with a dielectric constant k~2.9+0.05 is a recently developed low k dielectric material for use in the manufacture of integrated circuits. Diffusion of Cu is a serious problem associated with Si, Si02 and Si based low-k materials in that this gives rise to increased leakage current and interferes with the performance of the integrated circuits.<br>
2<br><br>
US Patent 6,593,653 describes a silicon carbon nitride (SiCN) barrier layer to prevent Cu diffusion into the dielectric layer. This barrier layer is deposited by PECVD (Plasma Enhanced Chemical Vapour Deposition) or HDPCVD (High Density Plasma Chemical Vapour Deposition) using SiH4, CH4, and NH3. The SiCN layer has a high dielectric constant between 5.3 and 6.3 thereby reducing the speed of operation of the integrated circuits. US Patent 5,818,071 describes a silicon carbide layer as a barrier layer to prevent diffusion of metal atoms between adjacent conductors separated by a dielectric material. This barrier layer is deposited by techniques like PECVD and also has a high dielectric constant (~ 3.5) thereby reducing the speed of operation of the integrated circuits. US Patent 6,287,990 describes a method and apparatus for depositing a low dielectric constant film by the reaction of an organosilane or organosiloxane compound and an oxidizing gas at a low RF power level of 10-250 W. US Patent 6,939,797 describes an advanced back-end-of-line (BEOL) metallization structure that includes a diffusion barrier or cap layer having a low dielectric constant (low-k), where the cap layer is formed of silicon nitride by PECVD. The metallization structure also includes an inter-layer dielectric (ILD) formed of a carbon containing dielectric material having a dielectric constant of less than about 4 and a continuous hard mask layer overlying the ILD that is preferably formed of silicon nitride or carbide. US Patent 6,887,783 describes an advanced back-end-of-line (BEOL) metallization structure which includes a bilayer diffusion barrier or cap, where the first cap layer is formed of a dielectric material preferably deposited by HDPCVD, and the second cap layer is formed of a dielectric material preferably deposited by PECVD. It is reported in semiconductor Fabtech-11 edition that a-SiCH (hydrogenated amorphous silicon carbon) barrier layer deposited by<br>
3<br><br>
PECVD and having k25 nm.<br>
All the above prior art processes employ the plasma deposition technique which require RF generators and impedance matching circuits. Therefore, the processes are expensive and difficult to carry out. Besides, the plasma deposition gives rise to increased surface roughness of the dielectric layer due to damages caused by ion and electron bombardment and induced charge. Prior art patents like US 6287990 also use hazardous chemicals and patents like US 6939797 and 6887783 employ bilayers thereby increasing material cost, processing time and overall cost.<br>
OBJECTS OF INVENTION<br>
An object of the invention is to provide a method of depositing an amorphous-SiC:H barrier layer on a low k dielectric material layer, which method is simple and convenient to carry out and cost effective.<br>
Another object of the invention is to provide a method of depositing an amorphous-SiC:H barrier layer on a low k dielectric material layer, which method gives rise to a composite layer comprising the low k dielectric material layer and a barrier layer having reduced leakage current.<br>
4<br><br>
Another object of the invention is to provide a method of depositing an amorphous-SiC:H barrier layer on a low k dielectric material layer, which method gives rise to a composite layer comprising the low k dielectric material layer and a barrier layer having low dielectric constant.<br>
Another object of the invention is to provide a method of depositing an amorphous-SiC:H barrier layer on a low k dielectric material layer, which method produces a barrier layer of reduced thickness thereby reducing cost.<br>
DETAILED DESCRIPTION OF INVENTION<br>
According to the invention there is provided a method of depositing an amorphous-SiC:H barrier layer on a low k dielectric material layer coated on a Si substrate, the method comprising exposing the low k dielectric material layer to hot wire chemical vapour deposition (HWCVD) using a mixture of silane (S1H4) and acetylene (C2H2) gases at a temperature of 200 to 300Â°C and pressure of 100 to200mTorr.<br>
According to an embodiment, the method comprises depositing the amorphous-SiC: H on the low k dielectric material layer coated on the Si substrate by HWCVD by heating a tungsten wire at 1700 to 1900Â°C.<br>
5<br><br>
Preferably the method comprises depositing the amorphous-SiC: H barrier layer on a low k dielectric material layer comprising hydrogen silsesquioxane (HSQ) coated on the Si substrate.<br>
According to the invention there is also provided a composite layer comprising a low dielectric material layer coated on a Si substrate and an amorphous-SiC: H layer deposited on the dielectric material layer by the method described above.<br>
Preferably the low k dielectric material layer comprises hydrogen silsesquioxane (HSQ) coated on the Si substrate. Preferably, the amorphous-SiC:H layer is of 10 nm thickness. Preferably, the substrate is crystalline Si.<br>
According to the invention the barrier layer on the dielectric material layer is deposited by HWCVD which eliminates the use of RF generators and impedance matching circuits thereby rendering the process simple and convenient to carry out and cost effective. The process of the invention does not damage the dielectric layer, as it does not generate ions and electrons or induced charge. It has been found that a barrier layer of l0nm is adequate and sufficient to prevent Cu diffusion into the dielectric material layer thereby reducing cost of the barrier layer. The composite layer of the dielectric material layer and barrier layer has reduced leakage current and low dielectric constant. Therefore, integrated circuits fabricated using the composite layer will have reduced RC time constant and improved frequency or speed of operation.<br>
6<br><br>
The following examples are illustrative of the invention but not limitative of the scope thereof.<br>
Example 1<br>
Flowable oxide (Fox-14) from Dow Corning which is also called hydrogen silsesquioxane (HSQ) was spin coated on c-Si substrate to a thickness of 200 nm. The coating was baked sequentially on a hot plate at 150Â°C, 250Â°C and 350Â°C for 1 minute followed by furnace cured at 400Â°C for one hour in nitrogen atmosphere. HSQ coating had a low dielectric constant of 2.85 as measured by a C-V meter.<br>
Amorphous-SiC:H barrier layers were deposited on HSQ coated substrates by the following procedure:<br>
HSQ coated c-Si substrate was mounted on the substrate holder of a Hot Wire Chemical Vapour Deposition (HWCVD) chamber and the chamber was evacuated to 10"6 Ton-base pressure. The substrate temperature was maintained at 250Â°C and the wire temperature at 1800Â°C and silane (SiH4) and acetylene (C2H2) gases were passed into the chamber at a flow rate of 2 and 3 seem (standard cubic centimeter per minute) respectively. The chamber pressure was maintained at 100 mTorr during deposition. Deposition was carried out for 2, 5 and 10 mins in order to get thickness of 17, 42 and 84nm for the amorphous-SiC:H barrier layers on different dielectric layers respectively.<br>
7<br><br>
Following this, the substrates were allowed to cool down to room temperature and removed from the chamber.<br>
The substrates deposited with the barrier layers were loaded into a physical vapour deposition (PVD) chamber and the chamber was evacuated to 10" Torr. Aluminum was evaporated on the uncoated side of the substrates through a physical mask to serve as a bottom contact. Cu was evaporated on the barrier layer on the coated side of the substrates through a physical mask to form dots (1mm diameter) of Cu and serve as a top contact. The substrates were sintered at 420Â°C in nitrogen ambient to have a good ohmic contact. The dielectric constant and leakage current of the substrates were measured for the different thickness of the amorphous-SiC:H layers. The dielectric constant of the HSQ/a-SiC:H layers increased from 3 to 3.3 with increase in amorphous-SiC:H thickness as shown in Fig 1 of the accompanying drawings. The lower the thickness of the dielectric layer, the lower the dielectric constant. The leakage current density decreased by ~ 2 orders of magnitude with the application of the amorphous-SiC:H barrier layer irrespective of its thickness as shown in Fig 2 of the accompanying drawings.<br>
Example 2<br>
200 nm thick HSQ layers were coated on c-Si substrates as described in Example 1. 20 nm barrier layers of amorphous-SiC:H were deposited on the HSQ layers of the above substrates by HWCVD followed by l00nm thick Cu by physical vapour deposition (PVD).   200nm HSQ layer was deposited on the Cu of the substrates by spin coating.<br>
8<br><br>
The substrates were sintered at 400Â°C for l h in N2 ambient. Secondary Ion Mass Spectroscopy (SIMS) analysis of the substrates was carried out to determine the extent of Cu+ diffusion into the HSQ on one side and into the composite amorphous-SiC:H/HSQ layer on the other. It was found that copper diffused into HSQ layers to a large extent while copper diffusion was restricted in the composite amorphous-SiC:H/HSQ layers as seen in Fig 3 of the accompanying drawings. The copper diffused to about 8 nm of the amorphous-SiC:H layer and did not diffuse into the dielectric at all. It was therefore, concluded that a barrier layer of l0nm was adequate and sufficient to restrict Cu penetration into the HSQ layer. At this low thickness the dielectric constant value is also low as seen Fig 1. This thickness requirement is significantly lower than that reported earlier namely 25nm in the Semiconductor Fabtech - 11th edition.<br>
9<br><br>
We Claim:<br>
1.	A method of depositing an amorphous-SiC:H barrier layer on a low k dielectric material layer coated on a Si substrate, the method comprising exposing the low k dielectric material layer to hot wire chemical vapour deposition (HWCVD) using a mixture of silane (SiH4) and acetylene (C2H2) gases at a temperature of 200 to 300Â°C and pressure of 100 to 200 mTorr .<br>
2.	A method as claimed in claim 1, which comprises depositing the amorphous-SiC: H layer on a low k dielectric material layer comprising hydrogen silsesquioxane (HSQ) coated on the Si substrate.<br>
3.	A method as claimed in claim 2, wherein the amorphous-SiC: H layer is of 10 nm thickness.<br>
4.	A method as claimed in claim 2, wherein the substrate is crystalline Si.<br>
5.	A method as claimed in claim 1, which comprises depositing the amorphous-<br>
SiC: H barrier layer on the low k dielectric material layer coated on the Si substrate by<br>
HWCVD by heating a tungsten wire at 1700 to 1900Â°C.<br>
6.	A method as claimed in claim 5, which comprises depositing the amorphous-SiC:<br>
H barrier layer on the low k dielectric material layer comprising hydrogen silsesquioxane<br>
(HSQ) coated on the Si substrate.<br>
10<br><br>
7.	A method as claimed in claim 6, wherein the amorphous-SiC:H layer is of 10 nm thickness.<br>
8.	A method as claimed in claim 6, wherein the substrate is crystalline Si.<br><br>
9.	A composite layer comprising a low k dielectric material layer coated on a Si substrate and an amorphous-SiC:H layer deposited on the dielectric material layer by the method as claimed in claim 1.<br>
10.	A composite layer as claimed in claim 9, wherein the low k dielectric material layer comprises hydrogen silsesquioxane (HSQ) coated on the Si substrate.<br>
11.	A composite layer as claimed in claim 9, wherein the amorphous- SiC:H layer is l0nm thickness.<br>
12.	A composite layer as claimed in claim 9, wherein the substrate is crystalline Si.<br>
13.	A composite layer comprising a low k dielectric material layer coated on a Si substrate and an amorphous-SiC:H layer deposited on the dielectric material layer by the method as claimed in claim 5.<br>
11<br><br>
14.	A composite layer as claimed in claim 13, wherein the low k dielectric material layer comprises hydrogen silsesquioxane (HSQ) coated on the Si substrate.<br>
15.	A composite layer as claimed in claim 13, wherein the amorphous-SiC:H layer is of 10 run thickness.<br>
16.	A composite layer as claimed in claim 13, wherein the substrate is crystalline Si.<br>
Dated this 2nd day of January 2006.<br>
12<br></td>
			</tr>
		</table>	
		<br>
		<h3>Documents:</h3>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1NVU0tMjAwNiAtQ09SUkVTUE9OREVOQ0UoMTQtMDctMjAwOCkucGRm" target="_blank" style="word-wrap:break-word;">4-MUM-2006 -CORRESPONDENCE(14-07-2008).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1hYnN0cmFjdCgyLTEtMjAwNikuZG9j" target="_blank" style="word-wrap:break-word;">4-mum-2006-abstract(2-1-2006).doc</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1hYnN0cmFjdCgyLTEtMjAwNikucGRm" target="_blank" style="word-wrap:break-word;">4-mum-2006-abstract(2-1-2006).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1jbGFpbXMoZ3JhbnRlZCktKDItMS0yMDA2KS5kb2M=" target="_blank" style="word-wrap:break-word;">4-mum-2006-claims(granted)-(2-1-2006).doc</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1jbGFpbXMoZ3JhbnRlZCktKDItMS0yMDA2KS5wZGY=" target="_blank" style="word-wrap:break-word;">4-mum-2006-claims(granted)-(2-1-2006).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1jbGFpbXMuZG9j" target="_blank" style="word-wrap:break-word;">4-mum-2006-claims.doc</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1jbGFpbXMucGRm" target="_blank" style="word-wrap:break-word;">4-mum-2006-claims.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1jb3JyZXNwb25kZW5jZSgxMS00LTIwMDgpLnBkZg==" target="_blank" style="word-wrap:break-word;">4-mum-2006-correspondence(11-4-2008).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1NVU0tMjAwNi1DT1JSRVNQT05ERU5DRShJUE8pKDE0LTA3LTIwMDgpLnBkZg==" target="_blank" style="word-wrap:break-word;">4-MUM-2006-CORRESPONDENCE(IPO)(14-07-2008).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1jb3JyZXNwb25kZW5jZShpcG8pLSgyOC04LTIwMDgpLnBkZg==" target="_blank" style="word-wrap:break-word;">4-mum-2006-correspondence(ipo)-(28-8-2008).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1jb3JyZXNwb25kZW5jZS1yZWNlaXZlZC5wZGY=" target="_blank" style="word-wrap:break-word;">4-mum-2006-correspondence-received.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1kZXNjcmlwdGlvbiAoY29tcGxldGUpLnBkZg==" target="_blank" style="word-wrap:break-word;">4-mum-2006-description (complete).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1kcmF3aW5nKDItMS0yMDA2KS5wZGY=" target="_blank" style="word-wrap:break-word;">4-mum-2006-drawing(2-1-2006).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1mb3JtIDEoMi0xLTIwMDYpLnBkZg==" target="_blank" style="word-wrap:break-word;">4-mum-2006-form 1(2-1-2006).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1mb3JtIDEoMjItMi0yMDA2KS5wZGY=" target="_blank" style="word-wrap:break-word;">4-mum-2006-form 1(22-2-2006).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1mb3JtIDE4KDE1LTYtMjAwNikucGRm" target="_blank" style="word-wrap:break-word;">4-mum-2006-form 18(15-6-2006).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1mb3JtIDIoZ3JhbnRlZCktKDItMS0yMDA2KS5kb2M=" target="_blank" style="word-wrap:break-word;">4-mum-2006-form 2(granted)-(2-1-2006).doc</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1mb3JtIDIoZ3JhbnRlZCktKDItMS0yMDA2KS5wZGY=" target="_blank" style="word-wrap:break-word;">4-mum-2006-form 2(granted)-(2-1-2006).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1mb3JtIDI2KDctMS0yMDA2KS5wZGY=" target="_blank" style="word-wrap:break-word;">4-mum-2006-form 26(7-1-2006).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1mb3JtIDMoMi0xLTIwMDYpLnBkZg==" target="_blank" style="word-wrap:break-word;">4-mum-2006-form 3(2-1-2006).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1mb3JtIDgoMjgtNS0yMDA3KS5wZGY=" target="_blank" style="word-wrap:break-word;">4-mum-2006-form 8(28-5-2007).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1mb3JtLTEucGRm" target="_blank" style="word-wrap:break-word;">4-mum-2006-form-1.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1mb3JtLTIuZG9j" target="_blank" style="word-wrap:break-word;">4-mum-2006-form-2.doc</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1mb3JtLTIucGRm" target="_blank" style="word-wrap:break-word;">4-mum-2006-form-2.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1mb3JtLTI2LnBkZg==" target="_blank" style="word-wrap:break-word;">4-mum-2006-form-26.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=NC1tdW0tMjAwNi1mb3JtLTMucGRm" target="_blank" style="word-wrap:break-word;">4-mum-2006-form-3.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=YWJzdHJhY3QxLmpwZw==" target="_blank" style="word-wrap:break-word;">abstract1.jpg</a></p>
		<br>
		<div class="pull-left">
			<a href="223220-vacuum-cleaner-with-cleaning-pad.html">&laquo; Previous Patent</a>
		</div>
		<div class="pull-right">
			<a href="223222-a-process-for-making-a-powdered-precursor-for-preparing-a-neutral-or-mildly-acidic-beverage-with-a-ph-in-range-from-5-5-to-8.html">Next Patent &raquo;</a>
		</div>			
	</div><!-- /span8 -->
	<div class="span4">
		<div class="well infobox">
			<table class="table table-condensed">
				<tr>
					<th>Patent Number</th>
					<td>223221</td>
				</tr>
				<tr>
					<th>Indian Patent Application Number</th>
					<td>4/MUM/2006</td>
				</tr>
				<tr>
					<th>PG Journal Number</th>
					<td>06/2009</td>
				</tr>
				<tr>
					<th>Publication Date</th>
					<td>06-Feb-2009</td>
				</tr>
				<tr>
					<th>Grant Date</th>
					<td>08-Sep-2008</td>
				</tr>
				<tr>
					<th>Date of Filing</th>
					<td>02-Jan-2006</td>
				</tr>
				<tr>
					<th>Name of Patentee</th>
					<td>INDIAN INSTITUTE OF TECHNOLOGY BOMBAY</td>
				</tr>
				<tr>
					<th>Applicant Address</th>
					<td>POWAI, MUMBAI-</td>
				</tr>
				<tr>
					<td colspan=2>
								<h5>Inventors:</h5>
								<table class="table">
									<tr>
										<th>#</th>
										<th>Inventor's Name</th>
										<th>Inventor's Address</th>
									</tr>

										<tr>
											<td>1</td>
											<td>DUSANE ONKAR RAJIV</td>
											<td>INDIAN INSTITUTE OF TECHNOLOGY BOMBAY POWAI, MUMBAI-400 076.</td>
										</tr>
										<tr>
											<td>2</td>
											<td>KUMBHAR ANIL ALKA</td>
											<td>INDIAN INSTITUTE OF TECHNOLOGY BOMBAY POWAI, MUMBAI 400 076</td>
										</tr>
										<tr>
											<td>3</td>
											<td>SINGH KUMAR SUNIL</td>
											<td>INDIAN INSTITUTE OF TECHNOLOGY BOMBAY POWAI, MUMBAI 400 076</td>
										</tr>
								</table>
					</td>
				</tr>
				<tr>
					<th>PCT International Classification Number</th>
					<td>C23C16/30</td>
				</tr>
				<tr>
					<th>PCT International Application Number</th>
					<td>N/A</td>
				</tr>
				<tr>
					<th>PCT International Filing date</th>
					<td></td>
				</tr>
				<tr>
					<td colspan=2>
						<h5>PCT Conventions:</h5>
						<table class="table">
							<tr>
								<th>#</th>
								<th>PCT Application Number</th>
								<th>Date of Convention</th>
								<th>Priority Country</th>
							</tr>

								<tr>
									<td>1</td>
									<td></td>
									<td></td>
								    <td>NA</td>
								</tr>

						</table>
					</td>
				</tr>
			</table>
		</div><!-- /well -->
	</div><!-- /span4 -->
</div><!-- /row-fluid -->

        </div>

      </div><!--/row-->

      <footer class="footer">

        <style>
        .allindianpatents-footer { width: 320px; height: 50px; }
        @media(min-width: 500px) { .allindianpatents-footer { width: 468px; height: 60px; } }
        @media(min-width: 800px) { .allindianpatents-footer { width: 728px; height: 90px; } }
        </style>
        <center>
        </center>

        <p>&copy; All Indian Patents, 2013-2021.</p>
        <p>Patent data available in the public domain from Indian Patents Office, Department of Industrial Policy and Promotions, Ministry of Commerce and Industry, Government of India.</p>
      </footer>

    </div> <!-- /container -->

    <!-- Javascripts
    ================================================== -->
    <!-- Placed at the end of the document so the pages load faster -->
    <script src="../assets/application-95f297ff0d8d2015987f04b30593c800.js" type="text/javascript"></script>

    <!-- Start of StatCounter Code for Default Guide -->
    <script type="text/javascript">
    var sc_project=8902313; 
    var sc_invisible=1; 
    var sc_security="3c1f8147"; 
    var scJsHost = (("https:" == document.location.protocol) ?
    "https://secure." : "http://www.");
    document.write("<sc"+"ript type='text/javascript' src='" +
    scJsHost+
    "statcounter.com/counter/counter.js'></"+"script>");
    </script>
    <noscript><div class="statcounter"><a title="web stats"
    href="http://statcounter.com/free-web-stats/"
    target="_blank"><img class="statcounter"
    src="http://c.statcounter.com/8902313/0/3c1f8147/1/"
    alt="web stats"></a></div></noscript>
    <!-- End of StatCounter Code for Default Guide -->

    <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','http://www.google-analytics.com/analytics.js','ga');

      ga('create', 'UA-244143-31', 'allindianpatents.com');
      ga('send', 'pageview');

    </script>

  </body>

<!-- Mirrored from www.allindianpatents.com/patents/223221-a-method-of-depositing-an-amorphous-sic-h-barrier-layer-on-a-low-k-dielectric-material-layer by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 05 Apr 2024 06:29:39 GMT -->
</html>
