+-------------------------------------------------------------------------+
; QoR Summary                                                             ;
+-------------------------------------+-----------------------------------+
; Logic Utilization (in ALMs)         ; 90,673.0 / 487,200 (18.6 %)       ;
; Total Combinational ALUTs           ; 115936                            ;
; Total Registers                     ; 268231                            ;
; Total DSP Blocks                    ; 180 / 4,510 (3.99 %)              ;
; Total Block Memory Bits             ; 15,533,436 / 145,612,800 (10.7 %) ;
; Total RAM Blocks                    ; 1,041 / 7,110 (14.6 %)            ;
; Total MLABs                         ; 452.0                             ;
; AI Suite IP Fmax                    ; 603.14 MHz                        ;
; Actual AI Suite IPs Clock Frequency ; 600.0 MHz                         ;
+-------------------------------------+-----------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; Combinational ALUTs ; Registers    ; DSP Blocks ; Block Memory Bits ; Entity Name                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+------------------------------------------------------------------------------+
; top                                                                                                               ; 113432              ; 246608       ; 180        ; 15534060          ; Total                                                                        ;
; Total non AI Suite IPs                                                                                            ; 71318 (63%)         ; 154646 (63%) ; 0 (0%)     ; 4334404 (28%)     ; Total non AI Suite IPs                                                       ;
; Total AI Suite IPs                                                                                                ; 42114 (37%)         ; 91962 (37%)  ; 180 (100%) ; 11199656 (72%)    ; Total AI Suite IPs                                                           ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 21057 (50%)         ; 45982 (50%)  ; 90 (50%)   ; 5599828 (50%)     ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_poolk1_actk16_relu_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 21057 (100%)        ; 45982 (100%) ; 90 (100%)  ; 5599828 (100%)    ; dla_top                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 304 (1%)            ; 1291 (3%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_top                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 304 (1%)            ; 1285 (3%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_group                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 842 (4%)            ; 1419 (3%)    ; 0 (0%)     ; 143360 (3%)       ; dla_config_network                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 36 (0%)             ; 31 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 58 (0%)             ; 61 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 56 (0%)             ; 58 (0%)      ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 58 (0%)             ; 62 (0%)      ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)      ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)      ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)      ; 0 (0%)     ; 8192 (0%)         ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)      ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 109 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 62 (0%)             ; 372 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 4903 (23%)          ; 10308 (22%)  ; 0 (0%)     ; 1001472 (18%)     ; dla_dma                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 981 (5%)            ; 2053 (4%)    ; 0 (0%)     ; 173568 (3%)       ; dla_dma_reader                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1131 (5%)           ; 2879 (6%)    ; 0 (0%)     ; 279040 (5%)       ; dla_dma_reader                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 544 (3%)            ; 1797 (4%)    ; 0 (0%)     ; 168448 (3%)       ; dla_dma_reader                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 829 (4%)            ; 944 (2%)     ; 0 (0%)     ; 33280 (1%)        ; dla_dma_csr                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1334 (6%)           ; 2530 (6%)    ; 0 (0%)     ; 347136 (6%)       ; dla_dma_writer                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 80 (0%)             ; 98 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (1%)     ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 9535 (45%)          ; 21306 (46%)  ; 80 (89%)   ; 4308052 (77%)     ; dla_pe_array_system                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 3 (0%)              ; 2 (0%)       ; 0 (0%)     ; 596 (0%)          ; dla_delay                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 69 (0%)             ; 79 (0%)      ; 0 (0%)     ; 262144 (5%)       ; dla_exit_fifo                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 4151 (20%)          ; 7043 (15%)   ; 0 (0%)     ; 2685440 (48%)     ; dla_input_feeder                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 5104 (24%)          ; 8597 (19%)   ; 80 (89%)   ; 0 (0%)            ; dla_pe_array                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 33 (0%)             ; 5446 (12%)   ; 0 (0%)     ; 1359872 (24%)     ; dla_filter_bias_scale_scratchpad                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 175 (1%)            ; 139 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 707 (3%)            ; 1244 (3%)    ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_top                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 6 (0%)              ; 175 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 701 (3%)            ; 1060 (2%)    ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_group                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 868 (4%)            ; 2525 (5%)    ; 10 (11%)   ; 73216 (1%)        ; dla_aux_softmax_top                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_softmax_config_decoder                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 863 (4%)            ; 2465 (5%)    ; 10 (11%)   ; 73216 (1%)        ; dla_aux_softmax_group                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 512 (2%)            ; 782 (2%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 28 (0%)             ; 313 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 511 (2%)            ; 782 (2%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 28 (0%)             ; 313 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 243 (1%)            ; 483 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 262 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 2716 (13%)          ; 5279 (11%)   ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                      ;
; dla_platform_inst|dla_top_inst_1                                                                                  ; 21057 (50%)         ; 45980 (50%)  ; 90 (50%)   ; 5599828 (50%)     ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_poolk1_actk16_relu_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 21057 (100%)        ; 45980 (100%) ; 90 (100%)  ; 5599828 (100%)    ; dla_top                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 304 (1%)            ; 1291 (3%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_top                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 304 (1%)            ; 1285 (3%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_group                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 842 (4%)            ; 1419 (3%)    ; 0 (0%)     ; 143360 (3%)       ; dla_config_network                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 36 (0%)             ; 31 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 58 (0%)             ; 61 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 56 (0%)             ; 58 (0%)      ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 58 (0%)             ; 62 (0%)      ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)      ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)      ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)      ; 0 (0%)     ; 8192 (0%)         ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)      ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 109 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 62 (0%)             ; 372 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 4905 (23%)          ; 10308 (22%)  ; 0 (0%)     ; 1001472 (18%)     ; dla_dma                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 981 (5%)            ; 2053 (4%)    ; 0 (0%)     ; 173568 (3%)       ; dla_dma_reader                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 1131 (5%)           ; 2879 (6%)    ; 0 (0%)     ; 279040 (5%)       ; dla_dma_reader                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 546 (3%)            ; 1797 (4%)    ; 0 (0%)     ; 168448 (3%)       ; dla_dma_reader                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 828 (4%)            ; 944 (2%)     ; 0 (0%)     ; 33280 (1%)        ; dla_dma_csr                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1335 (6%)           ; 2530 (6%)    ; 0 (0%)     ; 347136 (6%)       ; dla_dma_writer                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 80 (0%)             ; 98 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (1%)     ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 9532 (45%)          ; 21304 (46%)  ; 80 (89%)   ; 4308052 (77%)     ; dla_pe_array_system                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 596 (0%)          ; dla_delay                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 69 (0%)             ; 79 (0%)      ; 0 (0%)     ; 262144 (5%)       ; dla_exit_fifo                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 4151 (20%)          ; 7043 (15%)   ; 0 (0%)     ; 2685440 (48%)     ; dla_input_feeder                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 5104 (24%)          ; 8597 (19%)   ; 80 (89%)   ; 0 (0%)            ; dla_pe_array                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 33 (0%)             ; 5446 (12%)   ; 0 (0%)     ; 1359872 (24%)     ; dla_filter_bias_scale_scratchpad                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 175 (1%)            ; 139 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 707 (3%)            ; 1244 (3%)    ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_top                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 6 (0%)              ; 175 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 701 (3%)            ; 1060 (2%)    ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_group                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst                                                        ; 869 (4%)            ; 2525 (5%)    ; 10 (11%)   ; 73216 (1%)        ; dla_aux_softmax_top                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_softmax_config_decoder                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 864 (4%)            ; 2465 (5%)    ; 10 (11%)   ; 73216 (1%)        ; dla_aux_softmax_group                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 512 (2%)            ; 782 (2%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 28 (0%)             ; 313 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst                                               ; 511 (2%)            ; 782 (2%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst                                              ; 28 (0%)             ; 313 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 243 (1%)            ; 483 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 262 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 2716 (13%)          ; 5279 (11%)   ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                      ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; ALMs           ; Combinational ALUTs ; Registers    ; DSP Blocks ; Block Memory Bits ; MLABs        ; M20Ks      ; Entity Name                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+------------------------------------------------------------------------------+
; top                                                                                                               ; 90673.0        ; 115936              ; 268231       ; 180        ; 15533436          ; 452.0        ; 1041       ; Total                                                                        ;
; Total non AI Suite IPs                                                                                            ; 53768.3 (59%)  ; 72928 (63%)         ; 153707 (57%) ; 0 (0%)     ; 4333780 (28%)     ; 56.0 (12%)   ; 425 (41%)  ; Total non AI Suite IPs                                                       ;
; Total AI Suite IPs                                                                                                ; 36904.7 (41%)  ; 43008 (37%)         ; 114524 (43%) ; 180 (100%) ; 11199656 (72%)    ; 396.0 (88%)  ; 616 (59%)  ; Total AI Suite IPs                                                           ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 18420.9 (50%)  ; 21493 (50%)         ; 58727 (51%)  ; 90 (50%)   ; 5599828 (50%)     ; 198.0 (50%)  ; 308 (50%)  ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_poolk1_actk16_relu_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 18420.9 (100%) ; 21493 (100%)        ; 58727 (100%) ; 90 (100%)  ; 5599828 (100%)    ; 198.0 (100%) ; 308 (100%) ; dla_top                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 327.9 (2%)     ; 304 (1%)            ; 921 (2%)     ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_top                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 326.2 (2%)     ; 304 (1%)            ; 915 (2%)     ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_group                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1.7 (0%)       ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.4 (0%)       ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 2.1 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.3 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.6 (0%)       ; 1 (0%)              ; 25 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 2.0 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.9 (0%)       ; 1 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.5 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1.9 (0%)       ; 1 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 2.1 (0%)       ; 1 (0%)              ; 17 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 659.8 (4%)     ; 842 (4%)            ; 1976 (3%)    ; 0 (0%)     ; 143360 (3%)       ; 0.0 (0%)     ; 11 (4%)    ; dla_config_network                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 19.5 (0%)      ; 36 (0%)             ; 55 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 36.6 (0%)      ; 58 (0%)             ; 87 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 35.0 (0%)      ; 56 (0%)             ; 80 (0%)      ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 36.5 (0%)      ; 58 (0%)             ; 113 (0%)     ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 37.8 (0%)      ; 61 (0%)             ; 81 (0%)      ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 34.1 (0%)      ; 54 (0%)             ; 84 (0%)      ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 39.7 (0%)      ; 61 (0%)             ; 176 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 33.8 (0%)      ; 55 (0%)             ; 100 (0%)     ; 0 (0%)     ; 8192 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 37.5 (0%)      ; 60 (0%)             ; 103 (0%)     ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 90.4 (0%)      ; 107 (0%)            ; 200 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 89.3 (0%)      ; 109 (1%)            ; 225 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 89.5 (0%)      ; 107 (0%)            ; 204 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 195.0 (1%)     ; 64 (0%)             ; 140 (0%)     ; 0 (0%)     ; 0 (0%)            ; 13.0 (7%)    ; 0 (0%)     ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 27.5 (0%)      ; 41 (0%)             ; 49 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.2 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.5 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.2 (0%)       ; 13 (0%)             ; 16 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)       ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 5047.7 (27%)   ; 4917 (23%)          ; 10207 (17%)  ; 0 (0%)     ; 1001472 (18%)     ; 90.0 (45%)   ; 56 (18%)   ; dla_dma                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 949.1 (5%)     ; 986 (5%)            ; 2457 (4%)    ; 0 (0%)     ; 173568 (3%)       ; 7.0 (4%)     ; 10 (3%)    ; dla_dma_reader                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1377.4 (7%)    ; 1130 (5%)           ; 2621 (4%)    ; 0 (0%)     ; 279040 (5%)       ; 29.0 (15%)   ; 15 (5%)    ; dla_dma_reader                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 812.0 (4%)     ; 552 (3%)            ; 1308 (2%)    ; 0 (0%)     ; 168448 (3%)       ; 32.0 (16%)   ; 9 (3%)     ; dla_dma_reader                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 592.9 (3%)     ; 835 (4%)            ; 1352 (2%)    ; 0 (0%)     ; 33280 (1%)        ; 0.0 (0%)     ; 2 (1%)     ; dla_dma_csr                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1241.4 (7%)    ; 1331 (6%)           ; 2386 (4%)    ; 0 (0%)     ; 347136 (6%)       ; 20.0 (10%)   ; 20 (6%)    ; dla_dma_writer                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 71.4 (0%)      ; 80 (0%)             ; 76 (0%)      ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)     ; dla_dma_read_arb                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (1%)     ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 0 (0%)            ; 13.0 (7%)    ; 0 (0%)     ; altdpram                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.3 (0%)      ; 2 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.4 (0%)       ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.5 (0%)       ; 7 (0%)              ; 21 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.2 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 2.2 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 2.7 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 1.6 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.2 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.6 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 2.2 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 2.1 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.8 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 8566.0 (47%)   ; 10009 (47%)         ; 28591 (49%)  ; 80 (89%)   ; 4308052 (77%)     ; 72.0 (36%)   ; 229 (74%)  ; dla_pe_array_system                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 1.0 (0%)       ; 3 (0%)              ; 9 (0%)       ; 0 (0%)     ; 596 (0%)          ; 0.0 (0%)     ; 4 (1%)     ; dla_delay                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 43.3 (0%)      ; 67 (0%)             ; 399 (1%)     ; 0 (0%)     ; 262144 (5%)       ; 0.0 (0%)     ; 13 (4%)    ; dla_exit_fifo                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 3054.5 (17%)   ; 4301 (20%)          ; 9142 (16%)   ; 0 (0%)     ; 2685440 (48%)     ; 24.0 (12%)   ; 132 (43%)  ; dla_input_feeder                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 4759.8 (26%)   ; 5400 (25%)          ; 14854 (25%)  ; 80 (89%)   ; 0 (0%)            ; 48.0 (24%)   ; 0 (0%)     ; dla_pe_array                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 559.9 (3%)     ; 28 (0%)             ; 3759 (6%)    ; 0 (0%)     ; 1359872 (24%)     ; 0.0 (0%)     ; 80 (26%)   ; dla_filter_bias_scale_scratchpad                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 147.4 (1%)     ; 210 (1%)            ; 428 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 509.2 (3%)     ; 709 (3%)            ; 1378 (2%)    ; 0 (0%)     ; 73728 (1%)        ; 3.0 (2%)     ; 5 (2%)     ; dla_aux_pool_top                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 36.5 (0%)      ; 6 (0%)              ; 192 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 471.2 (3%)     ; 703 (3%)            ; 1182 (2%)    ; 0 (0%)     ; 73728 (1%)        ; 3.0 (2%)     ; 5 (2%)     ; dla_aux_pool_group                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 747.1 (4%)     ; 786 (4%)            ; 2651 (5%)    ; 10 (11%)   ; 73216 (1%)        ; 8.0 (4%)     ; 7 (2%)     ; dla_aux_softmax_top                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 8.8 (0%)       ; 3 (0%)              ; 55 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_softmax_config_decoder                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 735.8 (4%)     ; 782 (4%)            ; 2571 (4%)    ; 10 (11%)   ; 73216 (1%)        ; 8.0 (4%)     ; 7 (2%)     ; dla_aux_softmax_group                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 260.0 (1%)     ; 513 (2%)            ; 983 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 82.4 (0%)      ; 29 (0%)             ; 727 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 257.8 (1%)     ; 512 (2%)            ; 894 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 82.4 (0%)      ; 29 (0%)             ; 752 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 128.5 (1%)     ; 260 (1%)            ; 594 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 10.0 (0%)      ; 20 (0%)             ; 61 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 128.6 (1%)     ; 260 (1%)            ; 560 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 10.0 (0%)      ; 20 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 128.4 (1%)     ; 259 (1%)            ; 823 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 121.8 (1%)     ; 243 (1%)            ; 689 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 126.2 (1%)     ; 259 (1%)            ; 830 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 126.1 (1%)     ; 259 (1%)            ; 803 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 264.1 (1%)     ; 259 (1%)            ; 1152 (2%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 128.5 (1%)     ; 262 (1%)            ; 607 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 250.1 (1%)     ; 263 (1%)            ; 1160 (2%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 146.8 (1%)     ; 262 (1%)            ; 768 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 126.2 (1%)     ; 260 (1%)            ; 889 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 127.8 (1%)     ; 260 (1%)            ; 958 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 1657.9 (9%)    ; 2738 (13%)          ; 9458 (16%)   ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 22.3 (0%)      ; 8 (0%)              ; 143 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                                      ;
; dla_platform_inst|dla_top_inst_1                                                                                  ; 18483.8 (50%)  ; 21515 (50%)         ; 55797 (49%)  ; 90 (50%)   ; 5599828 (50%)     ; 198.0 (50%)  ; 308 (50%)  ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_poolk1_actk16_relu_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 18483.8 (100%) ; 21515 (100%)        ; 55797 (100%) ; 90 (100%)  ; 5599828 (100%)    ; 198.0 (100%) ; 308 (100%) ; dla_top                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 328.4 (2%)     ; 304 (1%)            ; 989 (2%)     ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_top                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 326.7 (2%)     ; 304 (1%)            ; 978 (2%)     ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_group                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1.7 (0%)       ; 0 (0%)              ; 11 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.6 (0%)       ; 0 (0%)              ; 5 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 2.0 (0%)       ; 1 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.4 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.6 (0%)       ; 1 (0%)              ; 32 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.2 (0%)       ; 1 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.9 (0%)       ; 1 (0%)              ; 14 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.4 (0%)       ; 1 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 2.0 (0%)       ; 1 (0%)              ; 12 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.9 (0%)       ; 1 (0%)              ; 28 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 667.1 (4%)     ; 842 (4%)            ; 2061 (4%)    ; 0 (0%)     ; 143360 (3%)       ; 0.0 (0%)     ; 11 (4%)    ; dla_config_network                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 18.9 (0%)      ; 36 (0%)             ; 58 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 37.0 (0%)      ; 58 (0%)             ; 98 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 35.1 (0%)      ; 56 (0%)             ; 112 (0%)     ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 37.0 (0%)      ; 58 (0%)             ; 122 (0%)     ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 37.9 (0%)      ; 61 (0%)             ; 90 (0%)      ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 36.1 (0%)      ; 54 (0%)             ; 87 (0%)      ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 38.2 (0%)      ; 61 (0%)             ; 198 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 34.2 (0%)      ; 55 (0%)             ; 98 (0%)      ; 0 (0%)     ; 8192 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 37.2 (0%)      ; 60 (0%)             ; 121 (0%)     ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 90.0 (0%)      ; 107 (0%)            ; 203 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 88.1 (0%)      ; 109 (1%)            ; 202 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 90.0 (0%)      ; 107 (0%)            ; 201 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 194.0 (1%)     ; 64 (0%)             ; 133 (0%)     ; 0 (0%)     ; 0 (0%)            ; 13.0 (7%)    ; 0 (0%)     ; dla_acl_dcfifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 27.5 (0%)      ; 41 (0%)             ; 49 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.2 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.5 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.2 (0%)       ; 13 (0%)             ; 16 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)       ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 5050.4 (27%)   ; 4918 (23%)          ; 10181 (18%)  ; 0 (0%)     ; 1001472 (18%)     ; 90.0 (45%)   ; 56 (18%)   ; dla_dma                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 946.4 (5%)     ; 986 (5%)            ; 2486 (4%)    ; 0 (0%)     ; 173568 (3%)       ; 7.0 (4%)     ; 10 (3%)    ; dla_dma_reader                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 1379.4 (7%)    ; 1131 (5%)           ; 2513 (5%)    ; 0 (0%)     ; 279040 (5%)       ; 29.0 (15%)   ; 15 (5%)    ; dla_dma_reader                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 809.6 (4%)     ; 552 (3%)            ; 1338 (2%)    ; 0 (0%)     ; 168448 (3%)       ; 32.0 (16%)   ; 9 (3%)     ; dla_dma_reader                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 595.3 (3%)     ; 833 (4%)            ; 1353 (2%)    ; 0 (0%)     ; 33280 (1%)        ; 0.0 (0%)     ; 2 (1%)     ; dla_dma_csr                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1243.6 (7%)    ; 1333 (6%)           ; 2408 (4%)    ; 0 (0%)     ; 347136 (6%)       ; 20.0 (10%)   ; 20 (6%)    ; dla_dma_writer                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 73.5 (0%)      ; 80 (0%)             ; 75 (0%)      ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)     ; dla_dma_read_arb                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (1%)     ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 0 (0%)            ; 13.0 (7%)    ; 0 (0%)     ; altdpram                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.1 (0%)      ; 2 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.4 (0%)       ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.7 (0%)       ; 7 (0%)              ; 11 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.6 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 2.1 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 2.2 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.8 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.2 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.6 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.6 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.8 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.6 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 8611.2 (47%)   ; 10023 (47%)         ; 27910 (50%)  ; 80 (89%)   ; 4308052 (77%)     ; 72.0 (36%)   ; 229 (74%)  ; dla_pe_array_system                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0.0 (0%)       ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 596 (0%)          ; 0.0 (0%)     ; 4 (1%)     ; dla_delay                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 44.7 (0%)      ; 67 (0%)             ; 140 (0%)     ; 0 (0%)     ; 262144 (5%)       ; 0.0 (0%)     ; 13 (4%)    ; dla_exit_fifo                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 3045.1 (16%)   ; 4299 (20%)          ; 8732 (16%)   ; 0 (0%)     ; 2685440 (48%)     ; 24.0 (12%)   ; 132 (43%)  ; dla_input_feeder                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 4797.4 (26%)   ; 5400 (25%)          ; 14875 (27%)  ; 80 (89%)   ; 0 (0%)            ; 48.0 (24%)   ; 0 (0%)     ; dla_pe_array                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 569.0 (3%)     ; 28 (0%)             ; 3766 (7%)    ; 0 (0%)     ; 1359872 (24%)     ; 0.0 (0%)     ; 80 (26%)   ; dla_filter_bias_scale_scratchpad                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 155.0 (1%)     ; 229 (1%)            ; 397 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 519.7 (3%)     ; 709 (3%)            ; 1504 (3%)    ; 0 (0%)     ; 73728 (1%)        ; 3.0 (2%)     ; 5 (2%)     ; dla_aux_pool_top                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 34.3 (0%)      ; 6 (0%)              ; 203 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 483.8 (3%)     ; 703 (3%)            ; 1297 (2%)    ; 0 (0%)     ; 73728 (1%)        ; 3.0 (2%)     ; 5 (2%)     ; dla_aux_pool_group                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst                                                        ; 746.2 (4%)     ; 787 (4%)            ; 2714 (5%)    ; 10 (11%)   ; 73216 (1%)        ; 8.0 (4%)     ; 7 (2%)     ; dla_aux_softmax_top                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 8.9 (0%)       ; 3 (0%)              ; 53 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_softmax_config_decoder                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 734.7 (4%)     ; 783 (4%)            ; 2629 (5%)    ; 10 (11%)   ; 73216 (1%)        ; 8.0 (4%)     ; 7 (2%)     ; dla_aux_softmax_group                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 259.0 (1%)     ; 513 (2%)            ; 1033 (2%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 82.3 (0%)      ; 29 (0%)             ; 490 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst                                               ; 257.1 (1%)     ; 512 (2%)            ; 1026 (2%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst                                              ; 82.8 (0%)      ; 29 (0%)             ; 450 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 126.8 (1%)     ; 260 (1%)            ; 625 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 9.9 (0%)       ; 20 (0%)             ; 51 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 126.1 (1%)     ; 260 (1%)            ; 620 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 10.0 (0%)      ; 20 (0%)             ; 42 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 127.9 (1%)     ; 259 (1%)            ; 615 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 119.7 (1%)     ; 243 (1%)            ; 608 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 126.8 (1%)     ; 259 (1%)            ; 532 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 126.0 (1%)     ; 259 (1%)            ; 627 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 265.2 (1%)     ; 260 (1%)            ; 753 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 129.9 (1%)     ; 263 (1%)            ; 545 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 251.6 (1%)     ; 264 (1%)            ; 1084 (2%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 146.1 (1%)     ; 263 (1%)            ; 660 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 126.9 (1%)     ; 260 (1%)            ; 735 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 126.8 (1%)     ; 260 (1%)            ; 749 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 1658.2 (9%)    ; 2744 (13%)          ; 7257 (13%)   ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 23.8 (0%)      ; 8 (0%)              ; 121 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                                      ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                 ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; Fmax       ; Clock Name                                                                     ; Corner Delay Model    ; Note                                             ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; 183.89 MHz ; config_clk                                                                     ; Slow vid2 100C Model  ;                                                  ;
; 275.48 MHz ; board_inst|pcie_ed|dut|dut|ast|inst|inst|maib_and_tile|xcvr_hip_native|rx_ch15 ; Slow vid2 100C Model  ;                                                  ;
; 250.0 MHz  ; altera_int_osc_clk                                                             ; Slow vid2 100C Model  ; limit due to minimum pulse width restriction     ;
; 359.97 MHz ; board_inst|ddr4b|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 370.78 MHz ; board_inst|ddr4a|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 420.7 MHz  ; board_inst|ddr4d|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 453.31 MHz ; board_inst|ddr4c|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2b 100C Model ;                                                  ;
; 603.14 MHz ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll_outclk0                    ; Slow vid2 100C Model  ;                                                  ;
; 612.0 MHz  ; DDR4C_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4B_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4D_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.0 MHz  ; DDR4A_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
