Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 26 22:07:22 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  576         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3787)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26141)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3787)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2c (HIGH)

 There are 3765 register/latch pins with no clock driven by root clock pin: count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_rx_unit/rx_done_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26141)
----------------------------------------------------
 There are 26141 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.162        0.000                      0                  156        0.139        0.000                      0                  156        1.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_pin           {0.000 4.000}        8.000           125.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                 4.289        0.000                      0                    3        0.324        0.000                      0                    3        2.000        0.000                       0                     5  
  DCM_TMDS_CLKFX        1.627        0.000                      0                   39        0.219        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       20.761        0.000                      0                  114        0.170        0.000                      0                  114       19.500        0.000                       0                    80  
  clkfb_in                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX        1.162        0.000                      0                   30        0.139        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)                                          
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clkfb_in                        
(none)                          MMCM_pix_clock  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.929ns (24.853%)  route 2.809ns (75.147%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.676     5.345    sysclk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  count_reg[2]/Q
                         net (fo=1, routed)           0.981     6.782    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.883 r  clk_BUFG_inst/O
                         net (fo=3766, routed)        1.828     8.711    clk_BUFG
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     9.083 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.083    count_reg[0]_i_1_n_5
    SLICE_X26Y46         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.502    12.894    sysclk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.450    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)        0.062    13.371    count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.371    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 1.004ns (66.332%)  route 0.510ns (33.668%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.676     5.345    sysclk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.456     5.801 f  count_reg[0]/Q
                         net (fo=1, routed)           0.510     6.310    count_reg_n_0_[0]
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.434 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.434    count[0]_i_2_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.858 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.858    count_reg[0]_i_1_n_6
    SLICE_X26Y46         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.502    12.894    sysclk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.450    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)        0.062    13.371    count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.371    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.827ns (61.873%)  route 0.510ns (38.127%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.676     5.345    sysclk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.456     5.801 f  count_reg[0]/Q
                         net (fo=1, routed)           0.510     6.310    count_reg_n_0_[0]
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.434 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.434    count[0]_i_2_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.681 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.681    count_reg[0]_i_1_n_7
    SLICE_X26Y46         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.502    12.894    sysclk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.450    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)        0.062    13.371    count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.371    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  6.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.565     1.477    sysclk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.791    count_reg_n_0_[0]
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.836 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.836    count[0]_i_2_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.906 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    count_reg[0]_i_1_n_7
    SLICE_X26Y46         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.833     1.992    sysclk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X26Y46         FDRE (Hold_fdre_C_D)         0.105     1.582    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.565     1.477    sysclk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count_reg[1]/Q
                         net (fo=1, routed)           0.180     1.798    count_reg_n_0_[1]
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.908 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.908    count_reg[0]_i_1_n_6
    SLICE_X26Y46         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.833     1.992    sysclk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X26Y46         FDRE (Hold_fdre_C_D)         0.105     1.582    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.565     1.477    sysclk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.791    count_reg_n_0_[0]
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.836 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.836    count[0]_i_2_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.982 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    count_reg[0]_i_1_n_5
    SLICE_X26Y46         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.833     1.992    sysclk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X26Y46         FDRE (Hold_fdre_C_D)         0.105     1.582    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   sysclk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X26Y46     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X26Y46     count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X26Y46     count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X26Y46     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X26Y46     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X26Y46     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X26Y46     count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X26Y46     count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X26Y46     count_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X26Y46     count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X26Y46     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X26Y46     count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X26Y46     count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X26Y46     count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X26Y46     count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.740     5.412    dispDriver/clk_TMDS
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     6.572    dispDriver/TMDS_mod10[2]
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.696 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.593     7.289    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    dispDriver/clk_TMDS
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.454     9.412    
                         clock uncertainty           -0.066     9.346    
    SLICE_X40Y61         FDRE (Setup_fdre_C_R)       -0.429     8.917    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.917    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.740     5.412    dispDriver/clk_TMDS
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     6.572    dispDriver/TMDS_mod10[2]
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.696 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.593     7.289    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    dispDriver/clk_TMDS
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.454     9.412    
                         clock uncertainty           -0.066     9.346    
    SLICE_X40Y61         FDRE (Setup_fdre_C_R)       -0.429     8.917    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.917    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.740     5.412    dispDriver/clk_TMDS
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     6.572    dispDriver/TMDS_mod10[2]
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.696 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.593     7.289    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    dispDriver/clk_TMDS
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.454     9.412    
                         clock uncertainty           -0.066     9.346    
    SLICE_X40Y61         FDRE (Setup_fdre_C_R)       -0.429     8.917    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.917    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.740     5.412    dispDriver/clk_TMDS
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     6.572    dispDriver/TMDS_mod10[2]
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.696 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.593     7.289    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    dispDriver/clk_TMDS
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.454     9.412    
                         clock uncertainty           -0.066     9.346    
    SLICE_X40Y61         FDRE (Setup_fdre_C_R)       -0.429     8.917    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.917    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.580ns (31.814%)  route 1.243ns (68.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 8.957 - 4.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.740     5.412    dispDriver/clk_TMDS
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     6.572    dispDriver/TMDS_mod10[2]
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.696 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.539     7.235    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.562     8.957    dispDriver/clk_TMDS
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
                         clock pessimism              0.391     9.348    
                         clock uncertainty           -0.066     9.282    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)       -0.058     9.224    dispDriver/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.718ns (41.506%)  route 1.012ns (58.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 8.957 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.419     5.829 r  dispDriver/TMDS_shift_red_reg[3]/Q
                         net (fo=1, routed)           1.012     6.841    dispDriver/TMDS_shift_red__0[3]
    SLICE_X39Y61         LUT3 (Prop_lut3_I2_O)        0.299     7.140 r  dispDriver/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     7.140    dispDriver/TMDS_shift_red[2]_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.562     8.957    dispDriver/clk_TMDS
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.453     9.410    
                         clock uncertainty           -0.066     9.344    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.031     9.375    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          9.375    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.746ns (44.228%)  route 0.941ns (55.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.419     5.829 r  dispDriver/TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.941     6.769    dispDriver/TMDS_shift_red__0[6]
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.327     7.096 r  dispDriver/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     7.096    dispDriver/TMDS_shift_red[5]_i_1_n_0
    SLICE_X39Y60         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    dispDriver/clk_TMDS
    SLICE_X39Y60         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.428     9.386    
                         clock uncertainty           -0.066     9.320    
    SLICE_X39Y60         FDRE (Setup_fdre_C_D)        0.075     9.395    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          9.395    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.580ns (35.466%)  route 1.055ns (64.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 8.957 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.055     6.921    dispDriver/TMDS_shift_load
    SLICE_X36Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.045 r  dispDriver/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     7.045    dispDriver/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.562     8.957    dispDriver/clk_TMDS
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.428     9.385    
                         clock uncertainty           -0.066     9.319    
    SLICE_X36Y61         FDRE (Setup_fdre_C_D)        0.029     9.348    dispDriver/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          9.348    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.608ns (36.553%)  route 1.055ns (63.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 8.957 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.055     6.921    dispDriver/TMDS_shift_load
    SLICE_X36Y61         LUT3 (Prop_lut3_I1_O)        0.152     7.073 r  dispDriver/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     7.073    dispDriver/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.562     8.957    dispDriver/clk_TMDS
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.428     9.385    
                         clock uncertainty           -0.066     9.319    
    SLICE_X36Y61         FDRE (Setup_fdre_C_D)        0.075     9.394    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          9.394    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.580ns (37.100%)  route 0.983ns (62.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 8.957 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.983     6.849    dispDriver/TMDS_shift_load
    SLICE_X36Y61         LUT3 (Prop_lut3_I1_O)        0.124     6.973 r  dispDriver/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     6.973    dispDriver/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.562     8.957    dispDriver/clk_TMDS
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.428     9.385    
                         clock uncertainty           -0.066     9.319    
    SLICE_X36Y61         FDRE (Setup_fdre_C_D)        0.031     9.350    dispDriver/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          9.350    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  2.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.189ns (55.274%)  route 0.153ns (44.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X37Y60         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.153     1.794    dispDriver/TMDS_shift_blue__0[6]
    SLICE_X36Y61         LUT3 (Prop_lut3_I2_O)        0.048     1.842 r  dispDriver/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.842    dispDriver/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.107     1.623    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/TMDS_shift_green_reg[7]/Q
                         net (fo=1, routed)           0.101     1.731    dispDriver/TMDS_shift_green__0[7]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.102     1.833 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.833    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.107     1.609    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.107     1.737    dispDriver/TMDS_shift_green__0[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.098     1.835 r  dispDriver/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.835    dispDriver/TMDS_shift_green[5]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.092     1.594    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.187ns (48.429%)  route 0.199ns (51.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.199     1.842    dispDriver/TMDS_shift_green__0[2]
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.046     1.888 r  dispDriver/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    dispDriver/TMDS_shift_green[1]_i_1_n_0
    SLICE_X39Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X39Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.107     1.643    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.602%)  route 0.173ns (48.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.173     1.816    dispDriver/TMDS_mod10[0]
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.043     1.859 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=1, routed)           0.000     1.859    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.107     1.609    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.872%)  route 0.173ns (48.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.173     1.816    dispDriver/TMDS_mod10[0]
    SLICE_X40Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.861 r  dispDriver/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    dispDriver/TMDS_mod10[2]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X40Y61         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.092     1.594    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.919%)  route 0.146ns (39.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X37Y60         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  dispDriver/TMDS_shift_blue_reg[7]/Q
                         net (fo=1, routed)           0.146     1.774    dispDriver/TMDS_shift_blue__0[7]
    SLICE_X37Y60         LUT3 (Prop_lut3_I2_O)        0.099     1.873 r  dispDriver/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.873    dispDriver/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X37Y60         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X37Y60         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.091     1.591    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.095%)  route 0.215ns (53.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/TMDS_shift_red_reg[2]/Q
                         net (fo=1, routed)           0.215     1.856    dispDriver/TMDS_shift_red__0[2]
    SLICE_X39Y61         LUT3 (Prop_lut3_I2_O)        0.043     1.899 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.107     1.607    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.227ns (59.030%)  route 0.158ns (40.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.158     1.788    dispDriver/TMDS_shift_green__0[3]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.099     1.887 r  dispDriver/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.887    dispDriver/TMDS_shift_green[2]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.091     1.593    dispDriver/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.185ns (45.780%)  route 0.219ns (54.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X37Y60         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.219     1.860    dispDriver/TMDS_shift_blue__0[8]
    SLICE_X37Y60         LUT3 (Prop_lut3_I2_O)        0.044     1.904 r  dispDriver/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.904    dispDriver/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X37Y60         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X37Y60         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.107     1.607    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y61     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y61     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y61     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y61     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y61     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y61     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y61     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y61     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y61     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       20.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.761ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.063ns  (logic 3.947ns (20.706%)  route 15.116ns (79.294%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 44.959 - 40.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.675     5.347    dispDriver/pixclk
    SLICE_X28Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.458     6.322    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.693 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.668     7.361    dispDriver/yoffset[2]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.299     7.660 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.660    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.240 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.952    14.192    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.494 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.494    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    14.708 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871    16.580    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297    16.877 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.877    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    17.089 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    17.089    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    17.183 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956    18.138    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316    18.454 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638    19.092    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.216 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155    20.371    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.495 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443    20.938    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124    21.062 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778    21.840    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124    21.964 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706    22.671    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124    22.795 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.491    24.285    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X41Y60         LUT3 (Prop_lut3_I1_O)        0.124    24.409 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    24.409    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X41Y60         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.564    44.959    dispDriver/encode_G/pixclk
    SLICE_X41Y60         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277    45.235    
                         clock uncertainty           -0.094    45.141    
    SLICE_X41Y60         FDRE (Setup_fdre_C_D)        0.029    45.170    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.170    
                         arrival time                         -24.409    
  -------------------------------------------------------------------
                         slack                                 20.761    

Slack (MET) :             20.769ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.106ns  (logic 3.947ns (20.659%)  route 15.159ns (79.341%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 44.958 - 40.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.675     5.347    dispDriver/pixclk
    SLICE_X28Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.458     6.322    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.693 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.668     7.361    dispDriver/yoffset[2]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.299     7.660 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.660    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.240 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.952    14.192    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.494 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.494    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    14.708 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871    16.580    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297    16.877 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.877    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    17.089 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    17.089    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    17.183 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956    18.138    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316    18.454 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638    19.092    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.216 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155    20.371    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.495 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443    20.938    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124    21.062 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778    21.840    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124    21.964 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706    22.671    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124    22.795 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.534    24.328    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y60         LUT6 (Prop_lut6_I4_O)        0.124    24.452 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    24.452    dispDriver/encode_R/TMDS0[4]
    SLICE_X38Y60         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.563    44.958    dispDriver/encode_R/pixclk
    SLICE_X38Y60         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism              0.277    45.234    
                         clock uncertainty           -0.094    45.140    
    SLICE_X38Y60         FDRE (Setup_fdre_C_D)        0.081    45.221    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         45.221    
                         arrival time                         -24.452    
  -------------------------------------------------------------------
                         slack                                 20.769    

Slack (MET) :             20.813ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.057ns  (logic 3.941ns (20.681%)  route 15.116ns (79.319%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 44.959 - 40.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.675     5.347    dispDriver/pixclk
    SLICE_X28Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.458     6.322    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.693 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.668     7.361    dispDriver/yoffset[2]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.299     7.660 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.660    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.240 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.952    14.192    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.494 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.494    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    14.708 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871    16.580    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297    16.877 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.877    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    17.089 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    17.089    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    17.183 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956    18.138    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316    18.454 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638    19.092    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.216 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155    20.371    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.495 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443    20.938    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124    21.062 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778    21.840    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124    21.964 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706    22.671    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124    22.795 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.491    24.285    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X41Y60         LUT3 (Prop_lut3_I1_O)        0.118    24.403 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    24.403    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.564    44.959    dispDriver/encode_G/pixclk
    SLICE_X41Y60         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.277    45.235    
                         clock uncertainty           -0.094    45.141    
    SLICE_X41Y60         FDRE (Setup_fdre_C_D)        0.075    45.216    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.216    
                         arrival time                         -24.403    
  -------------------------------------------------------------------
                         slack                                 20.813    

Slack (MET) :             20.816ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.057ns  (logic 3.947ns (20.711%)  route 15.110ns (79.289%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 44.957 - 40.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.675     5.347    dispDriver/pixclk
    SLICE_X28Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.458     6.322    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.693 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.668     7.361    dispDriver/yoffset[2]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.299     7.660 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.660    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.240 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.952    14.192    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.494 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.494    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    14.708 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871    16.580    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297    16.877 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.877    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    17.089 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    17.089    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    17.183 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956    18.138    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316    18.454 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638    19.092    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.216 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155    20.371    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.495 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443    20.938    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124    21.062 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778    21.840    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124    21.964 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706    22.671    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124    22.795 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.485    24.280    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y61         LUT6 (Prop_lut6_I0_O)        0.124    24.404 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    24.404    dispDriver/encode_R/TMDS0[3]
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.562    44.957    dispDriver/encode_R/pixclk
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.277    45.233    
                         clock uncertainty           -0.094    45.139    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081    45.220    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         45.220    
                         arrival time                         -24.404    
  -------------------------------------------------------------------
                         slack                                 20.816    

Slack (MET) :             20.823ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.046ns  (logic 3.947ns (20.723%)  route 15.099ns (79.277%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 44.957 - 40.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.675     5.347    dispDriver/pixclk
    SLICE_X28Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.458     6.322    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.693 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.668     7.361    dispDriver/yoffset[2]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.299     7.660 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.660    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.240 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.952    14.192    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.494 r  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.494    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    14.708 r  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871    16.580    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297    16.877 r  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.877    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    17.089 r  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    17.089    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    17.183 r  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956    18.138    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316    18.454 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638    19.092    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.216 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155    20.371    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.495 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443    20.938    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124    21.062 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778    21.840    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124    21.964 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706    22.671    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124    22.795 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.474    24.269    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y61         LUT6 (Prop_lut6_I4_O)        0.124    24.393 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    24.393    dispDriver/encode_R/TMDS0[2]
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.562    44.957    dispDriver/encode_R/pixclk
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277    45.233    
                         clock uncertainty           -0.094    45.139    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.077    45.216    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.216    
                         arrival time                         -24.393    
  -------------------------------------------------------------------
                         slack                                 20.823    

Slack (MET) :             20.913ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.959ns  (logic 3.947ns (20.819%)  route 15.012ns (79.181%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 44.957 - 40.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.675     5.347    dispDriver/pixclk
    SLICE_X28Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.458     6.322    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.693 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.668     7.361    dispDriver/yoffset[2]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.299     7.660 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.660    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.240 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.952    14.192    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.494 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.494    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    14.708 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871    16.580    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297    16.877 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.877    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    17.089 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    17.089    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    17.183 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956    18.138    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316    18.454 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638    19.092    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.216 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155    20.371    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.495 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443    20.938    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124    21.062 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778    21.840    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124    21.964 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706    22.671    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124    22.795 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.387    24.181    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y61         LUT6 (Prop_lut6_I4_O)        0.124    24.305 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    24.305    dispDriver/encode_R/TMDS0[0]
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.562    44.957    dispDriver/encode_R/pixclk
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism              0.277    45.233    
                         clock uncertainty           -0.094    45.139    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.079    45.218    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         45.218    
                         arrival time                         -24.305    
  -------------------------------------------------------------------
                         slack                                 20.913    

Slack (MET) :             20.940ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.883ns  (logic 3.947ns (20.902%)  route 14.936ns (79.098%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 44.958 - 40.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.675     5.347    dispDriver/pixclk
    SLICE_X28Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.458     6.322    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.693 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.668     7.361    dispDriver/yoffset[2]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.299     7.660 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.660    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.240 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.952    14.192    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.494 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.494    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    14.708 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871    16.580    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297    16.877 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.877    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    17.089 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    17.089    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    17.183 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956    18.138    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316    18.454 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638    19.092    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.216 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155    20.371    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.495 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443    20.938    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124    21.062 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778    21.840    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124    21.964 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706    22.671    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124    22.795 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.311    24.106    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.124    24.230 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    24.230    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.563    44.958    dispDriver/encode_B/pixclk
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.277    45.234    
                         clock uncertainty           -0.094    45.140    
    SLICE_X36Y60         FDRE (Setup_fdre_C_D)        0.029    45.169    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         45.169    
                         arrival time                         -24.230    
  -------------------------------------------------------------------
                         slack                                 20.940    

Slack (MET) :             20.968ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.907ns  (logic 3.947ns (20.876%)  route 14.960ns (79.124%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 44.958 - 40.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.675     5.347    dispDriver/pixclk
    SLICE_X28Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.458     6.322    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.693 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.668     7.361    dispDriver/yoffset[2]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.299     7.660 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.660    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.240 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.952    14.192    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.494 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.494    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    14.708 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871    16.580    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297    16.877 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.877    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    17.089 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    17.089    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    17.183 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956    18.138    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316    18.454 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638    19.092    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.216 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155    20.371    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.495 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443    20.938    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124    21.062 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778    21.840    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124    21.964 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706    22.671    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124    22.795 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.335    24.130    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.124    24.254 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    24.254    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.563    44.958    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                         clock pessimism              0.277    45.234    
                         clock uncertainty           -0.094    45.140    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.081    45.221    dispDriver/encode_R/genblk1.balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         45.221    
                         arrival time                         -24.254    
  -------------------------------------------------------------------
                         slack                                 20.968    

Slack (MET) :             20.975ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.896ns  (logic 3.947ns (20.888%)  route 14.949ns (79.112%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 44.958 - 40.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.675     5.347    dispDriver/pixclk
    SLICE_X28Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.458     6.322    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.693 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.668     7.361    dispDriver/yoffset[2]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.299     7.660 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.660    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.240 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.952    14.192    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.494 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.494    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    14.708 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871    16.580    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297    16.877 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.877    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    17.089 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    17.089    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    17.183 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956    18.138    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316    18.454 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638    19.092    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.216 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155    20.371    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.495 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443    20.938    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124    21.062 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778    21.840    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124    21.964 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706    22.671    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124    22.795 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.324    24.119    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT5 (Prop_lut5_I4_O)        0.124    24.243 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    24.243    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.563    44.958    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism              0.277    45.234    
                         clock uncertainty           -0.094    45.140    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.077    45.217    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         45.217    
                         arrival time                         -24.243    
  -------------------------------------------------------------------
                         slack                                 20.975    

Slack (MET) :             20.992ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.877ns  (logic 3.941ns (20.877%)  route 14.936ns (79.123%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 44.958 - 40.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.675     5.347    dispDriver/pixclk
    SLICE_X28Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.458     6.322    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.693 r  dispDriver/memory_reg_0_127_0_0_i_17/O[0]
                         net (fo=2, routed)           0.668     7.361    dispDriver/yoffset[2]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.299     7.660 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.660    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.240 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.952    14.192    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.494 r  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.494    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    14.708 r  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871    16.580    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297    16.877 r  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.877    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    17.089 r  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    17.089    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    17.183 r  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956    18.138    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316    18.454 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638    19.092    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.216 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155    20.371    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.495 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443    20.938    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124    21.062 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778    21.840    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124    21.964 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706    22.671    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124    22.795 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.311    24.106    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.118    24.224 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    24.224    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.563    44.958    dispDriver/encode_B/pixclk
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism              0.277    45.234    
                         clock uncertainty           -0.094    45.140    
    SLICE_X36Y60         FDRE (Setup_fdre_C_D)        0.075    45.215    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         45.215    
                         arrival time                         -24.224    
  -------------------------------------------------------------------
                         slack                                 20.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.794%)  route 0.088ns (32.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.591     1.505    dispDriver/pixclk
    SLICE_X36Y48         FDRE                                         r  dispDriver/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/CounterX_reg[3]/Q
                         net (fo=17, routed)          0.088     1.735    dispDriver/CounterX[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.780 r  dispDriver/CounterX[6]_i_1/O
                         net (fo=17, routed)          0.000     1.780    dispDriver/CounterX[6]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  dispDriver/CounterX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/pixclk
    SLICE_X37Y48         FDRE                                         r  dispDriver/CounterX_reg[6]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.091     1.609    dispDriver/CounterX_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.965%)  route 0.086ns (29.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.564     1.478    dispDriver/pixclk
    SLICE_X32Y48         FDRE                                         r  dispDriver/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  dispDriver/CounterX_reg[9]/Q
                         net (fo=5, routed)           0.086     1.728    dispDriver/CounterX[9]
    SLICE_X33Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  dispDriver/hSync_i_1/O
                         net (fo=1, routed)           0.000     1.773    dispDriver/hSync0
    SLICE_X33Y48         FDRE                                         r  dispDriver/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.832     1.993    dispDriver/pixclk
    SLICE_X33Y48         FDRE                                         r  dispDriver/hSync_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.091     1.582    dispDriver/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.587     1.501    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.186     1.852    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X38Y59         LUT5 (Prop_lut5_I3_O)        0.043     1.895 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.895    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.131     1.632    dispDriver/encode_R/genblk1.balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.587     1.501    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164     1.665 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.186     1.852    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X38Y59         LUT5 (Prop_lut5_I3_O)        0.043     1.895 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     1.895    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.131     1.632    dispDriver/encode_R/genblk1.balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dispDriver/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.752%)  route 0.461ns (71.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.564     1.478    dispDriver/pixclk
    SLICE_X33Y48         FDRE                                         r  dispDriver/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dispDriver/hSync_reg/Q
                         net (fo=7, routed)           0.461     2.080    dispDriver/encode_B/CD[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.045     2.125 r  dispDriver/encode_B/genblk1.TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000     2.125    dispDriver/encode_B/genblk1.TMDS[0]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.856     2.017    dispDriver/encode_B/pixclk
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[0]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.092     1.863    dispDriver/encode_B/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.246ns (61.007%)  route 0.157ns (38.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.587     1.501    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.148     1.649 f  dispDriver/encode_R/genblk1.balance_acc_reg[3]/Q
                         net (fo=10, routed)          0.157     1.807    dispDriver/encode_R/genblk1.balance_acc[3]
    SLICE_X38Y60         LUT6 (Prop_lut6_I3_O)        0.098     1.905 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.905    dispDriver/encode_R/TMDS0[4]
    SLICE_X38Y60         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.856     2.017    dispDriver/encode_R/pixclk
    SLICE_X38Y60         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121     1.637    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.587     1.501    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.186     1.852    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X38Y59         LUT4 (Prop_lut4_I2_O)        0.045     1.897 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.897    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.121     1.622    dispDriver/encode_R/genblk1.balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.587     1.501    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.186     1.852    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X38Y59         LUT5 (Prop_lut5_I2_O)        0.045     1.897 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.897    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.120     1.621    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.564     1.478    dispDriver/pixclk
    SLICE_X35Y48         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dispDriver/CounterX_reg[8]/Q
                         net (fo=7, routed)           0.180     1.800    dispDriver/CounterX[8]
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  dispDriver/CounterX[8]_i_1/O
                         net (fo=1, routed)           0.000     1.845    dispDriver/data0[8]
    SLICE_X35Y48         FDRE                                         r  dispDriver/CounterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.833     1.994    dispDriver/pixclk
    SLICE_X35Y48         FDRE                                         r  dispDriver/CounterX_reg[8]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.091     1.569    dispDriver/CounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.564     1.478    dispDriver/pixclk
    SLICE_X32Y48         FDRE                                         r  dispDriver/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  dispDriver/CounterX_reg[4]/Q
                         net (fo=12, routed)          0.187     1.830    dispDriver/CounterX[4]
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.875 r  dispDriver/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000     1.875    dispDriver/data0[4]
    SLICE_X32Y48         FDRE                                         r  dispDriver/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.832     1.993    dispDriver/pixclk
    SLICE_X32Y48         FDRE                                         r  dispDriver/CounterX_reg[4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.120     1.598    dispDriver/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y48     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y48     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y48     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X25Y38     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y26     dispDriver/CounterX_reg[-1111111111]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y46     dispDriver/CounterX_reg[-1111111111]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X21Y46     dispDriver/CounterX_reg[-1111111111]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X21Y38     dispDriver/CounterX_reg[-1111111111]_rep__10/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y48     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y48     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y48     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y48     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y48     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y48     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y38     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y38     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y26     dispDriver/CounterX_reg[-1111111111]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y26     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y48     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y48     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y48     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y48     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y48     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y48     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y38     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y38     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y26     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y26     dispDriver/CounterX_reg[-1111111111]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.606ns (25.781%)  route 1.745ns (74.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 8.957 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.739     5.411    dispDriver/encode_B/pixclk
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           1.745     7.611    dispDriver/encode_B_n_4
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.150     7.761 r  dispDriver/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     7.761    dispDriver/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.562     8.957    dispDriver/clk_TMDS
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.106     9.063    
                         clock uncertainty           -0.214     8.848    
    SLICE_X36Y61         FDRE (Setup_fdre_C_D)        0.075     8.923    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.642ns (27.828%)  route 1.665ns (72.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.739     5.411    dispDriver/encode_R/pixclk
    SLICE_X38Y60         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     5.929 r  dispDriver/encode_R/genblk1.TMDS_reg[5]/Q
                         net (fo=2, routed)           1.665     7.594    dispDriver/TMDS[5]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     7.718 r  dispDriver/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     7.718    dispDriver/TMDS_shift_red[7]_i_1_n_0
    SLICE_X39Y60         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    dispDriver/clk_TMDS
    SLICE_X39Y60         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.106     9.064    
                         clock uncertainty           -0.214     8.849    
    SLICE_X39Y60         FDRE (Setup_fdre_C_D)        0.032     8.881    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.580ns (25.255%)  route 1.717ns (74.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.739     5.411    dispDriver/encode_B/pixclk
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           1.717     7.583    dispDriver/encode_B_n_4
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.124     7.707 r  dispDriver/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     7.707    dispDriver/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X37Y60         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    dispDriver/clk_TMDS
    SLICE_X37Y60         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.106     9.064    
                         clock uncertainty           -0.214     8.849    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)        0.031     8.880    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.773ns (34.415%)  route 1.473ns (65.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.739     5.411    dispDriver/encode_G/pixclk
    SLICE_X38Y60         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.478     5.889 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           1.473     7.362    dispDriver/encode_G_n_1
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.295     7.657 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.657    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     8.959    dispDriver/clk_TMDS
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.106     9.065    
                         clock uncertainty           -0.214     8.850    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.031     8.881    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.746ns (32.674%)  route 1.537ns (67.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.739     5.411    dispDriver/encode_B/pixclk
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.419     5.830 r  dispDriver/encode_B/genblk1.TMDS_reg[7]/Q
                         net (fo=1, routed)           1.537     7.367    dispDriver/encode_B_n_1
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.327     7.694 r  dispDriver/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     7.694    dispDriver/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X37Y60         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    dispDriver/clk_TMDS
    SLICE_X37Y60         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.106     9.064    
                         clock uncertainty           -0.214     8.849    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)        0.075     8.924    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.799ns (35.165%)  route 1.473ns (64.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.739     5.411    dispDriver/encode_G/pixclk
    SLICE_X38Y60         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.478     5.889 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           1.473     7.362    dispDriver/encode_G_n_1
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.321     7.683 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     7.683    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     8.959    dispDriver/clk_TMDS
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.106     9.065    
                         clock uncertainty           -0.214     8.850    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.075     8.925    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.609ns (26.830%)  route 1.661ns (73.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 8.957 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.739     5.411    dispDriver/encode_B/pixclk
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           1.661     7.528    dispDriver/encode_B_n_4
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.153     7.681 r  dispDriver/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     7.681    dispDriver/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.562     8.957    dispDriver/clk_TMDS
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.106     9.063    
                         clock uncertainty           -0.214     8.848    
    SLICE_X36Y61         FDRE (Setup_fdre_C_D)        0.075     8.923    dispDriver/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.610ns (27.045%)  route 1.645ns (72.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/encode_G/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           1.645     7.514    dispDriver/encode_G_n_2
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.154     7.668 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     7.668    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     8.959    dispDriver/clk_TMDS
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.106     9.065    
                         clock uncertainty           -0.214     8.850    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.075     8.925    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.779ns (35.589%)  route 1.410ns (64.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.739     5.411    dispDriver/encode_R/pixclk
    SLICE_X38Y60         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.478     5.889 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           1.410     7.299    dispDriver/TMDS[8]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.301     7.600 r  dispDriver/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     7.600    dispDriver/TMDS_shift_green[8]_i_1_n_0
    SLICE_X39Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    dispDriver/clk_TMDS
    SLICE_X39Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.106     9.064    
                         clock uncertainty           -0.214     8.849    
    SLICE_X39Y60         FDRE (Setup_fdre_C_D)        0.031     8.880    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.715ns (32.749%)  route 1.468ns (67.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.739     5.411    dispDriver/encode_B/pixclk
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.419     5.830 r  dispDriver/encode_B/genblk1.TMDS_reg[6]/Q
                         net (fo=1, routed)           1.468     7.298    dispDriver/encode_B_n_2
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.296     7.594 r  dispDriver/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     7.594    dispDriver/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X37Y60         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    dispDriver/clk_TMDS
    SLICE_X37Y60         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.106     9.064    
                         clock uncertainty           -0.214     8.849    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)        0.029     8.878    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                  1.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.312%)  route 0.579ns (75.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.586     1.500    dispDriver/encode_B/pixclk
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/encode_B/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           0.579     2.220    dispDriver/encode_B_n_3
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.045     2.265 r  dispDriver/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.265    dispDriver/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
                         clock pessimism             -0.198     1.820    
                         clock uncertainty            0.214     2.034    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.092     2.126    dispDriver/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.291%)  route 0.580ns (75.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.586     1.500    dispDriver/encode_B/pixclk
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/encode_B/genblk1.TMDS_reg[1]/Q
                         net (fo=1, routed)           0.580     2.221    dispDriver/encode_B_n_5
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.045     2.266 r  dispDriver/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.266    dispDriver/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.198     1.820    
                         clock uncertainty            0.214     2.034    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.092     2.126    dispDriver/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.227ns (29.287%)  route 0.548ns (70.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/encode_G/pixclk
    SLICE_X41Y60         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/encode_G/genblk1.TMDS_reg[5]/Q
                         net (fo=1, routed)           0.548     2.178    dispDriver/encode_G_n_0
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.099     2.277 r  dispDriver/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     2.277    dispDriver/TMDS_shift_green[5]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.198     1.822    
                         clock uncertainty            0.214     2.036    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.092     2.128    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.183ns (22.909%)  route 0.616ns (77.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.586     1.500    dispDriver/encode_B/pixclk
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           0.616     2.257    dispDriver/encode_B_n_4
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.042     2.299 r  dispDriver/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     2.299    dispDriver/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/C
                         clock pessimism             -0.198     1.820    
                         clock uncertainty            0.214     2.034    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.107     2.141    dispDriver/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.226ns (28.060%)  route 0.579ns (71.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.586     1.500    dispDriver/encode_B/pixclk
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  dispDriver/encode_B/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           0.579     2.208    dispDriver/encode_B_n_0
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.098     2.306 r  dispDriver/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     2.306    dispDriver/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X37Y60         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X37Y60         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism             -0.198     1.820    
                         clock uncertainty            0.214     2.034    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.107     2.141    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.212ns (26.212%)  route 0.597ns (73.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.586     1.500    dispDriver/encode_R/pixclk
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  dispDriver/encode_R/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           0.597     2.261    dispDriver/TMDS[3]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.048     2.309 r  dispDriver/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.309    dispDriver/TMDS_shift_red[3]_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.198     1.820    
                         clock uncertainty            0.214     2.034    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.107     2.141    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.015%)  route 0.622ns (76.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/encode_G/pixclk
    SLICE_X41Y60         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_G/genblk1.TMDS_reg[2]/Q
                         net (fo=1, routed)           0.622     2.265    dispDriver/encode_G_n_3
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.045     2.310 r  dispDriver/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.310    dispDriver/TMDS_shift_green[2]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
                         clock pessimism             -0.198     1.822    
                         clock uncertainty            0.214     2.036    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.091     2.127    dispDriver/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.183ns (22.030%)  route 0.648ns (77.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.589     1.503    dispDriver/encode_G/pixclk
    SLICE_X40Y59         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           0.648     2.292    dispDriver/encode_G_n_2
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.042     2.334 r  dispDriver/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.334    dispDriver/TMDS_shift_green[3]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X40Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.198     1.822    
                         clock uncertainty            0.214     2.036    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.107     2.143    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.997%)  route 0.660ns (78.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.586     1.500    dispDriver/encode_B/pixclk
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           0.660     2.301    dispDriver/encode_B_n_4
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.045     2.346 r  dispDriver/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     2.346    dispDriver/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism             -0.198     1.820    
                         clock uncertainty            0.214     2.034    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.107     2.141    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.207ns (24.478%)  route 0.639ns (75.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.586     1.500    dispDriver/encode_R/pixclk
    SLICE_X38Y60         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  dispDriver/encode_R/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           0.639     2.303    dispDriver/TMDS[9]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.043     2.346 r  dispDriver/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     2.346    dispDriver/TMDS_shift_red[9]_i_1_n_0
    SLICE_X39Y60         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X39Y60         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism             -0.198     1.820    
                         clock uncertainty            0.214     2.034    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.107     2.141    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.205    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         26145 Endpoints
Min Delay         26145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_2/Q_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.892ns  (logic 3.794ns (7.173%)  route 49.098ns (92.827%))
  Logic Levels:           18  (FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[3]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  control_unit/mainDecoder/state_reg[3]/Q
                         net (fo=36, routed)          1.517     1.976    control_unit/mainDecoder/state[3]
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.150     2.126 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.786     2.912    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.326     3.238 f  control_unit/mainDecoder/Q_i_19__0/O
                         net (fo=10, routed)          1.082     4.319    control_unit/mainDecoder/Q_i_19__0_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.154     4.473 r  control_unit/mainDecoder/Q_i_13__10/O
                         net (fo=49, routed)          1.213     5.686    control_unit/mainDecoder/Q_i_13__10_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.327     6.013 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=3, routed)           0.837     6.849    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=3, routed)           0.798     7.799    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326     8.125 f  control_unit/mainDecoder/Q_i_1__60/O
                         net (fo=3, routed)           0.524     8.649    control_unit/mainDecoder/ALUResult[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.773 f  control_unit/mainDecoder/register_file_i_31/O
                         net (fo=277, routed)        13.440    22.213    control_unit/mainDecoder/Result[1]
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124    22.337 f  control_unit/mainDecoder/Q_i_359/O
                         net (fo=20, routed)          0.808    23.145    mem/rom/Q_i_247__19_2
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.124    23.269 r  mem/rom/Q_i_275__18/O
                         net (fo=94, routed)          8.100    31.369    mem/rom/Q_i_275__18_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    31.493 r  mem/rom/Q_i_121__15/O
                         net (fo=98, routed)         12.703    44.196    mem/rom/Q_i_121__15_n_0
    SLICE_X20Y79         LUT6 (Prop_lut6_I0_O)        0.124    44.320 r  mem/rom/Q_i_218__11/O
                         net (fo=1, routed)           0.675    44.995    mem/rom/Q_i_218__11_n_0
    SLICE_X20Y79         LUT5 (Prop_lut5_I0_O)        0.124    45.119 r  mem/rom/Q_i_87__5/O
                         net (fo=1, routed)           1.011    46.130    mem/rom/Q_i_87__5_n_0
    SLICE_X22Y84         LUT6 (Prop_lut6_I2_O)        0.124    46.254 r  mem/rom/Q_i_37__6/O
                         net (fo=1, routed)           0.000    46.254    mem/rom/Q_i_37__6_n_0
    SLICE_X22Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    46.471 r  mem/rom/Q_reg_i_19__0/O
                         net (fo=1, routed)           1.031    47.501    mem/rom/Q_reg_i_19__0_n_0
    SLICE_X23Y92         LUT6 (Prop_lut6_I5_O)        0.299    47.800 r  mem/rom/Q_i_7__1/O
                         net (fo=1, routed)           0.000    47.800    mem/rom/Q_i_7__1_n_0
    SLICE_X23Y92         MUXF7 (Prop_muxf7_I1_O)      0.217    48.017 r  mem/rom/Q_reg_i_3__3/O
                         net (fo=1, routed)           3.148    51.166    control_unit/mainDecoder/IR[23]
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.299    51.465 r  control_unit/mainDecoder/Q_i_1__24/O
                         net (fo=2, routed)           1.428    52.892    buf_reg_2/D[26]
    SLICE_X36Y34         FDRE                                         r  buf_reg_2/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_3/genblk1[26].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.528ns  (logic 3.794ns (7.223%)  route 48.734ns (92.777%))
  Logic Levels:           18  (FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[3]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  control_unit/mainDecoder/state_reg[3]/Q
                         net (fo=36, routed)          1.517     1.976    control_unit/mainDecoder/state[3]
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.150     2.126 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.786     2.912    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.326     3.238 f  control_unit/mainDecoder/Q_i_19__0/O
                         net (fo=10, routed)          1.082     4.319    control_unit/mainDecoder/Q_i_19__0_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.154     4.473 r  control_unit/mainDecoder/Q_i_13__10/O
                         net (fo=49, routed)          1.213     5.686    control_unit/mainDecoder/Q_i_13__10_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.327     6.013 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=3, routed)           0.837     6.849    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=3, routed)           0.798     7.799    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326     8.125 f  control_unit/mainDecoder/Q_i_1__60/O
                         net (fo=3, routed)           0.524     8.649    control_unit/mainDecoder/ALUResult[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.773 f  control_unit/mainDecoder/register_file_i_31/O
                         net (fo=277, routed)        13.440    22.213    control_unit/mainDecoder/Result[1]
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124    22.337 f  control_unit/mainDecoder/Q_i_359/O
                         net (fo=20, routed)          0.808    23.145    mem/rom/Q_i_247__19_2
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.124    23.269 r  mem/rom/Q_i_275__18/O
                         net (fo=94, routed)          8.100    31.369    mem/rom/Q_i_275__18_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    31.493 r  mem/rom/Q_i_121__15/O
                         net (fo=98, routed)         12.703    44.196    mem/rom/Q_i_121__15_n_0
    SLICE_X20Y79         LUT6 (Prop_lut6_I0_O)        0.124    44.320 r  mem/rom/Q_i_218__11/O
                         net (fo=1, routed)           0.675    44.995    mem/rom/Q_i_218__11_n_0
    SLICE_X20Y79         LUT5 (Prop_lut5_I0_O)        0.124    45.119 r  mem/rom/Q_i_87__5/O
                         net (fo=1, routed)           1.011    46.130    mem/rom/Q_i_87__5_n_0
    SLICE_X22Y84         LUT6 (Prop_lut6_I2_O)        0.124    46.254 r  mem/rom/Q_i_37__6/O
                         net (fo=1, routed)           0.000    46.254    mem/rom/Q_i_37__6_n_0
    SLICE_X22Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    46.471 r  mem/rom/Q_reg_i_19__0/O
                         net (fo=1, routed)           1.031    47.501    mem/rom/Q_reg_i_19__0_n_0
    SLICE_X23Y92         LUT6 (Prop_lut6_I5_O)        0.299    47.800 r  mem/rom/Q_i_7__1/O
                         net (fo=1, routed)           0.000    47.800    mem/rom/Q_i_7__1_n_0
    SLICE_X23Y92         MUXF7 (Prop_muxf7_I1_O)      0.217    48.017 r  mem/rom/Q_reg_i_3__3/O
                         net (fo=1, routed)           3.148    51.166    control_unit/mainDecoder/IR[23]
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.299    51.465 r  control_unit/mainDecoder/Q_i_1__24/O
                         net (fo=2, routed)           1.063    52.528    buf_reg_3/genblk1[26].reg1/d/D[0]
    SLICE_X35Y34         FDRE                                         r  buf_reg_3/genblk1[26].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_2/Q_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.399ns  (logic 3.908ns (7.458%)  route 48.491ns (92.542%))
  Logic Levels:           19  (FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[3]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  control_unit/mainDecoder/state_reg[3]/Q
                         net (fo=36, routed)          1.517     1.976    control_unit/mainDecoder/state[3]
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.150     2.126 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.786     2.912    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.326     3.238 f  control_unit/mainDecoder/Q_i_19__0/O
                         net (fo=10, routed)          1.082     4.319    control_unit/mainDecoder/Q_i_19__0_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.154     4.473 r  control_unit/mainDecoder/Q_i_13__10/O
                         net (fo=49, routed)          1.213     5.686    control_unit/mainDecoder/Q_i_13__10_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.327     6.013 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=3, routed)           0.837     6.849    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=3, routed)           0.798     7.799    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326     8.125 f  control_unit/mainDecoder/Q_i_1__60/O
                         net (fo=3, routed)           0.524     8.649    control_unit/mainDecoder/ALUResult[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.773 f  control_unit/mainDecoder/register_file_i_31/O
                         net (fo=277, routed)        13.440    22.213    control_unit/mainDecoder/Result[1]
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124    22.337 f  control_unit/mainDecoder/Q_i_359/O
                         net (fo=20, routed)          0.808    23.145    mem/rom/Q_i_247__19_2
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.124    23.269 r  mem/rom/Q_i_275__18/O
                         net (fo=94, routed)          8.100    31.369    mem/rom/Q_i_275__18_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    31.493 r  mem/rom/Q_i_121__15/O
                         net (fo=98, routed)         12.846    44.338    mem/rom/Q_i_121__15_n_0
    SLICE_X19Y71         LUT6 (Prop_lut6_I3_O)        0.124    44.462 r  mem/rom/Q_i_395__9/O
                         net (fo=1, routed)           0.351    44.813    mem/rom/Q_i_395__9_n_0
    SLICE_X18Y71         LUT6 (Prop_lut6_I1_O)        0.124    44.937 r  mem/rom/Q_i_185__1/O
                         net (fo=1, routed)           1.027    45.964    mem/rom/Q_i_185__1_n_0
    SLICE_X17Y70         LUT6 (Prop_lut6_I5_O)        0.124    46.088 r  mem/rom/Q_i_71__2/O
                         net (fo=1, routed)           0.000    46.088    mem/rom/Q_i_71__2_n_0
    SLICE_X17Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    46.300 r  mem/rom/Q_reg_i_32__1/O
                         net (fo=1, routed)           0.970    47.270    mem/rom/Q_reg_i_32__1_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.299    47.569 r  mem/rom/Q_i_16__7/O
                         net (fo=1, routed)           0.585    48.154    mem/rom/Q_i_16__7_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.124    48.278 r  mem/rom/Q_i_7__4/O
                         net (fo=1, routed)           0.000    48.278    mem/rom/Q_i_7__4_n_0
    SLICE_X10Y72         MUXF7 (Prop_muxf7_I1_O)      0.214    48.492 r  mem/rom/Q_reg_i_3__5/O
                         net (fo=1, routed)           2.583    51.075    control_unit/mainDecoder/IR[12]
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.297    51.372 r  control_unit/mainDecoder/Q_i_1__13/O
                         net (fo=2, routed)           1.027    52.399    buf_reg_2/D[15]
    SLICE_X32Y36         FDRE                                         r  buf_reg_2/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_3/genblk1[15].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.950ns  (logic 3.908ns (7.523%)  route 48.042ns (92.477%))
  Logic Levels:           19  (FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[3]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  control_unit/mainDecoder/state_reg[3]/Q
                         net (fo=36, routed)          1.517     1.976    control_unit/mainDecoder/state[3]
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.150     2.126 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.786     2.912    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.326     3.238 f  control_unit/mainDecoder/Q_i_19__0/O
                         net (fo=10, routed)          1.082     4.319    control_unit/mainDecoder/Q_i_19__0_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.154     4.473 r  control_unit/mainDecoder/Q_i_13__10/O
                         net (fo=49, routed)          1.213     5.686    control_unit/mainDecoder/Q_i_13__10_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.327     6.013 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=3, routed)           0.837     6.849    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=3, routed)           0.798     7.799    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326     8.125 f  control_unit/mainDecoder/Q_i_1__60/O
                         net (fo=3, routed)           0.524     8.649    control_unit/mainDecoder/ALUResult[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.773 f  control_unit/mainDecoder/register_file_i_31/O
                         net (fo=277, routed)        13.440    22.213    control_unit/mainDecoder/Result[1]
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124    22.337 f  control_unit/mainDecoder/Q_i_359/O
                         net (fo=20, routed)          0.808    23.145    mem/rom/Q_i_247__19_2
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.124    23.269 r  mem/rom/Q_i_275__18/O
                         net (fo=94, routed)          8.100    31.369    mem/rom/Q_i_275__18_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    31.493 r  mem/rom/Q_i_121__15/O
                         net (fo=98, routed)         12.846    44.338    mem/rom/Q_i_121__15_n_0
    SLICE_X19Y71         LUT6 (Prop_lut6_I3_O)        0.124    44.462 r  mem/rom/Q_i_395__9/O
                         net (fo=1, routed)           0.351    44.813    mem/rom/Q_i_395__9_n_0
    SLICE_X18Y71         LUT6 (Prop_lut6_I1_O)        0.124    44.937 r  mem/rom/Q_i_185__1/O
                         net (fo=1, routed)           1.027    45.964    mem/rom/Q_i_185__1_n_0
    SLICE_X17Y70         LUT6 (Prop_lut6_I5_O)        0.124    46.088 r  mem/rom/Q_i_71__2/O
                         net (fo=1, routed)           0.000    46.088    mem/rom/Q_i_71__2_n_0
    SLICE_X17Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    46.300 r  mem/rom/Q_reg_i_32__1/O
                         net (fo=1, routed)           0.970    47.270    mem/rom/Q_reg_i_32__1_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.299    47.569 r  mem/rom/Q_i_16__7/O
                         net (fo=1, routed)           0.585    48.154    mem/rom/Q_i_16__7_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.124    48.278 r  mem/rom/Q_i_7__4/O
                         net (fo=1, routed)           0.000    48.278    mem/rom/Q_i_7__4_n_0
    SLICE_X10Y72         MUXF7 (Prop_muxf7_I1_O)      0.214    48.492 r  mem/rom/Q_reg_i_3__5/O
                         net (fo=1, routed)           2.583    51.075    control_unit/mainDecoder/IR[12]
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.297    51.372 r  control_unit/mainDecoder/Q_i_1__13/O
                         net (fo=2, routed)           0.578    51.950    buf_reg_3/genblk1[15].reg1/d/D[0]
    SLICE_X28Y36         FDRE                                         r  buf_reg_3/genblk1[15].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_2/Q_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.455ns  (logic 3.937ns (7.651%)  route 47.518ns (92.349%))
  Logic Levels:           19  (FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[3]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  control_unit/mainDecoder/state_reg[3]/Q
                         net (fo=36, routed)          1.517     1.976    control_unit/mainDecoder/state[3]
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.150     2.126 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.786     2.912    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.326     3.238 f  control_unit/mainDecoder/Q_i_19__0/O
                         net (fo=10, routed)          1.082     4.319    control_unit/mainDecoder/Q_i_19__0_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.154     4.473 r  control_unit/mainDecoder/Q_i_13__10/O
                         net (fo=49, routed)          1.213     5.686    control_unit/mainDecoder/Q_i_13__10_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.327     6.013 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=3, routed)           0.837     6.849    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=3, routed)           0.798     7.799    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326     8.125 f  control_unit/mainDecoder/Q_i_1__60/O
                         net (fo=3, routed)           0.524     8.649    control_unit/mainDecoder/ALUResult[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.773 f  control_unit/mainDecoder/register_file_i_31/O
                         net (fo=277, routed)        13.440    22.213    control_unit/mainDecoder/Result[1]
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124    22.337 f  control_unit/mainDecoder/Q_i_359/O
                         net (fo=20, routed)          0.808    23.145    mem/rom/Q_i_247__19_2
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.124    23.269 r  mem/rom/Q_i_275__18/O
                         net (fo=94, routed)          8.100    31.369    mem/rom/Q_i_275__18_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    31.493 r  mem/rom/Q_i_121__15/O
                         net (fo=98, routed)         12.556    44.049    mem/rom/Q_i_121__15_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I0_O)        0.124    44.173 r  mem/rom/Q_i_308__7/O
                         net (fo=1, routed)           0.615    44.788    mem/rom/Q_i_308__7_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I5_O)        0.124    44.912 r  mem/rom/Q_i_141__1/O
                         net (fo=1, routed)           0.000    44.912    mem/rom/Q_i_141__1_n_0
    SLICE_X12Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    45.126 r  mem/rom/Q_reg_i_52__2/O
                         net (fo=1, routed)           0.965    46.090    mem/rom/Q_reg_i_52__2_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I5_O)        0.297    46.387 r  mem/rom/Q_i_23__4/O
                         net (fo=1, routed)           0.810    47.197    mem/rom/Q_i_23__4_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I5_O)        0.124    47.321 r  mem/rom/Q_i_13__4/O
                         net (fo=1, routed)           0.000    47.321    mem/rom/Q_i_13__4_n_0
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I1_O)      0.247    47.568 r  mem/rom/Q_reg_i_6__4/O
                         net (fo=1, routed)           0.000    47.568    mem/rom/Q_reg_i_6__4_n_0
    SLICE_X12Y71         MUXF8 (Prop_muxf8_I0_O)      0.098    47.666 r  mem/rom/Q_reg_i_3__6/O
                         net (fo=1, routed)           2.445    50.112    control_unit/mainDecoder/IR[14]
    SLICE_X23Y30         LUT6 (Prop_lut6_I5_O)        0.319    50.431 r  control_unit/mainDecoder/Q_i_1__15/O
                         net (fo=2, routed)           1.024    51.455    buf_reg_2/D[17]
    SLICE_X36Y31         FDRE                                         r  buf_reg_2/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_3/genblk1[17].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.044ns  (logic 3.937ns (7.713%)  route 47.107ns (92.287%))
  Logic Levels:           19  (FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[3]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  control_unit/mainDecoder/state_reg[3]/Q
                         net (fo=36, routed)          1.517     1.976    control_unit/mainDecoder/state[3]
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.150     2.126 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.786     2.912    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.326     3.238 f  control_unit/mainDecoder/Q_i_19__0/O
                         net (fo=10, routed)          1.082     4.319    control_unit/mainDecoder/Q_i_19__0_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.154     4.473 r  control_unit/mainDecoder/Q_i_13__10/O
                         net (fo=49, routed)          1.213     5.686    control_unit/mainDecoder/Q_i_13__10_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.327     6.013 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=3, routed)           0.837     6.849    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=3, routed)           0.798     7.799    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326     8.125 f  control_unit/mainDecoder/Q_i_1__60/O
                         net (fo=3, routed)           0.524     8.649    control_unit/mainDecoder/ALUResult[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.773 f  control_unit/mainDecoder/register_file_i_31/O
                         net (fo=277, routed)        13.440    22.213    control_unit/mainDecoder/Result[1]
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124    22.337 f  control_unit/mainDecoder/Q_i_359/O
                         net (fo=20, routed)          0.808    23.145    mem/rom/Q_i_247__19_2
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.124    23.269 r  mem/rom/Q_i_275__18/O
                         net (fo=94, routed)          8.100    31.369    mem/rom/Q_i_275__18_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    31.493 r  mem/rom/Q_i_121__15/O
                         net (fo=98, routed)         12.556    44.049    mem/rom/Q_i_121__15_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I0_O)        0.124    44.173 r  mem/rom/Q_i_308__7/O
                         net (fo=1, routed)           0.615    44.788    mem/rom/Q_i_308__7_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I5_O)        0.124    44.912 r  mem/rom/Q_i_141__1/O
                         net (fo=1, routed)           0.000    44.912    mem/rom/Q_i_141__1_n_0
    SLICE_X12Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    45.126 r  mem/rom/Q_reg_i_52__2/O
                         net (fo=1, routed)           0.965    46.090    mem/rom/Q_reg_i_52__2_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I5_O)        0.297    46.387 r  mem/rom/Q_i_23__4/O
                         net (fo=1, routed)           0.810    47.197    mem/rom/Q_i_23__4_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I5_O)        0.124    47.321 r  mem/rom/Q_i_13__4/O
                         net (fo=1, routed)           0.000    47.321    mem/rom/Q_i_13__4_n_0
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I1_O)      0.247    47.568 r  mem/rom/Q_reg_i_6__4/O
                         net (fo=1, routed)           0.000    47.568    mem/rom/Q_reg_i_6__4_n_0
    SLICE_X12Y71         MUXF8 (Prop_muxf8_I0_O)      0.098    47.666 r  mem/rom/Q_reg_i_3__6/O
                         net (fo=1, routed)           2.445    50.112    control_unit/mainDecoder/IR[14]
    SLICE_X23Y30         LUT6 (Prop_lut6_I5_O)        0.319    50.431 r  control_unit/mainDecoder/Q_i_1__15/O
                         net (fo=2, routed)           0.613    51.044    buf_reg_3/genblk1[17].reg1/d/D[0]
    SLICE_X26Y30         FDRE                                         r  buf_reg_3/genblk1[17].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_2/Q_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.844ns  (logic 3.908ns (7.686%)  route 46.936ns (92.314%))
  Logic Levels:           19  (FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[3]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  control_unit/mainDecoder/state_reg[3]/Q
                         net (fo=36, routed)          1.517     1.976    control_unit/mainDecoder/state[3]
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.150     2.126 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.786     2.912    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.326     3.238 f  control_unit/mainDecoder/Q_i_19__0/O
                         net (fo=10, routed)          1.082     4.319    control_unit/mainDecoder/Q_i_19__0_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.154     4.473 r  control_unit/mainDecoder/Q_i_13__10/O
                         net (fo=49, routed)          1.213     5.686    control_unit/mainDecoder/Q_i_13__10_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.327     6.013 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=3, routed)           0.837     6.849    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=3, routed)           0.798     7.799    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326     8.125 f  control_unit/mainDecoder/Q_i_1__60/O
                         net (fo=3, routed)           0.524     8.649    control_unit/mainDecoder/ALUResult[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.773 f  control_unit/mainDecoder/register_file_i_31/O
                         net (fo=277, routed)        13.440    22.213    control_unit/mainDecoder/Result[1]
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124    22.337 f  control_unit/mainDecoder/Q_i_359/O
                         net (fo=20, routed)          0.808    23.145    mem/rom/Q_i_247__19_2
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.124    23.269 r  mem/rom/Q_i_275__18/O
                         net (fo=94, routed)          8.100    31.369    mem/rom/Q_i_275__18_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    31.493 r  mem/rom/Q_i_121__15/O
                         net (fo=98, routed)         10.005    41.498    mem/rom/Q_i_121__15_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I3_O)        0.124    41.622 r  mem/rom/Q_i_551__1/O
                         net (fo=1, routed)           0.991    42.613    mem/rom/Q_i_551__1_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I3_O)        0.124    42.737 r  mem/rom/Q_i_303__5/O
                         net (fo=1, routed)           0.000    42.737    mem/rom/Q_i_303__5_n_0
    SLICE_X10Y86         MUXF7 (Prop_muxf7_I1_O)      0.214    42.951 r  mem/rom/Q_reg_i_109__5/O
                         net (fo=1, routed)           1.160    44.111    mem/rom/Q_reg_i_109__5_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I0_O)        0.297    44.408 r  mem/rom/Q_i_46__7/O
                         net (fo=1, routed)           0.736    45.144    mem/rom/Q_i_46__7_n_0
    SLICE_X16Y93         LUT6 (Prop_lut6_I0_O)        0.124    45.268 r  mem/rom/Q_i_23__6/O
                         net (fo=1, routed)           0.000    45.268    mem/rom/Q_i_23__6_n_0
    SLICE_X16Y93         MUXF7 (Prop_muxf7_I1_O)      0.214    45.482 r  mem/rom/Q_reg_i_9__0/O
                         net (fo=1, routed)           0.738    46.219    mem/rom/Q_reg_i_9__0_n_0
    SLICE_X15Y91         LUT6 (Prop_lut6_I5_O)        0.297    46.516 r  mem/rom/Q_i_3__4/O
                         net (fo=1, routed)           3.275    49.792    control_unit/mainDecoder/IR[21]
    SLICE_X27Y29         LUT6 (Prop_lut6_I5_O)        0.124    49.916 r  control_unit/mainDecoder/Q_i_1__22/O
                         net (fo=2, routed)           0.928    50.844    buf_reg_2/D[24]
    SLICE_X35Y30         FDRE                                         r  buf_reg_2/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_3/genblk1[24].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.451ns  (logic 3.908ns (7.746%)  route 46.543ns (92.254%))
  Logic Levels:           19  (FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[3]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  control_unit/mainDecoder/state_reg[3]/Q
                         net (fo=36, routed)          1.517     1.976    control_unit/mainDecoder/state[3]
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.150     2.126 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.786     2.912    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.326     3.238 f  control_unit/mainDecoder/Q_i_19__0/O
                         net (fo=10, routed)          1.082     4.319    control_unit/mainDecoder/Q_i_19__0_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.154     4.473 r  control_unit/mainDecoder/Q_i_13__10/O
                         net (fo=49, routed)          1.213     5.686    control_unit/mainDecoder/Q_i_13__10_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.327     6.013 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=3, routed)           0.837     6.849    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=3, routed)           0.798     7.799    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326     8.125 f  control_unit/mainDecoder/Q_i_1__60/O
                         net (fo=3, routed)           0.524     8.649    control_unit/mainDecoder/ALUResult[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.773 f  control_unit/mainDecoder/register_file_i_31/O
                         net (fo=277, routed)        13.440    22.213    control_unit/mainDecoder/Result[1]
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124    22.337 f  control_unit/mainDecoder/Q_i_359/O
                         net (fo=20, routed)          0.808    23.145    mem/rom/Q_i_247__19_2
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.124    23.269 r  mem/rom/Q_i_275__18/O
                         net (fo=94, routed)          8.100    31.369    mem/rom/Q_i_275__18_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    31.493 r  mem/rom/Q_i_121__15/O
                         net (fo=98, routed)         10.005    41.498    mem/rom/Q_i_121__15_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I3_O)        0.124    41.622 r  mem/rom/Q_i_551__1/O
                         net (fo=1, routed)           0.991    42.613    mem/rom/Q_i_551__1_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I3_O)        0.124    42.737 r  mem/rom/Q_i_303__5/O
                         net (fo=1, routed)           0.000    42.737    mem/rom/Q_i_303__5_n_0
    SLICE_X10Y86         MUXF7 (Prop_muxf7_I1_O)      0.214    42.951 r  mem/rom/Q_reg_i_109__5/O
                         net (fo=1, routed)           1.160    44.111    mem/rom/Q_reg_i_109__5_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I0_O)        0.297    44.408 r  mem/rom/Q_i_46__7/O
                         net (fo=1, routed)           0.736    45.144    mem/rom/Q_i_46__7_n_0
    SLICE_X16Y93         LUT6 (Prop_lut6_I0_O)        0.124    45.268 r  mem/rom/Q_i_23__6/O
                         net (fo=1, routed)           0.000    45.268    mem/rom/Q_i_23__6_n_0
    SLICE_X16Y93         MUXF7 (Prop_muxf7_I1_O)      0.214    45.482 r  mem/rom/Q_reg_i_9__0/O
                         net (fo=1, routed)           0.738    46.219    mem/rom/Q_reg_i_9__0_n_0
    SLICE_X15Y91         LUT6 (Prop_lut6_I5_O)        0.297    46.516 r  mem/rom/Q_i_3__4/O
                         net (fo=1, routed)           3.275    49.792    control_unit/mainDecoder/IR[21]
    SLICE_X27Y29         LUT6 (Prop_lut6_I5_O)        0.124    49.916 r  control_unit/mainDecoder/Q_i_1__22/O
                         net (fo=2, routed)           0.536    50.451    buf_reg_3/genblk1[24].reg1/d/D[0]
    SLICE_X29Y29         FDRE                                         r  buf_reg_3/genblk1[24].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_2/Q_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.861ns  (logic 3.784ns (7.589%)  route 46.077ns (92.411%))
  Logic Levels:           18  (FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[3]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  control_unit/mainDecoder/state_reg[3]/Q
                         net (fo=36, routed)          1.517     1.976    control_unit/mainDecoder/state[3]
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.150     2.126 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.786     2.912    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.326     3.238 f  control_unit/mainDecoder/Q_i_19__0/O
                         net (fo=10, routed)          1.082     4.319    control_unit/mainDecoder/Q_i_19__0_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.154     4.473 r  control_unit/mainDecoder/Q_i_13__10/O
                         net (fo=49, routed)          1.213     5.686    control_unit/mainDecoder/Q_i_13__10_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.327     6.013 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=3, routed)           0.837     6.849    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=3, routed)           0.798     7.799    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326     8.125 f  control_unit/mainDecoder/Q_i_1__60/O
                         net (fo=3, routed)           0.524     8.649    control_unit/mainDecoder/ALUResult[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.773 f  control_unit/mainDecoder/register_file_i_31/O
                         net (fo=277, routed)        13.440    22.213    control_unit/mainDecoder/Result[1]
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124    22.337 f  control_unit/mainDecoder/Q_i_359/O
                         net (fo=20, routed)          0.808    23.145    mem/rom/Q_i_247__19_2
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.124    23.269 r  mem/rom/Q_i_275__18/O
                         net (fo=94, routed)          8.100    31.369    mem/rom/Q_i_275__18_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    31.493 r  mem/rom/Q_i_121__15/O
                         net (fo=98, routed)         10.098    41.590    mem/rom/Q_i_121__15_n_0
    SLICE_X16Y85         LUT6 (Prop_lut6_I3_O)        0.124    41.714 r  mem/rom/Q_i_281__9/O
                         net (fo=1, routed)           0.000    41.714    mem/rom/Q_i_281__9_n_0
    SLICE_X16Y85         MUXF7 (Prop_muxf7_I1_O)      0.214    41.928 r  mem/rom/Q_reg_i_136__4/O
                         net (fo=1, routed)           1.233    43.161    mem/rom/Q_reg_i_136__4_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I0_O)        0.297    43.458 r  mem/rom/Q_i_54__9/O
                         net (fo=1, routed)           1.391    44.849    mem/rom/Q_i_54__9_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.124    44.973 r  mem/rom/Q_i_24__11/O
                         net (fo=1, routed)           0.000    44.973    mem/rom/Q_i_24__11_n_0
    SLICE_X33Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    45.185 r  mem/rom/Q_reg_i_9__2/O
                         net (fo=1, routed)           1.191    46.377    mem/rom/Q_reg_i_9__2_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I5_O)        0.299    46.676 r  mem/rom/Q_i_3__8/O
                         net (fo=1, routed)           2.723    49.399    control_unit/mainDecoder/IR[15]
    SLICE_X27Y29         LUT6 (Prop_lut6_I5_O)        0.124    49.523 r  control_unit/mainDecoder/Q_i_1__16/O
                         net (fo=2, routed)           0.338    49.861    buf_reg_2/D[18]
    SLICE_X31Y29         FDRE                                         r  buf_reg_2/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_reg_2/Q_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.701ns  (logic 3.134ns (6.306%)  route 46.567ns (93.694%))
  Logic Levels:           17  (FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[3]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  control_unit/mainDecoder/state_reg[3]/Q
                         net (fo=36, routed)          1.517     1.976    control_unit/mainDecoder/state[3]
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.150     2.126 f  control_unit/mainDecoder/Q_i_23__1/O
                         net (fo=1, routed)           0.786     2.912    control_unit/mainDecoder/Q_i_23__1_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.326     3.238 f  control_unit/mainDecoder/Q_i_19__0/O
                         net (fo=10, routed)          1.082     4.319    control_unit/mainDecoder/Q_i_19__0_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.154     4.473 r  control_unit/mainDecoder/Q_i_13__10/O
                         net (fo=49, routed)          1.213     5.686    control_unit/mainDecoder/Q_i_13__10_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.327     6.013 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=3, routed)           0.837     6.849    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=3, routed)           0.798     7.799    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.326     8.125 f  control_unit/mainDecoder/Q_i_1__60/O
                         net (fo=3, routed)           0.524     8.649    control_unit/mainDecoder/ALUResult[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.773 f  control_unit/mainDecoder/register_file_i_31/O
                         net (fo=277, routed)        13.440    22.213    control_unit/mainDecoder/Result[1]
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124    22.337 f  control_unit/mainDecoder/Q_i_359/O
                         net (fo=20, routed)          0.808    23.145    mem/rom/Q_i_247__19_2
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.124    23.269 r  mem/rom/Q_i_275__18/O
                         net (fo=94, routed)          8.100    31.369    mem/rom/Q_i_275__18_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    31.493 r  mem/rom/Q_i_121__15/O
                         net (fo=98, routed)         10.660    42.152    mem/rom/Q_i_121__15_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.124    42.276 r  mem/rom/Q_i_77__8/O
                         net (fo=1, routed)           0.982    43.258    mem/rom/Q_i_77__8_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I0_O)        0.124    43.382 r  mem/rom/Q_i_31__6/O
                         net (fo=1, routed)           0.412    43.794    mem/rom/Q_i_31__6_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I2_O)        0.124    43.918 r  mem/rom/Q_i_15__10/O
                         net (fo=1, routed)           0.868    44.786    mem/rom/Q_i_15__10_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.124    44.910 r  mem/rom/Q_i_6/O
                         net (fo=1, routed)           0.598    45.508    mem/rom/Q_i_6_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.124    45.632 r  mem/rom/Q_i_3__1/O
                         net (fo=1, routed)           3.449    49.080    control_unit/mainDecoder/IR[20]
    SLICE_X26Y30         LUT6 (Prop_lut6_I5_O)        0.124    49.204 r  control_unit/mainDecoder/Q_i_1__21/O
                         net (fo=2, routed)           0.497    49.701    buf_reg_2/D[23]
    SLICE_X31Y29         FDRE                                         r  buf_reg_2/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC1_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[26].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.576%)  route 0.122ns (46.424%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE                         0.000     0.000 r  PC1_reg[26]/C
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[26]/Q
                         net (fo=5, routed)           0.122     0.263    buf_reg_4/genblk1[26].reg1/d/Q[0]
    SLICE_X42Y34         FDRE                                         r  buf_reg_4/genblk1[26].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[21].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  PC1_reg[21]/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[21]/Q
                         net (fo=4, routed)           0.128     0.269    buf_reg_4/genblk1[21].reg1/d/Q[0]
    SLICE_X42Y26         FDRE                                         r  buf_reg_4/genblk1[21].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[28].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.128ns (45.896%)  route 0.151ns (54.104%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE                         0.000     0.000 r  PC1_reg[28]/C
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  PC1_reg[28]/Q
                         net (fo=4, routed)           0.151     0.279    buf_reg_4/genblk1[28].reg1/d/Q[0]
    SLICE_X40Y34         FDRE                                         r  buf_reg_4/genblk1[28].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[30].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_896_1023_30_30/DP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.789%)  route 0.142ns (50.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE                         0.000     0.000 r  buf_reg_6/genblk1[30].reg1/d/Q_reg/C
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buf_reg_6/genblk1[30].reg1/d/Q_reg/Q
                         net (fo=93, routed)          0.142     0.283    mem/disMem/memory_reg_896_1023_30_30/D
    SLICE_X38Y47         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_30_30/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[30].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_896_1023_30_30/DP.LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.789%)  route 0.142ns (50.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE                         0.000     0.000 r  buf_reg_6/genblk1[30].reg1/d/Q_reg/C
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buf_reg_6/genblk1[30].reg1/d/Q_reg/Q
                         net (fo=93, routed)          0.142     0.283    mem/disMem/memory_reg_896_1023_30_30/D
    SLICE_X38Y47         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_30_30/DP.LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[30].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_896_1023_30_30/SP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.789%)  route 0.142ns (50.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE                         0.000     0.000 r  buf_reg_6/genblk1[30].reg1/d/Q_reg/C
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buf_reg_6/genblk1[30].reg1/d/Q_reg/Q
                         net (fo=93, routed)          0.142     0.283    mem/disMem/memory_reg_896_1023_30_30/D
    SLICE_X38Y47         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_30_30/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[30].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_896_1023_30_30/SP.LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.789%)  route 0.142ns (50.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE                         0.000     0.000 r  buf_reg_6/genblk1[30].reg1/d/Q_reg/C
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buf_reg_6/genblk1[30].reg1/d/Q_reg/Q
                         net (fo=93, routed)          0.142     0.283    mem/disMem/memory_reg_896_1023_30_30/D
    SLICE_X38Y47         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_30_30/SP.LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[11][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[11][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE                         0.000     0.000 r  register_file/register_reg[11][14]/C
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[11][14]/Q
                         net (fo=3, routed)           0.117     0.258    register_file/register[11][14]
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  register_file/register[11][14]_i_1/O
                         net (fo=1, routed)           0.000     0.303    register_file/register_reg[11][14]
    SLICE_X37Y52         FDRE                                         r  register_file/register_reg[11][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[12][21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[12][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE                         0.000     0.000 r  register_file/register_reg[12][21]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[12][21]/Q
                         net (fo=3, routed)           0.117     0.258    register_file/register[12][21]
    SLICE_X43Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  register_file/register[12][21]_i_1/O
                         net (fo=1, routed)           0.000     0.303    register_file/register_reg[12][21]
    SLICE_X43Y15         FDRE                                         r  register_file/register_reg[12][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[15][21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[15][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  register_file/register_reg[15][21]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[15][21]/Q
                         net (fo=3, routed)           0.117     0.258    register_file/register[15][21]
    SLICE_X41Y16         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  register_file/register[15][21]_i_1/O
                         net (fo=1, routed)           0.000     0.303    register_file/register_reg[15][21]
    SLICE_X41Y16         FDRE                                         r  register_file/register_reg[15][21]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.188ns  (logic 2.320ns (44.718%)  route 2.868ns (55.282%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           2.868     8.734    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864    10.598 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000    10.598    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.187ns  (logic 2.319ns (44.707%)  route 2.868ns (55.293%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           2.868     8.734    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863    10.597 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000    10.597    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.133ns  (logic 2.315ns (45.102%)  route 2.818ns (54.898%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.739     5.411    dispDriver/clk_TMDS
    SLICE_X39Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           2.818     8.685    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859    10.544 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000    10.544    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.132ns  (logic 2.314ns (45.091%)  route 2.818ns (54.909%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.739     5.411    dispDriver/clk_TMDS
    SLICE_X39Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           2.818     8.685    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858    10.543 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000    10.543    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.909ns  (logic 2.317ns (47.201%)  route 2.592ns (52.799%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           2.592     8.457    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861    10.318 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000    10.318    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.908ns  (logic 2.316ns (47.191%)  route 2.592ns (52.809%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           2.592     8.457    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860    10.317 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000    10.317    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.639ns  (logic 0.950ns (57.968%)  route 0.689ns (42.032%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.689     2.330    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     3.139 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     3.139    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 0.951ns (57.994%)  route 0.689ns (42.006%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X36Y61         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.689     2.330    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     3.140 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.140    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 0.948ns (54.205%)  route 0.801ns (45.795%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X39Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.801     2.442    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     3.249 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     3.249    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 0.949ns (54.231%)  route 0.801ns (45.769%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X39Y60         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.801     2.442    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     3.250 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     3.250    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 0.953ns (52.617%)  route 0.858ns (47.383%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.858     2.499    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     3.311 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     3.311    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 0.954ns (52.643%)  route 0.858ns (47.357%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X39Y61         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.858     2.499    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     3.312 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     3.312    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.866%)  route 4.786ns (71.134%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680    25.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841    28.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000    28.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.855%)  route 4.786ns (71.145%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680    25.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840    28.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000    28.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.680     9.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     5.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760     7.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     7.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677     9.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MMCM_pix_clock

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.270ns  (logic 3.189ns (28.296%)  route 8.081ns (71.704%))
  Logic Levels:           12  (LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1280_1407_4_4/DPO0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871     3.397    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297     3.694 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000     3.694    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212     3.906 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000     3.906    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094     4.000 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956     4.956    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316     5.272 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638     5.910    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155     7.189    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.313 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443     7.756    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.880 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778     8.658    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.782 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706     9.488    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.534    11.146    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.270 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.270    dispDriver/encode_R/TMDS0[4]
    SLICE_X38Y60         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.563     4.958    dispDriver/encode_R/pixclk
    SLICE_X38Y60         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.227ns  (logic 3.189ns (28.405%)  route 8.038ns (71.595%))
  Logic Levels:           12  (LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1280_1407_4_4/DPO0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871     3.397    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297     3.694 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000     3.694    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212     3.906 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000     3.906    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094     4.000 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956     4.956    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316     5.272 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638     5.910    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155     7.189    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.313 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443     7.756    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.880 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778     8.658    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.782 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706     9.488    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.491    11.103    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X41Y60         LUT3 (Prop_lut3_I1_O)        0.124    11.227 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.227    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X41Y60         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.564     4.959    dispDriver/encode_G/pixclk
    SLICE_X41Y60         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.222ns  (logic 3.189ns (28.418%)  route 8.033ns (71.582%))
  Logic Levels:           12  (LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1280_1407_4_4/DPO0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871     3.397    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297     3.694 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000     3.694    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212     3.906 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000     3.906    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094     4.000 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956     4.956    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316     5.272 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638     5.910    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155     7.189    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.313 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443     7.756    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.880 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778     8.658    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.782 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706     9.488    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.485    11.098    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.222 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    11.222    dispDriver/encode_R/TMDS0[3]
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.562     4.957    dispDriver/encode_R/pixclk
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.221ns  (logic 3.183ns (28.367%)  route 8.038ns (71.633%))
  Logic Levels:           12  (LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1280_1407_4_4/DPO0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871     3.397    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297     3.694 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000     3.694    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212     3.906 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000     3.906    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094     4.000 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956     4.956    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316     5.272 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638     5.910    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155     7.189    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.313 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443     7.756    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.880 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778     8.658    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.782 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706     9.488    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.491    11.103    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X41Y60         LUT3 (Prop_lut3_I1_O)        0.118    11.221 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    11.221    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.564     4.959    dispDriver/encode_G/pixclk
    SLICE_X41Y60         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.211ns  (logic 3.189ns (28.446%)  route 8.022ns (71.554%))
  Logic Levels:           12  (LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1280_1407_4_4/DPO0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871     3.397    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297     3.694 r  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000     3.694    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212     3.906 r  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000     3.906    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094     4.000 r  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956     4.956    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316     5.272 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638     5.910    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.034 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155     7.189    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.313 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443     7.756    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.880 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778     8.658    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.782 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706     9.488    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.612 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.474    11.087    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.211 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    11.211    dispDriver/encode_R/TMDS0[2]
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.562     4.957    dispDriver/encode_R/pixclk
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.123ns  (logic 3.189ns (28.670%)  route 7.934ns (71.330%))
  Logic Levels:           12  (LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1280_1407_4_4/DPO0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871     3.397    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297     3.694 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000     3.694    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212     3.906 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000     3.906    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094     4.000 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956     4.956    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316     5.272 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638     5.910    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155     7.189    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.313 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443     7.756    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.880 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778     8.658    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.782 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706     9.488    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.387    10.999    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.123 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    11.123    dispDriver/encode_R/TMDS0[0]
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.562     4.957    dispDriver/encode_R/pixclk
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.071ns  (logic 3.189ns (28.804%)  route 7.882ns (71.196%))
  Logic Levels:           12  (LUT4=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1280_1407_4_4/DPO0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871     3.397    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297     3.694 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000     3.694    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212     3.906 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000     3.906    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094     4.000 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956     4.956    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316     5.272 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638     5.910    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155     7.189    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.313 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443     7.756    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.880 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778     8.658    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.782 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706     9.488    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.335    10.947    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.124    11.071 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.071    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.563     4.958    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.064ns  (logic 3.182ns (28.759%)  route 7.882ns (71.241%))
  Logic Levels:           12  (LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1280_1407_4_4/DPO0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871     3.397    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297     3.694 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000     3.694    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212     3.906 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000     3.906    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094     4.000 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956     4.956    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316     5.272 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638     5.910    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155     7.189    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.313 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443     7.756    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.880 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778     8.658    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.782 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706     9.488    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.335    10.947    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.117    11.064 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.064    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.563     4.958    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.060ns  (logic 3.189ns (28.833%)  route 7.871ns (71.167%))
  Logic Levels:           12  (LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1280_1407_4_4/DPO0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871     3.397    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297     3.694 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000     3.694    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212     3.906 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000     3.906    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094     4.000 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956     4.956    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316     5.272 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638     5.910    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155     7.189    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.313 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443     7.756    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.880 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778     8.658    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.782 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706     9.488    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.324    10.936    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT5 (Prop_lut5_I4_O)        0.124    11.060 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    11.060    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.563     4.958    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.052ns  (logic 3.181ns (28.781%)  route 7.871ns (71.219%))
  Logic Levels:           12  (LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/CLK
    SLICE_X10Y2          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_1280_1407_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1280_1407_4_4/DPO0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.871     3.397    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.297     3.694 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000     3.694    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X31Y9          MUXF7 (Prop_muxf7_I0_O)      0.212     3.906 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000     3.906    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X31Y9          MUXF8 (Prop_muxf8_I1_O)      0.094     4.000 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.956     4.956    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I0_O)        0.316     5.272 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.638     5.910    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.155     7.189    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.313 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.443     7.756    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.880 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.778     8.658    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.782 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.706     9.488    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.324    10.936    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.116    11.052 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    11.052    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.563     4.958    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.166ns  (logic 0.783ns (36.149%)  route 1.383ns (63.851%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
    SLICE_X30Y43         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X30Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.254     0.704    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.108     0.812 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_43/O
                         net (fo=1, routed)           0.157     0.969    dispDriver/encode_R/genblk1.balance_acc[3]_i_43_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.014 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_18/O
                         net (fo=1, routed)           0.135     1.149    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.194 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.135     1.330    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.375 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.106     1.481    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.526 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.595     2.121    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.045     2.166 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     2.166    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.856     2.017    dispDriver/encode_B/pixclk
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.786ns (36.237%)  route 1.383ns (63.763%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
    SLICE_X30Y43         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X30Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.254     0.704    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.108     0.812 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_43/O
                         net (fo=1, routed)           0.157     0.969    dispDriver/encode_R/genblk1.balance_acc[3]_i_43_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.014 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_18/O
                         net (fo=1, routed)           0.135     1.149    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.194 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.135     1.330    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.375 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.106     1.481    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.526 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.595     2.121    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.048     2.169 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     2.169    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.856     2.017    dispDriver/encode_B/pixclk
    SLICE_X36Y60         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.171ns  (logic 0.783ns (36.072%)  route 1.388ns (63.928%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
    SLICE_X30Y43         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X30Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.254     0.704    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.108     0.812 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_43/O
                         net (fo=1, routed)           0.157     0.969    dispDriver/encode_R/genblk1.balance_acc[3]_i_43_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.014 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_18/O
                         net (fo=1, routed)           0.135     1.149    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.194 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.135     1.330    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.375 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.106     1.481    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.526 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.600     2.126    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.045     2.171 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.171    dispDriver/encode_R/TMDS0[9]
    SLICE_X38Y60         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.856     2.017    dispDriver/encode_R/pixclk
    SLICE_X38Y60         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.172ns  (logic 0.783ns (36.049%)  route 1.389ns (63.951%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
    SLICE_X30Y43         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X30Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.254     0.704    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.108     0.812 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_43/O
                         net (fo=1, routed)           0.157     0.969    dispDriver/encode_R/genblk1.balance_acc[3]_i_43_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.014 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_18/O
                         net (fo=1, routed)           0.135     1.149    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.194 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.135     1.330    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.375 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.106     1.481    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.526 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.601     2.127    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT5 (Prop_lut5_I4_O)        0.045     2.172 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.172    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.173ns  (logic 0.783ns (36.039%)  route 1.390ns (63.961%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
    SLICE_X30Y43         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X30Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.254     0.704    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.108     0.812 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_43/O
                         net (fo=1, routed)           0.157     0.969    dispDriver/encode_R/genblk1.balance_acc[3]_i_43_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.014 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_18/O
                         net (fo=1, routed)           0.135     1.149    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.194 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.135     1.330    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.375 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.106     1.481    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.526 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.602     2.128    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y60         LUT6 (Prop_lut6_I4_O)        0.045     2.173 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.173    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X38Y60         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.856     2.017    dispDriver/encode_R/pixclk
    SLICE_X38Y60         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.175ns  (logic 0.786ns (36.138%)  route 1.389ns (63.862%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
    SLICE_X30Y43         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X30Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.254     0.704    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.108     0.812 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_43/O
                         net (fo=1, routed)           0.157     0.969    dispDriver/encode_R/genblk1.balance_acc[3]_i_43_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.014 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_18/O
                         net (fo=1, routed)           0.135     1.149    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.194 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.135     1.330    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.375 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.106     1.481    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.526 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.601     2.127    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.048     2.175 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     2.175    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.176ns  (logic 0.783ns (35.983%)  route 1.393ns (64.017%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
    SLICE_X30Y43         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X30Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.254     0.704    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.108     0.812 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_43/O
                         net (fo=1, routed)           0.157     0.969    dispDriver/encode_R/genblk1.balance_acc[3]_i_43_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.014 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_18/O
                         net (fo=1, routed)           0.135     1.149    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.194 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.135     1.330    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.375 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.106     1.481    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.526 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.605     2.131    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.045     2.176 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.176    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.179ns  (logic 0.786ns (36.071%)  route 1.393ns (63.929%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
    SLICE_X30Y43         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X30Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.254     0.704    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.108     0.812 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_43/O
                         net (fo=1, routed)           0.157     0.969    dispDriver/encode_R/genblk1.balance_acc[3]_i_43_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.014 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_18/O
                         net (fo=1, routed)           0.135     1.149    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.194 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.135     1.330    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.375 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.106     1.481    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.526 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.605     2.131    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.048     2.179 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.179    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X38Y59         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.228ns  (logic 0.783ns (35.149%)  route 1.445ns (64.851%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
    SLICE_X30Y43         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 f  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X30Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 f  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.254     0.704    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.108     0.812 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_43/O
                         net (fo=1, routed)           0.157     0.969    dispDriver/encode_R/genblk1.balance_acc[3]_i_43_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.014 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_18/O
                         net (fo=1, routed)           0.135     1.149    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.194 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.135     1.330    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.375 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.106     1.481    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.526 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.657     2.183    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y61         LUT6 (Prop_lut6_I4_O)        0.045     2.228 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.228    dispDriver/encode_R/TMDS0[0]
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.856     2.017    dispDriver/encode_R/pixclk
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.240ns  (logic 0.783ns (34.948%)  route 1.457ns (65.052%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
    SLICE_X30Y43         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X30Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.254     0.704    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.108     0.812 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_43/O
                         net (fo=1, routed)           0.157     0.969    dispDriver/encode_R/genblk1.balance_acc[3]_i_43_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.014 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_18/O
                         net (fo=1, routed)           0.135     1.149    dispDriver/encode_R/genblk1.balance_acc[3]_i_18_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.194 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.135     1.330    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.375 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.106     1.481    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.526 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.669     2.195    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X38Y61         LUT6 (Prop_lut6_I4_O)        0.045     2.240 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.240    dispDriver/encode_R/TMDS0[2]
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.856     2.017    dispDriver/encode_R/pixclk
    SLICE_X38Y61         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C





