Fitter report for cmsdk_mcu
Thu Sep 12 14:48:47 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing Summary
 34. Estimated Delay Added for Hold Timing Details
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Thu Sep 12 14:48:47 2019           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; cmsdk_mcu                                       ;
; Top-level Entity Name           ; cmsdk_mcu                                       ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 3,525 / 32,070 ( 11 % )                         ;
; Total registers                 ; 3029                                            ;
; Total pins                      ; 40 / 457 ( 9 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,048,576 / 4,065,280 ( 26 % )                  ;
; Total RAM Blocks                ; 128 / 397 ( 32 % )                              ;
; Total DSP Blocks                ; 2 / 87 ( 2 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 6 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.3%      ;
;     Processor 3            ;   7.1%      ;
;     Processor 4            ;   7.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                            ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                          ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; XTAL1~inputCLKENA0                                                                                                                                                                              ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                           ;                  ;                       ;
; SWCLKTCK~inputCLKENA0                                                                                                                                                                           ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                           ;                  ;                       ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_addr[8]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_addr[8]~DUPLICATE                                                                                                                             ;                  ;                       ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_data[23]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_data[23]~DUPLICATE                                                                                                                            ;                  ;                       ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated|address_reg_a[0]                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated|address_reg_a[0]~DUPLICATE                                                                      ;                  ;                       ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated|address_reg_a[0]                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated|address_reg_a[0]~DUPLICATE                                                                      ;                  ;                       ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|address_reg_a[0]                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|address_reg_a[0]~DUPLICATE                                                                      ;                  ;                       ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|cs_reg                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|cs_reg~DUPLICATE                                                                                                                                      ;                  ;                       ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_data[8]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_data[8]~DUPLICATE                                                                                                                             ;                  ;                       ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_data[9]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_data[9]~DUPLICATE                                                                                                                             ;                  ;                       ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_data[24]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_data[24]~DUPLICATE                                                                                                                            ;                  ;                       ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_data[26]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_data[26]~DUPLICATE                                                                                                                            ;                  ;                       ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_we[1]                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_we[1]~DUPLICATE                                                                                                                               ;                  ;                       ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_we[2]                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_we[2]~DUPLICATE                                                                                                                               ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|A2spw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|A2spw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|A5ipw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|A5ipw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|A5qax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|A5qax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|A7zpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|A7zpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|A32qw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|A32qw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ahlpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ahlpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Aniax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Aniax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Arnpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Arnpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Aujpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Aujpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Auyax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Auyax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Awupw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Awupw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Az3bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Az3bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|B0spw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|B0spw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|B3gbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|B3gbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|B4uax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|B4uax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|B5zpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|B5zpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bauax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bauax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bbjpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bbjpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bciax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bciax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bclpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bclpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bdjpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bdjpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bfjpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bfjpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bsrpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bsrpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bxpax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Bxpax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|C3zpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|C3zpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|C14bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|C14bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|C27bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|C27bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|C72qw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|C72qw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ca7bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ca7bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cc7bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cc7bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cchax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cchax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cdwpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cdwpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ci7bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ci7bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ck7bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ck7bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cs6bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cs6bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cvpax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cvpax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cxzax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cxzax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cy4bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Cy4bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Czzax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Czzax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|D1zpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|D1zpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|D66bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|D66bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Da6bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Da6bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Daiax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Daiax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dc6bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dc6bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|De6bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|De6bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dg6bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dg6bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dq6bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dq6bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dv2bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dv2bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dxvpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dxvpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dzvpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dzvpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|E05bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|E05bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|E7pax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|E7pax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|E9npw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|E9npw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|E34bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|E34bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ebpax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ebpax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ednpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ednpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Efnpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Efnpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Eliax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Eliax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Elnpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Elnpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Enpax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Enpax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Estax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Estax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Eutax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Eutax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ewtax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ewtax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Eytax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Eytax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ez1qw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ez1qw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ezypw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ezypw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F6dbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F6dbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F6tax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F6tax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F8tax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F8tax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F9gbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F9gbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F9vpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F9vpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fatax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fatax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fc1bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fc1bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fkrpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fkrpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ftypw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ftypw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fxoax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fxoax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fzmpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fzmpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|G0tax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|G0tax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|G25bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|G25bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gd0bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gd0bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gp6ax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gp6ax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gt6ax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gt6ax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gv6ax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gv6ax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gx2bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gx2bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gxmpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gxmpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gz6ax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gz6ax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|H4zax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|H4zax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hbgbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hbgbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hg3bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hg3bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hgrpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hgrpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hirpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hirpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hroax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hroax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ht1qw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ht1qw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Htmpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Htmpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Huxpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Huxpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ih0bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ih0bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Iixpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Iixpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ijiax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ijiax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ikhbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ikhbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Iwsax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Iwsax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Izppw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Izppw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J3xax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J3xax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J4cbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J4cbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J6zax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J6zax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jckax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jckax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jdgbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jdgbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jflpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jflpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jlvpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jlvpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jnvpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jnvpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jp1qw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jp1qw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jpvpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jpvpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jrypw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jrypw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jusax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jusax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jvppw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jvppw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jx1bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jx1bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|K65bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|K65bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|K94bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|K94bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Kalpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Kalpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ki3bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ki3bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Kloax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Kloax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Kmsax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Kmsax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Krlpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Krlpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|L1bbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|L1bbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|L5lpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|L5lpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|L6lax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|L6lax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ldwax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ldwax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lerpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lerpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lfwax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lfwax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lgkax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lgkax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lhppw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lhppw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lhwax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lhwax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ljwax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ljwax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Llppw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Llppw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lpwax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lpwax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lrppw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lrppw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lrwax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lrwax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lvwax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Lvwax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|M5wax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|M5wax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|M6kax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|M6kax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mb4bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mb4bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mboax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mboax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mdppw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mdppw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Misax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Misax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mk3bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mk3bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mnmpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mnmpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N3oax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N3oax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N4kax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N4kax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N5bbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N5bbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N5oax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N5oax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N7oax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N7oax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N7ppw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N7ppw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N8rpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N8rpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nfnax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nfnax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nfqpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nfqpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nhnax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nhnax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Njnax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Njnax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nlhax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nlhax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nnnax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nnnax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nr7ax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nr7ax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nt9bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nt9bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nu5bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nu5bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nwbbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nwbbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nxabx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nxabx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nxnax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nxnax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nybbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Nybbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|O0sax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|O0sax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|O1jbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|O1jbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|O5ppw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|O5ppw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Oa5bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Oa5bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Oasax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Oasax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Oikax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Oikax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ot0bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ot0bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Owhbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Owhbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Oxkpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Oxkpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Oykax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Oykax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P0kax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P0kax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P2xpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P2xpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P4xpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P4xpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P5vpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P5vpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P6xpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P6xpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P54qw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P54qw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Paxpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Paxpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pbnax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pbnax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pcrpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pcrpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pjgbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pjgbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Plypw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Plypw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pmlpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pmlpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pqrax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pqrax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pwkax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pwkax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pxvax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pxvax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pz9bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pz9bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pzibx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Pzibx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qhmpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qhmpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qijpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qijpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qkrax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qkrax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|R1abx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|R1abx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|R3vpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|R3vpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|R7ibx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|R7ibx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|R7nax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|R7nax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|R9mpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|R9mpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rfkpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rfkpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rhibx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rhibx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rijbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rijbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rk1bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rk1bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rkkax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rkkax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rlgbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rlgbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rlibx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rlibx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rnibx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rnibx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rpibx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rpibx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rskax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rskax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rtvax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rtvax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rvibx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rvibx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rwhax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rwhax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rwjax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rwjax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|S0kbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|S0kbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|S1nax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|S1nax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|S2cbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|S2cbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|S5kpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|S5kpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|S7mpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|S7mpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|S18ax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|S18ax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Sbyax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Sbyax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Sdlpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Sdlpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Shopw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Shopw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Skjax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Skjax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Sn4bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Sn4bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Sojax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Sojax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ss0qw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ss0qw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Sx3qw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Sx3qw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T00qw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T00qw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T1fbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T1fbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T1vpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T1vpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T3abx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T3abx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T5yax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T5yax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T9fbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|T9fbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ta0qw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ta0qw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tbfbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tbfbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tcipw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tcipw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tdfbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tdfbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tffbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tffbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tgzax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tgzax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Thfbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Thfbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tjkpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tjkpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tjvax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tjvax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tk0qw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tk0qw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tnebx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tnebx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Trebx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Trebx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ttebx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ttebx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tvebx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tvebx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Txmax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Txmax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tyzpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tyzpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tzebx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tzebx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|U0hax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|U0hax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|U0rax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|U0rax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|U2rax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|U2rax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|U8jax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|U8jax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|U31bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|U31bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ua9bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ua9bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uarax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uarax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ubypw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ubypw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ufopw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ufopw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uhvax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uhvax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uizax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uizax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uj4bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uj4bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Untpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Untpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Unyax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Unyax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uo2bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uo2bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uoipw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uoipw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uojbx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uojbx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uoqax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uoqax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uuzpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uuzpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uvmax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uvmax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uwqax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uwqax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uyqax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Uyqax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|V1yax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|V1yax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|V5abx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|V5abx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|V5vax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|V5vax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|V6jax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|V6jax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|V7vax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|V7vax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|V73bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|V73bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vbkpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vbkpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vbvax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vbvax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vgjpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vgjpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vhspw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vhspw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Viqax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Viqax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vkqax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vkqax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vlkpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vlkpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vmipw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vmipw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vrtpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vrtpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vtuax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vtuax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vuhax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vuhax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vvuax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vvuax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vxuax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vxuax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vxxax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vxxax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vygax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vygax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vzuax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vzuax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vzupw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vzupw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|W5max6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|W5max6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|W6ipw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|W6ipw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wbmax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wbmax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wdmax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wdmax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Weipw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Weipw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Whmax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Whmax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wjuax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wjuax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wkipw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wkipw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wnuax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wnuax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wpyax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wpyax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wqzpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wqzpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wr4bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wr4bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wrmax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wrmax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wruax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wruax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wt3qw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wt3qw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wtxax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wtxax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wu3bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wu3bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wxjpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wxjpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wyiax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Wyiax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|X5ibx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|X5ibx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|X7abx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|X7abx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|X7spw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|X7spw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xfiax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xfiax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xiipw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xiipw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xo1bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xo1bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xrxax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xrxax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xuiax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xuiax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xztpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xztpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Y8lpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Y8lpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Y8qax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Y8qax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ydopw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ydopw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ydupw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ydupw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yizpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yizpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yklpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yklpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ykzpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ykzpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ymzpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ymzpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ypspw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ypspw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yrspw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yrspw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yt4bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yt4bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yt8bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yt8bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ytlax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ytlax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yvjpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yvjpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yw3bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yw3bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yxrpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Yxrpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Z3tpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Z3tpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Z7tpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Z7tpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Z47ax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Z47ax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Z58bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Z58bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Z98bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Z98bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zbtpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zbtpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zd8bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zd8bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zduax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zduax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zgzpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zgzpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zh8bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zh8bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zl8bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zl8bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zn8bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zn8bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zp8bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zp8bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zrlax6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zrlax6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zslpw6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zslpw6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zv7bx6                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Zv7bx6~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_cs_rom_table:u_system_rom_table|haddr_reg[0]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_cs_rom_table:u_system_rom_table|haddr_reg[0]~DUPLICATE                                                                                                      ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[2]                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[2]~DUPLICATE                                                                                        ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_dout_padded[3]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_dout_padded[3]~DUPLICATE                                                                                    ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_dout_padded[7]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_dout_padded[7]~DUPLICATE                                                                                    ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_dout_padded[8]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_dout_padded[8]~DUPLICATE                                                                                    ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[3]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[3]~DUPLICATE                                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[7]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[7]~DUPLICATE                                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inten_padded[5]                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inten_padded[5]~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inten_padded[6]                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inten_padded[6]~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_intpol_padded[1]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_intpol_padded[1]~DUPLICATE                                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_intpol_padded[12]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_intpol_padded[12]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[6]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[6]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[11]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[11]~DUPLICATE                                                                                ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[13]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[13]~DUPLICATE                                                                                ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[14]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[14]~DUPLICATE                                                                                ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[15]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[15]~DUPLICATE                                                                                ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[0]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[0]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[1]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[1]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[3]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[3]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[5]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[5]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[7]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[7]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[11]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[11]~DUPLICATE                                                                                ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[12]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[12]~DUPLICATE                                                                                ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[15]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[15]~DUPLICATE                                                                                ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[7]                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[7]~DUPLICATE                                                                                        ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[11]                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[11]~DUPLICATE                                                                                       ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[13]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[13]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inten_padded[1]                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inten_padded[1]~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inten_padded[4]                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inten_padded[4]~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inten_padded[6]                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inten_padded[6]~DUPLICATE                                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inten_padded[12]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inten_padded[12]~DUPLICATE                                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_intpol_padded[5]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_intpol_padded[5]~DUPLICATE                                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_intpol_padded[8]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_intpol_padded[8]~DUPLICATE                                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_intpol_padded[10]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_intpol_padded[10]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_intpol_padded[11]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_intpol_padded[11]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[1]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[1]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[4]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[4]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[6]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_intstat_padded[6]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[1]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[1]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[6]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[6]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[7]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[7]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[8]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[8]~DUPLICATE                                                                                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[15]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_inttype_padded[15]~DUPLICATE                                                                                ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus|reg_hsel[3]                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus|reg_hsel[3]~DUPLICATE                                                                                                     ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus|reg_hsel[4]                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus|reg_hsel[4]~DUPLICATE                                                                                                     ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus|reg_hsel[5]                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus|reg_hsel[5]~DUPLICATE                                                                                                     ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb|addr_reg[3]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb|addr_reg[3]~DUPLICATE                                                                               ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb|addr_reg[11]                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb|addr_reg[11]~DUPLICATE                                                                              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb|state_reg[0]                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb|state_reg[0]~DUPLICATE                                                                              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb|state_reg[1]                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb|state_reg[1]~DUPLICATE                                                                              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb|state_reg[2]                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb|state_reg[2]~DUPLICATE                                                                              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[2]    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[2]~DUPLICATE    ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[3]    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[3]~DUPLICATE    ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[10]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[10]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[12]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[12]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[15]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[15]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[16]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[16]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[17]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[17]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[18]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[18]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[22]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[22]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[24]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[24]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[25]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[25]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[26]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[26]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[28]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[28]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|ctrl_75[7]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|ctrl_75[7]~DUPLICATE      ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[3]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[3]~DUPLICATE  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[8]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[8]~DUPLICATE  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[11] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[11]~DUPLICATE ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[12] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[12]~DUPLICATE ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[13] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[13]~DUPLICATE ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[20] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[20]~DUPLICATE ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[21] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[21]~DUPLICATE ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[22] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[22]~DUPLICATE ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[27] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[27]~DUPLICATE ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[28] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[28]~DUPLICATE ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[29] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[29]~DUPLICATE ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[30] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[30]~DUPLICATE ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_req_tog_t  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_req_tog_t~DUPLICATE  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_val[5]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_val[5]~DUPLICATE     ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_val[9]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_val[9]~DUPLICATE     ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_val[26]    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_val[26]~DUPLICATE    ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_val[30]    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_val[30]~DUPLICATE    ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[0]    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[0]~DUPLICATE    ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[1]    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[1]~DUPLICATE    ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[2]    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[2]~DUPLICATE    ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[3]    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[3]~DUPLICATE    ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[4]    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[4]~DUPLICATE    ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[7]    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[7]~DUPLICATE    ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[8]    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[8]~DUPLICATE    ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[11]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[11]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[12]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[12]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[14]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[14]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[16]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[16]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[17]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[17]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[19]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[19]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[21]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[21]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[27]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[27]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[30]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[30]~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|int_clr_tog_p   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|int_clr_tog_p~DUPLICATE   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[0]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[0]~DUPLICATE  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[1]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[1]~DUPLICATE  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[7]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[7]~DUPLICATE  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[13] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[13]~DUPLICATE ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[15] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[15]~DUPLICATE ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[28] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[28]~DUPLICATE ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[30] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[30]~DUPLICATE ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[0]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[0]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[8]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[8]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[11]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[11]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[12]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[12]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[13]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[13]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[14]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[14]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[20]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[20]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[22]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[22]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[23]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[23]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[24]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[24]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[25]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[25]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[27]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[27]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[29]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[29]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[30]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[30]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_reload_val[10]                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_reload_val[10]~DUPLICATE                                                        ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[4]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[4]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[5]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[5]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[6]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[6]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[8]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[8]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[10]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[10]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[11]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[11]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[12]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[12]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[13]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[13]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[16]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[16]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[24]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[24]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[25]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[25]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[26]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[26]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[29]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[29]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_reload_val[4]                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_reload_val[4]~DUPLICATE                                                         ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_reload_val[28]                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_reload_val[28]~DUPLICATE                                                        ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_f[1]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_f[1]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_i[0]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_i[0]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_i[2]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_i[2]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_i[8]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_i[8]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_i[15]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_i[15]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_div[2]                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_div[2]~DUPLICATE                                                              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_div[3]                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_div[3]~DUPLICATE                                                              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_div[4]                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_div[4]~DUPLICATE                                                              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_div[9]                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_div[9]~DUPLICATE                                                              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_div[10]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_div[10]~DUPLICATE                                                             ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_ctrl[0]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_ctrl[0]~DUPLICATE                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_rxintr                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_rxintr~DUPLICATE                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_txintr                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_txintr~DUPLICATE                                                                   ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_state[2]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_state[2]~DUPLICATE                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_tick_cnt[1]                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_tick_cnt[1]~DUPLICATE                                                               ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|tx_state[0]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|tx_state[0]~DUPLICATE                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|tx_state[1]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|tx_state[1]~DUPLICATE                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|tx_state[2]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|tx_state[2]~DUPLICATE                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|tx_state[3]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|tx_state[3]~DUPLICATE                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_cntr_i[2]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_cntr_i[2]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_cntr_i[3]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_cntr_i[3]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_ctrl[4]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_ctrl[4]~DUPLICATE                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_ctrl[5]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_ctrl[5]~DUPLICATE                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rx_state[3]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rx_state[3]~DUPLICATE                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|tx_state[0]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|tx_state[0]~DUPLICATE                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|tx_state[2]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|tx_state[2]~DUPLICATE                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[0]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[0]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[1]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[1]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_i[0]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_i[0]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_i[2]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_i[2]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_i[8]                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_i[8]~DUPLICATE                                                           ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_i[14]                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_i[14]~DUPLICATE                                                          ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_div[1]                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_div[1]~DUPLICATE                                                              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_div[7]                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_div[7]~DUPLICATE                                                              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_div[8]                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_div[8]~DUPLICATE                                                              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_div[12]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_div[12]~DUPLICATE                                                             ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_ctrl[2]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_ctrl[2]~DUPLICATE                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_shift_buf[1]                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_shift_buf[1]~DUPLICATE                                                              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_shift_buf[3]                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_shift_buf[3]~DUPLICATE                                                              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_state[2]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_state[2]~DUPLICATE                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_state[3]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_state[3]~DUPLICATE                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_tick_cnt[1]                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_tick_cnt[1]~DUPLICATE                                                               ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|tx_state[1]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|tx_state[1]~DUPLICATE                                                                  ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|tx_tick_cnt[2]                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|tx_tick_cnt[2]~DUPLICATE                                                               ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|i_wdog_res                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|i_wdog_res~DUPLICATE                 ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|load_req_tog_w             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|load_req_tog_w~DUPLICATE             ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[0]               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[0]~DUPLICATE               ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[13]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[13]~DUPLICATE              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[14]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[14]~DUPLICATE              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[17]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[17]~DUPLICATE              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[18]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[18]~DUPLICATE              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[19]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[19]~DUPLICATE              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[27]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[27]~DUPLICATE              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_control[0]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_control[0]~DUPLICATE            ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[4]               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[4]~DUPLICATE               ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[5]               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[5]~DUPLICATE               ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[13]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[13]~DUPLICATE              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[15]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[15]~DUPLICATE              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[29]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_load[29]~DUPLICATE              ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl|reg_clk_divider[0]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl|reg_clk_divider[0]~DUPLICATE                                                                                                ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl|reg_clk_divider[1]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl|reg_clk_divider[1]~DUPLICATE                                                                                                ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl|reg_clk_divider[6]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl|reg_clk_divider[6]~DUPLICATE                                                                                                ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl|reg_clk_divider[7]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl|reg_clk_divider[7]~DUPLICATE                                                                                                ;                  ;                       ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl|reg_clk_divider[8]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl|reg_clk_divider[8]~DUPLICATE                                                                                                ;                  ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8388 ) ; 0.00 % ( 0 / 8388 )        ; 0.00 % ( 0 / 8388 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8388 ) ; 0.00 % ( 0 / 8388 )        ; 0.00 % ( 0 / 8388 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8388 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Project/FPGA/project/20190912DSM0/prj/output_files/cmsdk_mcu.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,525 / 32,070        ; 11 %  ;
; ALMs needed [=A-B+C]                                        ; 3,525                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,927 / 32,070        ; 12 %  ;
;         [a] ALMs used for LUT logic and registers           ; 815                   ;       ;
;         [b] ALMs used for LUT logic                         ; 2,697                 ;       ;
;         [c] ALMs used for registers                         ; 415                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 456 / 32,070          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 54 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ;       ;
;         [c] Due to LAB input limits                         ; 52                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 482 / 3,207           ; 15 %  ;
;     -- Logic LABs                                           ; 482                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 5,686                 ;       ;
;     -- 7 input functions                                    ; 52                    ;       ;
;     -- 6 input functions                                    ; 1,246                 ;       ;
;     -- 5 input functions                                    ; 1,508                 ;       ;
;     -- 4 input functions                                    ; 1,242                 ;       ;
;     -- <=3 input functions                                  ; 1,638                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 164                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 3,029                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,459 / 64,140        ; 4 %   ;
;         -- Secondary logic registers                        ; 570 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,461                 ;       ;
;         -- Routing optimization registers                   ; 568                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 40 / 457              ; 9 %   ;
;     -- Clock pins                                           ; 3 / 8                 ; 38 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 128 / 397             ; 32 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,048,576 / 4,065,280 ; 26 %  ;
; Total block memory implementation bits                      ; 1,310,720 / 4,065,280 ; 32 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 2 / 87                ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 4.9% / 4.9% / 4.8%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 50.8% / 49.7% / 54.6% ;       ;
; Maximum fan-out                                             ; 3081                  ;       ;
; Highest non-global fan-out                                  ; 1968                  ;       ;
; Total fan-out                                               ; 36994                 ;       ;
; Average fan-out                                             ; 4.05                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3525 / 32070 ( 11 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 3525                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3927 / 32070 ( 12 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 815                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2697                  ; 0                              ;
;         [c] ALMs used for registers                         ; 415                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 456 / 32070 ( 1 % )   ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 54 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 52                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 482 / 3207 ( 15 % )   ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 482                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 5686                  ; 0                              ;
;     -- 7 input functions                                    ; 52                    ; 0                              ;
;     -- 6 input functions                                    ; 1246                  ; 0                              ;
;     -- 5 input functions                                    ; 1508                  ; 0                              ;
;     -- 4 input functions                                    ; 1242                  ; 0                              ;
;     -- <=3 input functions                                  ; 1638                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 164                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 2459 / 64140 ( 4 % )  ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 570 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 2461                  ; 0                              ;
;         -- Routing optimization registers                   ; 568                   ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 40                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 1048576               ; 0                              ;
; Total block memory implementation bits                      ; 1310720               ; 0                              ;
; M10K block                                                  ; 128 / 397 ( 32 % )    ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 2 / 87 ( 2 % )        ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 2 / 116 ( 1 % )       ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 33                    ; 0                              ;
;     -- Registered Input Connections                         ; 0                     ; 0                              ;
;     -- Output Connections                                   ; 33                    ; 0                              ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 38914                 ; 0                              ;
;     -- Registered Connections                               ; 13463                 ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 66                    ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 5                     ; 0                              ;
;     -- Output Ports                                         ; 2                     ; 0                              ;
;     -- Bidir Ports                                          ; 33                    ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                              ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; NRST     ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SWCLKTCK ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 77                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TDI      ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; XTAL1    ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 3081                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; nTRST    ; AJ1   ; 3A       ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; TDO   ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; XTAL2 ; AH25  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                  ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; P0[0]    ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[0] (inverted)            ;
; P0[10]   ; AK14  ; 3B       ; 40           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[10] (inverted)           ;
; P0[11]   ; AH12  ; 3B       ; 38           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[11] (inverted)           ;
; P0[12]   ; V16   ; 4A       ; 52           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[12] (inverted)           ;
; P0[13]   ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[13] (inverted)           ;
; P0[14]   ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[14] (inverted)           ;
; P0[15]   ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[15] (inverted)           ;
; P0[1]    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[1] (inverted)            ;
; P0[2]    ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[2] (inverted)            ;
; P0[3]    ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[3] (inverted)            ;
; P0[4]    ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[4] (inverted)            ;
; P0[5]    ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[5] (inverted)            ;
; P0[6]    ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[6] (inverted)            ;
; P0[7]    ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[7] (inverted)            ;
; P0[8]    ; W15   ; 3B       ; 40           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[8] (inverted)            ;
; P0[9]    ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[9] (inverted)            ;
; P1[0]    ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[0] (inverted)            ;
; P1[10]   ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[10] (inverted)           ;
; P1[11]   ; AB15  ; 3B       ; 28           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[11] (inverted)           ;
; P1[12]   ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[12] (inverted)           ;
; P1[13]   ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[13]~DUPLICATE (inverted) ;
; P1[14]   ; AK13  ; 3B       ; 36           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[14] (inverted)           ;
; P1[15]   ; AH13  ; 3B       ; 30           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[15] (inverted)           ;
; P1[1]    ; AE14  ; 3B       ; 24           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_pin_mux:u_pin_mux|p1_out_en_mux[1]~0 (inverted)                                                                            ;
; P1[2]    ; AG12  ; 3B       ; 26           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[2] (inverted)            ;
; P1[3]    ; AC14  ; 3B       ; 28           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_pin_mux:u_pin_mux|p1_out_en_mux[3]~1 (inverted)                                                                            ;
; P1[4]    ; AK12  ; 3B       ; 36           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[4] (inverted)            ;
; P1[5]    ; AA13  ; 3B       ; 20           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_pin_mux:u_pin_mux|p1_out_en_mux[5]~2 (inverted)                                                                            ;
; P1[6]    ; AH14  ; 3B       ; 30           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[6] (inverted)            ;
; P1[7]    ; AG13  ; 3B       ; 26           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[7] (inverted)            ;
; P1[8]    ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[8] (inverted)            ;
; P1[9]    ; AF15  ; 3B       ; 32           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[9] (inverted)            ;
; SWDIOTMS ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dqkbx6 (inverted)             ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 2 / 32 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 31 / 48 ( 65 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 7 / 80 ( 9 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; P1[5]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; P0[7]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; P1[10]                          ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; NRST                            ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; P1[11]                          ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; TDI                             ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; P1[3]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; P0[1]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; P1[1]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; P0[15]                          ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; XTAL1                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; P1[9]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; P1[2]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; P1[7]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; SWDIOTMS                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; P1[13]                          ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; P0[5]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; P1[12]                          ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; P0[11]                          ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; P1[15]                          ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; P1[6]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; XTAL2                           ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; nTRST                           ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; TDO                             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; P0[14]                          ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; P0[3]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; P0[9]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; P0[4]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; P0[13]                          ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; P0[6]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; SWCLKTCK                        ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; P0[2]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; P0[0]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; P1[0]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; P1[8]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; P1[4]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; P1[14]                          ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; P0[10]                          ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; P0[12]                          ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; P0[8]                           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; XTAL2    ; Incomplete set of assignments ;
; TDO      ; Incomplete set of assignments ;
; nTRST    ; Incomplete set of assignments ;
; TDI      ; Incomplete set of assignments ;
; P0[0]    ; Incomplete set of assignments ;
; P0[1]    ; Incomplete set of assignments ;
; P0[2]    ; Incomplete set of assignments ;
; P0[3]    ; Incomplete set of assignments ;
; P0[4]    ; Incomplete set of assignments ;
; P0[5]    ; Incomplete set of assignments ;
; P0[6]    ; Incomplete set of assignments ;
; P0[7]    ; Incomplete set of assignments ;
; P0[8]    ; Incomplete set of assignments ;
; P0[9]    ; Incomplete set of assignments ;
; P0[10]   ; Incomplete set of assignments ;
; P0[11]   ; Incomplete set of assignments ;
; P0[12]   ; Incomplete set of assignments ;
; P0[13]   ; Incomplete set of assignments ;
; P0[14]   ; Incomplete set of assignments ;
; P0[15]   ; Incomplete set of assignments ;
; P1[0]    ; Incomplete set of assignments ;
; P1[1]    ; Incomplete set of assignments ;
; P1[2]    ; Incomplete set of assignments ;
; P1[3]    ; Incomplete set of assignments ;
; P1[4]    ; Incomplete set of assignments ;
; P1[5]    ; Incomplete set of assignments ;
; P1[6]    ; Incomplete set of assignments ;
; P1[7]    ; Incomplete set of assignments ;
; P1[8]    ; Incomplete set of assignments ;
; P1[9]    ; Incomplete set of assignments ;
; P1[10]   ; Incomplete set of assignments ;
; P1[11]   ; Incomplete set of assignments ;
; P1[12]   ; Incomplete set of assignments ;
; P1[13]   ; Incomplete set of assignments ;
; P1[14]   ; Incomplete set of assignments ;
; P1[15]   ; Incomplete set of assignments ;
; SWDIOTMS ; Incomplete set of assignments ;
; XTAL1    ; Incomplete set of assignments ;
; NRST     ; Incomplete set of assignments ;
; SWCLKTCK ; Incomplete set of assignments ;
; XTAL2    ; Missing location assignment   ;
; TDO      ; Missing location assignment   ;
; nTRST    ; Missing location assignment   ;
; TDI      ; Missing location assignment   ;
; P0[0]    ; Missing location assignment   ;
; P0[1]    ; Missing location assignment   ;
; P0[2]    ; Missing location assignment   ;
; P0[3]    ; Missing location assignment   ;
; P0[4]    ; Missing location assignment   ;
; P0[5]    ; Missing location assignment   ;
; P0[6]    ; Missing location assignment   ;
; P0[7]    ; Missing location assignment   ;
; P0[8]    ; Missing location assignment   ;
; P0[9]    ; Missing location assignment   ;
; P0[10]   ; Missing location assignment   ;
; P0[11]   ; Missing location assignment   ;
; P0[12]   ; Missing location assignment   ;
; P0[13]   ; Missing location assignment   ;
; P0[14]   ; Missing location assignment   ;
; P0[15]   ; Missing location assignment   ;
; P1[0]    ; Missing location assignment   ;
; P1[1]    ; Missing location assignment   ;
; P1[2]    ; Missing location assignment   ;
; P1[3]    ; Missing location assignment   ;
; P1[4]    ; Missing location assignment   ;
; P1[5]    ; Missing location assignment   ;
; P1[6]    ; Missing location assignment   ;
; P1[7]    ; Missing location assignment   ;
; P1[8]    ; Missing location assignment   ;
; P1[9]    ; Missing location assignment   ;
; P1[10]   ; Missing location assignment   ;
; P1[11]   ; Missing location assignment   ;
; P1[12]   ; Missing location assignment   ;
; P1[13]   ; Missing location assignment   ;
; P1[14]   ; Missing location assignment   ;
; P1[15]   ; Missing location assignment   ;
+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                        ; Entity Name              ; Library Name ;
+-------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |cmsdk_mcu                                                              ; 3524.5 (0.8)         ; 3926.0 (0.8)                     ; 455.0 (0.1)                                       ; 53.5 (0.0)                       ; 0.0 (0.0)            ; 5686 (2)            ; 3029 (0)                  ; 0 (0)         ; 1048576           ; 128   ; 2          ; 40   ; 0            ; |cmsdk_mcu                                                                                                                                                                                 ; cmsdk_mcu                ; work         ;
;    |cmsdk_ahb_ram:u_ahb_ram|                                            ; 47.0 (0.0)           ; 50.9 (0.0)                       ; 4.6 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 87 (0)              ; 64 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram                                                                                                                                                         ; cmsdk_ahb_ram            ; work         ;
;       |cmsdk_ahb_to_sram:u_ahb_to_sram|                                 ; 41.2 (41.2)          ; 42.5 (42.5)                      ; 1.8 (1.8)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 79 (79)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram                                                                                                                         ; cmsdk_ahb_to_sram        ; work         ;
;       |cmsdk_fpga_sram:u_fpga_sram|                                     ; 5.8 (0.3)            ; 8.5 (0.4)                        ; 2.8 (0.1)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 9 (2)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram                                                                                                                             ; cmsdk_fpga_sram          ; work         ;
;          |altsyncram:BRAM0_rtl_0|                                       ; 1.3 (0.0)            ; 2.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0                                                                                                      ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 1.3 (0.3)            ; 2.3 (0.3)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (1)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated                                                                       ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                    ; decode_5la               ; work         ;
;          |altsyncram:BRAM1_rtl_0|                                       ; 1.4 (0.0)            ; 1.9 (0.0)                        ; 0.6 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0                                                                                                      ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 1.4 (0.4)            ; 1.9 (0.4)                        ; 0.6 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (2)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated                                                                       ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                    ; decode_5la               ; work         ;
;          |altsyncram:BRAM2_rtl_0|                                       ; 1.3 (0.0)            ; 1.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0                                                                                                      ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 1.3 (0.3)            ; 1.8 (0.5)                        ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (2)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated                                                                       ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                    ; decode_5la               ; work         ;
;          |altsyncram:BRAM3_rtl_0|                                       ; 1.3 (0.0)            ; 2.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0                                                                                                      ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 1.3 (0.3)            ; 2.0 (0.5)                        ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (2)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated                                                                       ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                    ; decode_5la               ; work         ;
;    |cmsdk_ahb_rom:u_ahb_rom|                                            ; 47.5 (0.0)           ; 47.6 (0.0)                       ; 2.0 (0.0)                                         ; 1.9 (0.0)                        ; 0.0 (0.0)            ; 87 (0)              ; 64 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom                                                                                                                                                         ; cmsdk_ahb_rom            ; work         ;
;       |cmsdk_ahb_to_sram:u_ahb_to_sram|                                 ; 40.8 (40.8)          ; 40.1 (40.1)                      ; 1.2 (1.2)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 79 (79)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram                                                                                                                         ; cmsdk_ahb_to_sram        ; work         ;
;       |cmsdk_fpga_sram:u_fpga_rom|                                      ; 6.7 (0.3)            ; 7.5 (0.3)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 5 (1)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom                                                                                                                              ; cmsdk_fpga_sram          ; work         ;
;          |altsyncram:BRAM0_rtl_0|                                       ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM0_rtl_0                                                                                                       ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 1.3 (0.3)            ; 1.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (1)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated                                                                        ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                     ; decode_5la               ; work         ;
;          |altsyncram:BRAM1_rtl_0|                                       ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM1_rtl_0                                                                                                       ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 1.3 (0.3)            ; 1.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (1)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated                                                                        ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                     ; decode_5la               ; work         ;
;          |altsyncram:BRAM2_rtl_0|                                       ; 1.3 (0.0)            ; 2.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM2_rtl_0                                                                                                       ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 1.3 (0.3)            ; 2.5 (0.5)                        ; 1.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (1)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated                                                                        ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                     ; decode_5la               ; work         ;
;          |altsyncram:BRAM3_rtl_0|                                       ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0                                                                                                       ; altsyncram               ; work         ;
;             |altsyncram_5pa1:auto_generated|                            ; 1.7 (0.3)            ; 1.7 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (1)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated                                                                        ; altsyncram_5pa1          ; work         ;
;                |decode_5la:decode3|                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3                                                     ; decode_5la               ; work         ;
;    |cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl|                              ; 1.3 (1.3)            ; 3.7 (3.7)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl                                                                                                                                           ; cmsdk_mcu_clkctrl        ; work         ;
;    |cmsdk_mcu_pin_mux:u_pin_mux|                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_pin_mux:u_pin_mux                                                                                                                                                     ; cmsdk_mcu_pin_mux        ; work         ;
;    |cmsdk_mcu_system:u_cmsdk_mcu_system|                                ; 3425.3 (1.1)         ; 3820.5 (1.1)                     ; 446.1 (0.0)                                       ; 50.9 (0.0)                       ; 0.0 (0.0)            ; 5500 (3)            ; 2896 (0)                  ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system                                                                                                                                             ; cmsdk_mcu_system         ; work         ;
;       |CORTEXM0INTEGRATION:u_cortexm0integration|                       ; 2177.2 (0.0)         ; 2436.4 (0.0)                     ; 298.8 (0.0)                                       ; 39.6 (0.0)                       ; 0.0 (0.0)            ; 3390 (0)            ; 1343 (0)                  ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration                                                                                                   ; CORTEXM0INTEGRATION      ; work         ;
;          |cortexm0ds_logic:u_logic|                                     ; 2177.2 (2177.2)      ; 2436.4 (2436.4)                  ; 298.8 (298.8)                                     ; 39.6 (39.6)                      ; 0.0 (0.0)            ; 3390 (3390)         ; 1343 (1343)               ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic                                                                          ; cortexm0ds_logic         ; work         ;
;       |cmsdk_ahb_cs_rom_table:u_system_rom_table|                       ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_cs_rom_table:u_system_rom_table                                                                                                   ; cmsdk_ahb_cs_rom_table   ; work         ;
;       |cmsdk_ahb_default_slave:u_ahb_default_slave_1|                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_default_slave:u_ahb_default_slave_1                                                                                               ; cmsdk_ahb_default_slave  ; work         ;
;       |cmsdk_ahb_gpio:u_ahb_gpio_0|                                     ; 112.9 (0.0)          ; 119.3 (0.0)                      ; 7.3 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 198 (0)             ; 175 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0                                                                                                                 ; cmsdk_ahb_gpio           ; work         ;
;          |cmsdk_ahb_to_iop:u_ahb_to_gpio|                               ; 2.4 (2.4)            ; 2.8 (2.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_ahb_to_iop:u_ahb_to_gpio                                                                                  ; cmsdk_ahb_to_iop         ; work         ;
;          |cmsdk_iop_gpio:u_iop_gpio|                                    ; 110.5 (110.5)        ; 116.5 (116.5)                    ; 6.9 (6.9)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 197 (197)           ; 166 (166)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio                                                                                       ; cmsdk_iop_gpio           ; work         ;
;       |cmsdk_ahb_gpio:u_ahb_gpio_1|                                     ; 115.2 (0.0)          ; 122.3 (0.0)                      ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 200 (0)             ; 176 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1                                                                                                                 ; cmsdk_ahb_gpio           ; work         ;
;          |cmsdk_ahb_to_iop:u_ahb_to_gpio|                               ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_ahb_to_iop:u_ahb_to_gpio                                                                                  ; cmsdk_ahb_to_iop         ; work         ;
;          |cmsdk_iop_gpio:u_iop_gpio|                                    ; 111.9 (111.9)        ; 118.5 (118.5)                    ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 199 (199)           ; 164 (164)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio                                                                                       ; cmsdk_iop_gpio           ; work         ;
;       |cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus|                     ; 149.9 (149.9)        ; 169.4 (169.4)                    ; 21.7 (21.7)                                       ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 245 (245)           ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus                                                                                                 ; cmsdk_ahb_slave_mux      ; work         ;
;       |cmsdk_apb_subsystem:u_apb_subsystem|                             ; 818.2 (0.0)          ; 918.2 (0.0)                      ; 108.2 (0.0)                                       ; 8.2 (0.0)                        ; 0.0 (0.0)            ; 1372 (0)            ; 1136 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem                                                                                                         ; cmsdk_apb_subsystem      ; work         ;
;          |cmsdk_ahb_to_apb:u_ahb_to_apb|                                ; 23.4 (23.4)          ; 24.6 (24.6)                      ; 2.3 (2.3)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 15 (15)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb                                                                           ; cmsdk_ahb_to_apb         ; work         ;
;          |cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2| ; 228.9 (67.1)         ; 260.7 (73.2)                     ; 35.7 (7.0)                                        ; 3.9 (0.9)                        ; 0.0 (0.0)            ; 384 (104)           ; 332 (35)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2                                            ; cmsdk_apb_dualtimers     ; work         ;
;             |cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|                ; 80.2 (80.2)          ; 92.9 (92.9)                      ; 14.9 (14.9)                                       ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 140 (140)           ; 152 (152)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1 ; cmsdk_apb_dualtimers_frc ; work         ;
;             |cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|                ; 81.6 (81.6)          ; 94.5 (94.5)                      ; 13.8 (13.8)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 140 (140)           ; 145 (145)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2 ; cmsdk_apb_dualtimers_frc ; work         ;
;          |cmsdk_apb_slave_mux:u_apb_slave_mux|                          ; 82.2 (82.2)          ; 85.3 (85.3)                      ; 4.2 (4.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 139 (139)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_slave_mux:u_apb_slave_mux                                                                     ; cmsdk_apb_slave_mux      ; work         ;
;          |cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave|     ; 24.3 (24.3)          ; 26.4 (26.4)                      ; 2.2 (2.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 44 (44)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave                                                ; cmsdk_apb_test_slave     ; work         ;
;          |cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|                ; 63.0 (63.0)          ; 70.0 (70.0)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (104)           ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0                                                           ; cmsdk_apb_timer          ; work         ;
;          |cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|                ; 61.2 (61.2)          ; 67.8 (67.8)                      ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 108 (108)           ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1                                                           ; cmsdk_apb_timer          ; work         ;
;          |cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|                   ; 71.9 (71.9)          ; 85.3 (85.3)                      ; 13.8 (13.8)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 123 (123)           ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0                                                              ; cmsdk_apb_uart           ; work         ;
;          |cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|                   ; 68.0 (68.0)          ; 82.2 (82.2)                      ; 14.2 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (114)           ; 123 (123)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1                                                              ; cmsdk_apb_uart           ; work         ;
;          |cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|                   ; 77.7 (77.7)          ; 92.6 (92.6)                      ; 15.5 (15.5)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 130 (130)           ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2                                                              ; cmsdk_apb_uart           ; work         ;
;          |cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|           ; 117.6 (34.0)         ; 123.3 (36.8)                     ; 6.8 (2.8)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 211 (38)            ; 129 (36)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog                                                      ; cmsdk_apb_watchdog       ; work         ;
;             |cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|                 ; 83.6 (83.6)          ; 86.6 (86.6)                      ; 4.1 (4.1)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 173 (173)           ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc            ; cmsdk_apb_watchdog_frc   ; work         ;
;       |cmsdk_mcu_addr_decode:u_addr_decode|                             ; 13.4 (13.4)          ; 15.0 (15.0)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_addr_decode:u_addr_decode                                                                                                         ; cmsdk_mcu_addr_decode    ; work         ;
;       |cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl|                       ; 17.3 (17.3)          ; 17.5 (17.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl                                                                                                   ; cmsdk_mcu_stclkctrl      ; work         ;
;       |cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl|                           ; 12.3 (12.3)          ; 14.5 (14.5)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl                                                                                                       ; cmsdk_mcu_sysctrl        ; work         ;
+-------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                     ;
+----------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name     ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+----------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; XTAL2    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TDO      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; nTRST    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TDI      ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; P0[0]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P0[1]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P0[2]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P0[3]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P0[4]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P0[5]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P0[6]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P0[7]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P0[8]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P0[9]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P0[10]   ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P0[11]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P0[12]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P0[13]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P0[14]   ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P0[15]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[0]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[1]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[2]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[3]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[4]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[5]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[6]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[7]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[8]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[9]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[10]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[11]   ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[12]   ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[13]   ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[14]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; P1[15]   ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SWDIOTMS ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; XTAL1    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; NRST     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SWCLKTCK ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+----------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                              ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; nTRST                                                                                                                                            ;                   ;         ;
; TDI                                                                                                                                              ;                   ;         ;
; P0[0]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[0]                                 ; 0                 ; 0       ;
; P0[1]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[1]                                 ; 0                 ; 0       ;
; P0[2]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[2]                                 ; 1                 ; 0       ;
; P0[3]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[3]                                 ; 1                 ; 0       ;
; P0[4]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[4]                                 ; 0                 ; 0       ;
; P0[5]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[5]                                 ; 1                 ; 0       ;
; P0[6]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[6]                                 ; 0                 ; 0       ;
; P0[7]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[7]                                 ; 1                 ; 0       ;
; P0[8]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[8]                                 ; 1                 ; 0       ;
; P0[9]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[9]                                 ; 1                 ; 0       ;
; P0[10]                                                                                                                                           ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[10]                                ; 0                 ; 0       ;
; P0[11]                                                                                                                                           ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[11]                                ; 1                 ; 0       ;
; P0[12]                                                                                                                                           ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[12]                                ; 1                 ; 0       ;
; P0[13]                                                                                                                                           ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[13]                                ; 1                 ; 0       ;
; P0[14]                                                                                                                                           ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[14]                                ; 0                 ; 0       ;
; P0[15]                                                                                                                                           ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[15]                                ; 1                 ; 0       ;
; P1[0]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[0]                                 ; 0                 ; 0       ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rxd_sync_1~0           ; 0                 ; 0       ;
; P1[1]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[1]                                 ; 0                 ; 0       ;
; P1[2]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[2]                                 ; 0                 ; 0       ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rxd_sync_1~0           ; 0                 ; 0       ;
; P1[3]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[3]                                 ; 1                 ; 0       ;
; P1[4]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[4]                                 ; 0                 ; 0       ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rxd_sync_1~0           ; 0                 ; 0       ;
; P1[5]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[5]                                 ; 1                 ; 0       ;
; P1[6]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[6]                                 ; 0                 ; 0       ;
; P1[7]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[7]~feeder                          ; 1                 ; 0       ;
; P1[8]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[8]                                 ; 1                 ; 0       ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|ext_in_sync1~feeder ; 1                 ; 0       ;
; P1[9]                                                                                                                                            ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[9]                                 ; 1                 ; 0       ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|ext_in_sync1~feeder ; 1                 ; 0       ;
; P1[10]                                                                                                                                           ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[10]                                ; 1                 ; 0       ;
; P1[11]                                                                                                                                           ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[11]                                ; 0                 ; 0       ;
; P1[12]                                                                                                                                           ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[12]                                ; 0                 ; 0       ;
; P1[13]                                                                                                                                           ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[13]                                ; 0                 ; 0       ;
; P1[14]                                                                                                                                           ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[14]                                ; 1                 ; 0       ;
; P1[15]                                                                                                                                           ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_in_sync1[15]                                ; 0                 ; 0       ;
; SWDIOTMS                                                                                                                                         ;                   ;         ;
;      - cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rilpw6~0                           ; 1                 ; 0       ;
; XTAL1                                                                                                                                            ;                   ;         ;
; NRST                                                                                                                                             ;                   ;         ;
;      - cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl|reset_sync_reg[1]                                                                                   ; 0                 ; 0       ;
;      - cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl|reset_sync_reg[2]                                                                                   ; 0                 ; 0       ;
;      - cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl|reset_sync_reg[0]                                                                                   ; 0                 ; 0       ;
; SWCLKTCK                                                                                                                                         ;                   ;         ;
;      - SWCLKTCK~inputCLKENA0                                                                                                                     ; 1                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                              ; Location             ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; NRST                                                                                                                                                                                              ; PIN_AB12             ; 3       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; SWCLKTCK                                                                                                                                                                                          ; PIN_AJ21             ; 77      ; Clock         ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; XTAL1                                                                                                                                                                                             ; PIN_AF14             ; 3081    ; Clock         ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram|SRAMADDR[13]~0                                                                                                                            ; LABCELL_X36_Y14_N6   ; 79      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram|ahb_write~0                                                                                                                               ; MLABCELL_X34_Y14_N42 ; 20      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram|always1~0                                                                                                                                 ; LABCELL_X37_Y10_N0   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram|always2~0                                                                                                                                 ; LABCELL_X36_Y11_N30  ; 9       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram|always3~0                                                                                                                                 ; LABCELL_X36_Y10_N21  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_ahb_to_sram:u_ahb_to_sram|always4~0                                                                                                                                 ; LABCELL_X35_Y13_N54  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[0]                                                           ; LABCELL_X35_Y13_N9   ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[1]                                                           ; LABCELL_X35_Y13_N27  ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[0]                                                           ; LABCELL_X35_Y10_N57  ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[1]                                                           ; LABCELL_X37_Y12_N54  ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[0]                                                           ; LABCELL_X37_Y13_N15  ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[1]                                                           ; LABCELL_X37_Y13_N54  ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[0]                                                           ; LABCELL_X37_Y10_N54  ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[1]                                                           ; LABCELL_X37_Y12_N24  ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|SRAMADDR[13]~0                                                                                                                            ; LABCELL_X36_Y14_N9   ; 76      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|ahb_write~0                                                                                                                               ; MLABCELL_X34_Y14_N30 ; 21      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|always1~0                                                                                                                                 ; LABCELL_X36_Y11_N6   ; 10      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|always2~0                                                                                                                                 ; LABCELL_X37_Y20_N15  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|always3~0                                                                                                                                 ; LABCELL_X36_Y10_N27  ; 10      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|always4~0                                                                                                                                 ; LABCELL_X37_Y17_N3   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[0]                                                            ; LABCELL_X37_Y17_N0   ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[1]                                                            ; LABCELL_X37_Y18_N33  ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[0]                                                            ; LABCELL_X37_Y18_N42  ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[1]                                                            ; LABCELL_X37_Y18_N21  ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[0]                                                            ; LABCELL_X37_Y17_N33  ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[1]                                                            ; LABCELL_X37_Y18_N3   ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[0]                                                            ; LABCELL_X37_Y18_N24  ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|decode_5la:decode3|eq_node[1]                                                            ; LABCELL_X37_Y17_N51  ; 8       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl|dbgrst_reg                                                                                                                                                  ; FF_X30_Y6_N38        ; 10      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl|prst_reg                                                                                                                                                    ; FF_X29_Y14_N26       ; 1968    ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl|reset_sync_reg[2]                                                                                                                                           ; FF_X56_Y3_N50        ; 8       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_pin_mux:u_pin_mux|p1_out_en_mux[1]~0                                                                                                                                                    ; LABCELL_X29_Y10_N48  ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_pin_mux:u_pin_mux|p1_out_en_mux[3]~1                                                                                                                                                    ; LABCELL_X29_Y10_N57  ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_pin_mux:u_pin_mux|p1_out_en_mux[5]~2                                                                                                                                                    ; LABCELL_X30_Y10_N51  ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Aqgiu6~0                                                                                   ; LABCELL_X27_Y20_N57  ; 6       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|B3fiu6~0                                                                                   ; MLABCELL_X28_Y21_N6  ; 9       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Csmiu6                                                                                     ; LABCELL_X57_Y14_N39  ; 48      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dqkbx6                                                                                     ; FF_X55_Y2_N14        ; 2       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Dv9iu6~0                                                                                   ; LABCELL_X30_Y22_N0   ; 10      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Etmiu6~1                                                                                   ; LABCELL_X57_Y14_N12  ; 45      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F2biu6~0                                                                                   ; MLABCELL_X39_Y22_N27 ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F58iu6~5                                                                                   ; MLABCELL_X52_Y23_N0  ; 6       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|F6eiu6~0                                                                                   ; MLABCELL_X34_Y23_N45 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Fekiu6~0                                                                                   ; LABCELL_X55_Y14_N0   ; 43      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|G81ju6~5                                                                                   ; LABCELL_X56_Y21_N51  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Gumiu6                                                                                     ; LABCELL_X57_Y14_N24  ; 42      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hfkiu6~0                                                                                   ; LABCELL_X57_Y14_N45  ; 40      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Hy8iu6~0                                                                                   ; LABCELL_X43_Y16_N51  ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ickiu6~0                                                                                   ; LABCELL_X57_Y14_N18  ; 47      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|J0fiu6~0                                                                                   ; LABCELL_X27_Y21_N3   ; 15      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jq3iu6~0                                                                                   ; LABCELL_X55_Y2_N21   ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jsmiu6~0                                                                                   ; MLABCELL_X59_Y16_N39 ; 47      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Jy9iu6                                                                                     ; LABCELL_X51_Y21_N24  ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Kdkiu6~0                                                                                   ; LABCELL_X57_Y14_N0   ; 40      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Kxhpw6                                                                                     ; FF_X56_Y3_N26        ; 27      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|L1fiu6~0                                                                                   ; LABCELL_X27_Y20_N27  ; 11      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ltmiu6                                                                                     ; LABCELL_X57_Y14_N21  ; 38      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|M9qow6~0                                                                                   ; MLABCELL_X28_Y20_N15 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mekiu6~0                                                                                   ; LABCELL_X57_Y14_N42  ; 48      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mpgiu6                                                                                     ; LABCELL_X27_Y20_N15  ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|N2fiu6~0                                                                                   ; LABCELL_X30_Y22_N42  ; 11      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Numiu6~0                                                                                   ; LABCELL_X57_Y14_N33  ; 42      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|O25iu6~12                                                                                  ; LABCELL_X56_Y21_N6   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|P3fiu6~0                                                                                   ; LABCELL_X33_Y24_N45  ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qqhiu6~0                                                                                   ; LABCELL_X35_Y18_N48  ; 18      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Qsmiu6                                                                                     ; MLABCELL_X59_Y16_N0  ; 45      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|R5eiu6~0                                                                                   ; LABCELL_X30_Y24_N24  ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Stmiu6                                                                                     ; LABCELL_X57_Y14_N15  ; 39      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Tw2iu6~1                                                                                   ; LABCELL_X55_Y4_N42   ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|U03iu6~0                                                                                   ; LABCELL_X55_Y2_N36   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Vzeiu6~0                                                                                   ; LABCELL_X31_Y20_N51  ; 14      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|W13iu6~2                                                                                   ; LABCELL_X55_Y2_N51   ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|X0fiu6~0                                                                                   ; LABCELL_X27_Y20_N54  ; 11      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xl1iu6~0                                                                                   ; LABCELL_X56_Y3_N3    ; 30      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Xsmiu6                                                                                     ; LABCELL_X57_Y14_N9   ; 48      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Y5liu6~0                                                                                   ; LABCELL_X35_Y17_N45  ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ydkiu6                                                                                     ; MLABCELL_X59_Y16_N24 ; 44      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Z1fiu6~0                                                                                   ; LABCELL_X27_Y20_N3   ; 14      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Ztmiu6~0                                                                                   ; LABCELL_X57_Y14_N30  ; 43      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_cs_rom_table:u_system_rom_table|trans_valid                                                                                                         ; MLABCELL_X34_Y15_N27 ; 11      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|WideOr3                                                                                                 ; LABCELL_X30_Y11_N42  ; 16      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[0]                                                                                    ; FF_X29_Y7_N13        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[10]                                                                                   ; FF_X36_Y9_N16        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[11]                                                                                   ; FF_X33_Y9_N37        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[12]                                                                                   ; FF_X33_Y9_N41        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[13]                                                                                   ; FF_X36_Y9_N7         ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[14]                                                                                   ; FF_X36_Y9_N10        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[15]                                                                                   ; FF_X36_Y9_N49        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[1]                                                                                    ; FF_X31_Y11_N58       ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[2]                                                                                    ; FF_X29_Y7_N10        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[3]                                                                                    ; FF_X31_Y11_N22       ; 2       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[4]                                                                                    ; FF_X31_Y11_N13       ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[5]                                                                                    ; FF_X31_Y11_N17       ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[6]                                                                                    ; FF_X35_Y12_N25       ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[7]                                                                                    ; FF_X35_Y12_N34       ; 2       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[8]                                                                                    ; FF_X36_Y9_N40        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_0|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[9]                                                                                    ; FF_X36_Y9_N32        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|WideOr3                                                                                                 ; LABCELL_X31_Y10_N0   ; 16      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[0]                                                                                    ; FF_X31_Y9_N17        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[10]                                                                                   ; FF_X33_Y7_N56        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[11]                                                                                   ; FF_X33_Y6_N29        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[12]                                                                                   ; FF_X33_Y6_N31        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[13]~DUPLICATE                                                                         ; FF_X31_Y8_N13        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[14]                                                                                   ; FF_X31_Y7_N25        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[15]                                                                                   ; FF_X33_Y6_N49        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[2]                                                                                    ; FF_X31_Y9_N1         ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[4]                                                                                    ; FF_X31_Y9_N5         ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[6]                                                                                    ; FF_X31_Y9_N10        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[7]                                                                                    ; FF_X31_Y9_N14        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[8]                                                                                    ; FF_X33_Y7_N13        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_gpio:u_ahb_gpio_1|cmsdk_iop_gpio:u_iop_gpio|reg_douten_padded[9]                                                                                    ; FF_X31_Y7_N28        ; 3       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus|mux_hready~0                                                                                                      ; LABCELL_X29_Y15_N12  ; 96      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb|apb_select                                                                                  ; LABCELL_X33_Y14_N39  ; 22      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb|apb_tran_end                                                                                ; LABCELL_X29_Y14_N33  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[31]~1   ; MLABCELL_X25_Y16_N45 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|ctrl_en~0         ; MLABCELL_X25_Y15_N12 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|int_clr_en~0      ; LABCELL_X27_Y14_N51  ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_en~0         ; LABCELL_X22_Y16_N6   ; 37      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period_en~0  ; LABCELL_X23_Y16_N18  ; 44      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_req_t        ; LABCELL_X22_Y18_N42  ; 48      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|nxt_carry_mux~3   ; MLABCELL_X25_Y16_N42 ; 23      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|prescale_cnt[3]~0 ; LABCELL_X22_Y18_N3   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[31]~1   ; MLABCELL_X21_Y18_N6  ; 22      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|ctrl_en~0         ; LABCELL_X23_Y16_N6   ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|int_clr_en~0      ; LABCELL_X27_Y14_N27  ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_en~0         ; LABCELL_X22_Y16_N33  ; 33      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period_en~0  ; LABCELL_X23_Y16_N39  ; 39      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_req_t        ; LABCELL_X16_Y17_N24  ; 48      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|nxt_carry_mux~3   ; MLABCELL_X21_Y18_N9  ; 28      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|prescale_cnt[7]~0 ; MLABCELL_X21_Y18_N3  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|i_prdata[19]~3                                               ; LABCELL_X30_Y14_N18  ; 24      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|timer_itcr_wr_en~0                                           ; LABCELL_X30_Y14_N21  ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|timer_itop_wr_en~0                                           ; LABCELL_X24_Y14_N15  ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave|Equal0~2                                                         ; LABCELL_X29_Y14_N48  ; 17      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave|reg_data0[15]~2                                                  ; LABCELL_X29_Y14_N18  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave|reg_data0[23]~0                                                  ; LABCELL_X33_Y18_N57  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave|reg_data0[31]~1                                                  ; LABCELL_X33_Y18_N51  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave|reg_data0[7]~3                                                   ; LABCELL_X33_Y18_N45  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|ext_in_enable                                                               ; LABCELL_X23_Y11_N57  ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|read_enable                                                                 ; LABCELL_X22_Y14_N54  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|reg_curr_val[31]~0                                                          ; LABCELL_X18_Y13_N57  ; 46      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|write_enable00~0                                                            ; LABCELL_X18_Y13_N0   ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0|write_enable08~0                                                            ; LABCELL_X18_Y13_N51  ; 33      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|ext_in_enable                                                               ; LABCELL_X22_Y12_N54  ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|read_enable                                                                 ; LABCELL_X22_Y12_N42  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|read_mux_byte0_reg[4]~0                                                     ; LABCELL_X29_Y14_N57  ; 8       ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|reg_curr_val[31]~0                                                          ; LABCELL_X18_Y12_N48  ; 45      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|write_enable00~1                                                            ; LABCELL_X18_Y13_N9   ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_timer:gen_apb_timer_1.u_apb_timer_1|write_enable08~0                                                            ; LABCELL_X18_Y13_N3   ; 34      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|always11~0                                                                     ; LABCELL_X29_Y7_N36   ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|always15~0                                                                     ; LABCELL_X30_Y7_N54   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|always7~0                                                                      ; MLABCELL_X28_Y10_N9  ; 20      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|always9~0                                                                      ; LABCELL_X23_Y12_N57  ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|nxt_baud_cntr_i~0                                                              ; MLABCELL_X28_Y10_N0  ; 20      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|read_enable~0                                                                  ; MLABCELL_X25_Y10_N15 ; 14      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|read_mux_byte0_reg[6]~4                                                        ; LABCELL_X23_Y10_N42  ; 9       ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_tick                                                                  ; FF_X28_Y10_N32       ; 17      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_ctrl[1]                                                                    ; FF_X28_Y8_N53        ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_state_inc                                                                   ; LABCELL_X27_Y6_N12   ; 13      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_state_update                                                                ; LABCELL_X27_Y6_N27   ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rxbuf_sample                                                                   ; LABCELL_X27_Y6_N42   ; 11      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|tx_state_update                                                                ; LABCELL_X30_Y7_N3    ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|update_rx_tick_cnt                                                             ; LABCELL_X27_Y6_N30   ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|write_enable00                                                                 ; LABCELL_X27_Y8_N36   ; 11      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|write_enable08                                                                 ; LABCELL_X27_Y9_N6    ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|write_enable10                                                                 ; LABCELL_X27_Y11_N54  ; 27      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|always11~0                                                                     ; MLABCELL_X28_Y7_N18  ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|always15~0                                                                     ; LABCELL_X27_Y9_N12   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|always7~0                                                                      ; LABCELL_X24_Y9_N36   ; 18      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|nxt_baud_cntr_i~0                                                              ; MLABCELL_X25_Y9_N12  ; 18      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|read_enable~0                                                                  ; MLABCELL_X25_Y9_N57  ; 10      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_tick                                                                  ; FF_X23_Y9_N11        ; 17      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_ctrl[1]                                                                    ; FF_X25_Y9_N50        ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rx_state_inc                                                                   ; LABCELL_X22_Y9_N45   ; 13      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rx_state_update                                                                ; MLABCELL_X28_Y9_N51  ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rxbuf_sample                                                                   ; MLABCELL_X28_Y9_N21  ; 11      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|update_rx_tick_cnt                                                             ; LABCELL_X22_Y9_N9    ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|write_enable00                                                                 ; LABCELL_X27_Y9_N18   ; 11      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|write_enable08                                                                 ; LABCELL_X27_Y9_N21   ; 9       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|write_enable10                                                                 ; MLABCELL_X25_Y9_N0   ; 21      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|always11~0                                                                     ; LABCELL_X31_Y7_N21   ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|always15~0                                                                     ; LABCELL_X27_Y12_N0   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|always7~0                                                                      ; LABCELL_X27_Y11_N57  ; 20      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|nxt_baud_cntr_i~0                                                              ; LABCELL_X27_Y11_N30  ; 20      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|read_enable~0                                                                  ; LABCELL_X22_Y10_N27  ; 10      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|read_mux_byte0_reg[3]~0                                                        ; MLABCELL_X28_Y14_N15 ; 12      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_tick                                                                  ; FF_X23_Y8_N50        ; 18      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_ctrl[1]                                                                    ; FF_X27_Y11_N5        ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_state_inc                                                                   ; MLABCELL_X25_Y8_N57  ; 15      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_state_update                                                                ; MLABCELL_X25_Y8_N45  ; 6       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rxbuf_sample                                                                   ; MLABCELL_X25_Y8_N30  ; 11      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|update_rx_tick_cnt                                                             ; MLABCELL_X25_Y8_N54  ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|write_enable00                                                                 ; LABCELL_X31_Y7_N39   ; 11      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|write_enable08                                                                 ; LABCELL_X31_Y7_N57   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|write_enable10                                                                 ; MLABCELL_X25_Y11_N27 ; 25      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|int_clr_en~1                 ; LABCELL_X24_Y14_N27  ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|load_en_reg                  ; FF_X17_Y15_N2        ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|load_en~0                    ; LABCELL_X23_Y14_N15  ; 38      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|nxt_carry_mux~0              ; LABCELL_X17_Y15_N27  ; 22      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_count[31]~0              ; LABCELL_X18_Y16_N45  ; 20      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|wdog_ctrl_en~2               ; LABCELL_X23_Y14_N54  ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|i_prdata[16]~0                                                         ; LABCELL_X23_Y14_N6   ; 24      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|prdata_next_en                                                         ; LABCELL_X27_Y15_N9   ; 8       ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|prdata_next~0                                                          ; LABCELL_X17_Y15_N12  ; 31      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|wdog_itcr_wr_en~0                                                      ; LABCELL_X24_Y14_N48  ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|wdog_itop_wr_en~0                                                      ; LABCELL_X24_Y14_N3   ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|wdog_lock_wr_en~1                                                      ; LABCELL_X24_Y14_N33  ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl|ahb_access                                                                                                              ; LABCELL_X37_Y15_N24  ; 13      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl|reg_lockupreset_write                                                                                                   ; LABCELL_X30_Y16_N36  ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl|reg_remap_write                                                                                                         ; LABCELL_X30_Y16_N18  ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl|reg_resetinfo_en                                                                                                        ; LABCELL_X30_Y16_N57  ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                         ;
+----------+----------+---------+----------------------+------------------+---------------------------+
; Name     ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------+----------+---------+----------------------+------------------+---------------------------+
; SWCLKTCK ; PIN_AJ21 ; 77      ; Global Clock         ; GCLK5            ; --                        ;
; XTAL1    ; PIN_AF14 ; 3081    ; Global Clock         ; GCLK6            ; --                        ;
+----------+----------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------+
; Non-Global High Fan-Out Signals                          ;
+------------------------------------------------+---------+
; Name                                           ; Fan-Out ;
+------------------------------------------------+---------+
; cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl|prst_reg ; 1968    ;
+------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                 ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 16384        ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 16384                       ; 8                           ; --                          ; --                          ; 131072              ; 16          ; 0     ; None ; M10K_X49_Y14_N0, M10K_X38_Y2_N0, M10K_X26_Y5_N0, M10K_X41_Y1_N0, M10K_X26_Y10_N0, M10K_X26_Y2_N0, M10K_X49_Y12_N0, M10K_X26_Y11_N0, M10K_X26_Y4_N0, M10K_X26_Y9_N0, M10K_X26_Y14_N0, M10K_X26_Y3_N0, M10K_X26_Y12_N0, M10K_X14_Y14_N0, M10K_X26_Y13_N0, M10K_X14_Y13_N0        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 16384        ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 16384                       ; 8                           ; --                          ; --                          ; 131072              ; 16          ; 0     ; None ; M10K_X38_Y9_N0, M10K_X26_Y6_N0, M10K_X38_Y10_N0, M10K_X41_Y3_N0, M10K_X38_Y4_N0, M10K_X49_Y6_N0, M10K_X41_Y8_N0, M10K_X38_Y8_N0, M10K_X38_Y5_N0, M10K_X38_Y6_N0, M10K_X58_Y9_N0, M10K_X26_Y7_N0, M10K_X14_Y12_N0, M10K_X14_Y10_N0, M10K_X41_Y7_N0, M10K_X26_Y8_N0              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 16384        ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 16384                       ; 8                           ; --                          ; --                          ; 131072              ; 16          ; 0     ; None ; M10K_X49_Y3_N0, M10K_X41_Y5_N0, M10K_X49_Y4_N0, M10K_X14_Y9_N0, M10K_X14_Y11_N0, M10K_X38_Y1_N0, M10K_X49_Y1_N0, M10K_X41_Y2_N0, M10K_X41_Y9_N0, M10K_X49_Y11_N0, M10K_X49_Y13_N0, M10K_X58_Y13_N0, M10K_X38_Y7_N0, M10K_X49_Y5_N0, M10K_X49_Y9_N0, M10K_X49_Y7_N0             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; cmsdk_ahb_ram:u_ahb_ram|cmsdk_fpga_sram:u_fpga_sram|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 16384        ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 16384                       ; 8                           ; --                          ; --                          ; 131072              ; 16          ; 0     ; None ; M10K_X58_Y14_N0, M10K_X41_Y11_N0, M10K_X38_Y12_N0, M10K_X38_Y11_N0, M10K_X49_Y8_N0, M10K_X49_Y10_N0, M10K_X41_Y12_N0, M10K_X38_Y13_N0, M10K_X41_Y13_N0, M10K_X41_Y4_N0, M10K_X41_Y10_N0, M10K_X58_Y12_N0, M10K_X58_Y11_N0, M10K_X58_Y10_N0, M10K_X41_Y6_N0, M10K_X38_Y3_N0     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM0_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; Single Clock ; 16384        ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 16384                       ; 8                           ; --                          ; --                          ; 131072              ; 16          ; 0     ; None ; M10K_X26_Y21_N0, M10K_X14_Y19_N0, M10K_X49_Y15_N0, M10K_X49_Y23_N0, M10K_X26_Y20_N0, M10K_X49_Y21_N0, M10K_X26_Y19_N0, M10K_X26_Y15_N0, M10K_X14_Y18_N0, M10K_X14_Y17_N0, M10K_X14_Y20_N0, M10K_X41_Y19_N0, M10K_X26_Y16_N0, M10K_X26_Y17_N0, M10K_X49_Y16_N0, M10K_X38_Y15_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM1_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; Single Clock ; 16384        ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 16384                       ; 8                           ; --                          ; --                          ; 131072              ; 16          ; 0     ; None ; M10K_X38_Y24_N0, M10K_X26_Y22_N0, M10K_X26_Y23_N0, M10K_X38_Y27_N0, M10K_X41_Y28_N0, M10K_X49_Y20_N0, M10K_X38_Y22_N0, M10K_X38_Y23_N0, M10K_X26_Y24_N0, M10K_X38_Y20_N0, M10K_X41_Y26_N0, M10K_X49_Y24_N0, M10K_X41_Y20_N0, M10K_X38_Y18_N0, M10K_X38_Y21_N0, M10K_X41_Y22_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM2_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; Single Clock ; 16384        ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 16384                       ; 8                           ; --                          ; --                          ; 131072              ; 16          ; 0     ; None ; M10K_X38_Y14_N0, M10K_X38_Y17_N0, M10K_X26_Y18_N0, M10K_X14_Y16_N0, M10K_X49_Y18_N0, M10K_X58_Y16_N0, M10K_X41_Y29_N0, M10K_X41_Y21_N0, M10K_X41_Y16_N0, M10K_X41_Y18_N0, M10K_X41_Y30_N0, M10K_X38_Y28_N0, M10K_X38_Y30_N0, M10K_X41_Y24_N0, M10K_X49_Y19_N0, M10K_X58_Y19_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; Single Clock ; 16384        ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 16384                       ; 8                           ; --                          ; --                          ; 131072              ; 16          ; 0     ; None ; M10K_X49_Y17_N0, M10K_X38_Y29_N0, M10K_X41_Y27_N0, M10K_X41_Y23_N0, M10K_X58_Y18_N0, M10K_X38_Y31_N0, M10K_X38_Y25_N0, M10K_X38_Y26_N0, M10K_X58_Y17_N0, M10K_X38_Y19_N0, M10K_X41_Y15_N0, M10K_X38_Y16_N0, M10K_X41_Y17_N0, M10K_X41_Y14_N0, M10K_X41_Y25_N0, M10K_X49_Y22_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                    ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mult0~mult_llmac ; Two Independent 18x18 ; DSP_X32_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Mult0~387        ; Sum of two 18x18      ; DSP_X32_Y16_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 16,245 / 289,320 ( 6 % )  ;
; C12 interconnects                           ; 412 / 13,420 ( 3 % )      ;
; C2 interconnects                            ; 5,746 / 119,108 ( 5 % )   ;
; C4 interconnects                            ; 2,858 / 56,300 ( 5 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 1,239 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 3,048 / 84,580 ( 4 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 794 / 12,676 ( 6 % )      ;
; R14/C12 interconnect drivers                ; 1,030 / 20,720 ( 5 % )    ;
; R3 interconnects                            ; 6,816 / 130,992 ( 5 % )   ;
; R6 interconnects                            ; 11,230 / 266,960 ( 4 % )  ;
; Spine clocks                                ; 7 / 360 ( 2 % )           ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 4            ; 0            ; 4            ; 0            ; 0            ; 40        ; 4            ; 0            ; 40        ; 40        ; 0            ; 35           ; 0            ; 0            ; 0            ; 0            ; 35           ; 0            ; 0            ; 0            ; 0            ; 35           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 36           ; 40           ; 36           ; 40           ; 40           ; 0         ; 36           ; 40           ; 0         ; 0         ; 40           ; 5            ; 40           ; 40           ; 40           ; 40           ; 5            ; 40           ; 40           ; 40           ; 40           ; 5            ; 40           ; 40           ; 40           ; 40           ; 40           ; 40           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; XTAL2              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TDO                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; nTRST              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TDI                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P0[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; P1[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SWDIOTMS           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; XTAL1              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; NRST               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SWCLKTCK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; XTAL1           ; XTAL1                ; 190.7             ;
; SWCLKTCK        ; SWCLKTCK             ; 10.7              ;
; XTAL1           ; SWCLKTCK             ; 6.4               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                 ; Destination Register                                                                                                                                                                          ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl|reset_sync_reg[2]                                                                                                                                         ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Evhpw6                                                                                 ; 6.385             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]    ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.793             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[0]    ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.793             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_req_tog_p  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|carry_reg[1]  ; 0.780             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_req_tog_t  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|carry_reg[1]  ; 0.732             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|carry_reg[0]    ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[10] ; 0.726             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|carry_reg[1]    ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[10] ; 0.721             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_req_tog_t  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.696             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|ctrl_30[1]      ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[15] ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[14] ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[13] ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[12] ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[11] ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[10] ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[9]  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[8]  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[7]  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[6]  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[5]  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[4]  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[3]  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[2]  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[1]  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_period[0]  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|ctrl_75[6]      ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|load_req_tog_p  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.607             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_tick                                                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_rx_overrun                                                             ; 0.597             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_tick_cnt[1]                                                               ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_state[0]                                                                ; 0.566             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_tick_cnt[2]                                                               ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_state[0]                                                                ; 0.562             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|int_clr_tog_w              ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc|reg_carry[1]             ; 0.557             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_tick_cnt[2]                                                               ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_rx_overrun                                                             ; 0.555             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_tick_cnt[3]                                                               ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_rx_overrun                                                             ; 0.553             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[4]    ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.552             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[15]   ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.535             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[14]   ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.535             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[13]   ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.535             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[11]   ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.535             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[10]   ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.535             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|count_reg[12]   ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_2|carry_reg[1]  ; 0.535             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_tick_cnt[1]                                                               ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_rx_overrun                                                             ; 0.531             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rx_state[3]                                                                  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_rx_overrun                                                             ; 0.527             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rxd_lpf[1]                                                                   ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_state[0]                                                                ; 0.518             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rxd_lpf[2]                                                                   ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_state[0]                                                                ; 0.511             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_tick_cnt[0]                                                               ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_rx_overrun                                                             ; 0.504             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_ctrl[6]                                                                  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_txintr                                                                 ; 0.498             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|tx_tick_cnt[3]                                                               ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_txintr                                                                 ; 0.498             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|tx_state[3]                                                                  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_txintr                                                                 ; 0.498             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|tx_state[1]                                                                  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_txintr                                                                 ; 0.498             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|tx_buf_full                                                                  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_txintr                                                                 ; 0.498             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|tx_state[0]                                                                  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_txintr                                                                 ; 0.498             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|tx_state[2]                                                                  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_txintr                                                                 ; 0.498             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|tx_tick_cnt[0]                                                               ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_txintr                                                                 ; 0.498             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|tx_tick_cnt[1]                                                               ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_txintr                                                                 ; 0.498             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|tx_tick_cnt[2]                                                               ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_txintr                                                                 ; 0.498             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_tick                                                                ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_txintr                                                                 ; 0.498             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_div[1]                                                              ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_f[0]                                                         ; 0.492             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_div[0]                                                              ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_f[0]                                                         ; 0.492             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_f[2]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_f[0]                                                         ; 0.492             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_f[3]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_f[0]                                                         ; 0.492             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_div[2]                                                              ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_f[0]                                                         ; 0.492             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_f[1]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_f[0]                                                         ; 0.492             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_tick_cnt[3]                                                               ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_state[0]                                                                ; 0.489             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rxd_lpf[0]                                                                   ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_state[0]                                                                ; 0.483             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rx_state[2]                                                                  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_rx_overrun                                                             ; 0.480             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_div[1]                                                              ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[0]                                                         ; 0.479             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_div[0]                                                              ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[0]                                                         ; 0.479             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[2]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[0]                                                         ; 0.479             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[3]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[0]                                                         ; 0.479             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_div[2]                                                              ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[0]                                                         ; 0.479             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[1]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[0]                                                         ; 0.479             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_div[1]                                                              ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_cntr_f[0]                                                         ; 0.447             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_div[0]                                                              ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_cntr_f[0]                                                         ; 0.447             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_cntr_f[2]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_cntr_f[0]                                                         ; 0.447             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_cntr_f[3]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_cntr_f[0]                                                         ; 0.447             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_div[3]                                                              ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_cntr_f[0]                                                         ; 0.447             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_cntr_f[0]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_baud_cntr_f[0]                                                         ; 0.447             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rx_state[0]                                                                  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_rx_overrun                                                             ; 0.445             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_i[7]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[0]                                                         ; 0.444             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_i[6]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[0]                                                         ; 0.444             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_i[5]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[0]                                                         ; 0.444             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_i[4]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[0]                                                         ; 0.444             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_i[3]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[0]                                                         ; 0.444             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_i[2]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_baud_cntr_f[0]                                                         ; 0.444             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_div[3]                                                              ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_f[0]                                                         ; 0.440             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_f[0]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_f[0]                                                         ; 0.440             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_i[0]                                                           ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_baud_cntr_f[0]                                                         ; 0.440             ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_addr[3]                                                                                                                             ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|ram_block1a14~porta_address_reg0                                                     ; 0.439             ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_addr[7]                                                                                                                             ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|ram_block1a14~porta_address_reg0                                                     ; 0.439             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_val[1]     ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[1]  ; 0.439             ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_addr[12]                                                                                                                            ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|ram_block1a14~porta_address_reg0                                                     ; 0.437             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_tick_cnt[0]                                                               ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_state[0]                                                                ; 0.432             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[0]  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[0]  ; 0.426             ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_addr[2]                                                                                                                             ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|ram_block1a14~porta_address_reg0                                                     ; 0.422             ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_addr[4]                                                                                                                             ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|ram_block1a14~porta_address_reg0                                                     ; 0.422             ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_addr[5]                                                                                                                             ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|ram_block1a14~porta_address_reg0                                                     ; 0.422             ;
; cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_to_sram:u_ahb_to_sram|buf_addr[11]                                                                                                                            ; cmsdk_ahb_rom:u_ahb_rom|cmsdk_fpga_sram:u_fpga_rom|altsyncram:BRAM3_rtl_0|altsyncram_5pa1:auto_generated|ram_block1a14~porta_address_reg0                                                     ; 0.422             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rx_state[1]                                                                  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_rx_overrun                                                             ; 0.421             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Oikax6                                                                                   ; cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic|Rkkax6                                                                                 ; 0.418             ;
; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|load_period[7]  ; cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1|count_reg[7]  ; 0.414             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "cmsdk_mcu"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 36 pins of 40 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): XTAL1~inputCLKENA0 with 2531 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): SWCLKTCK~inputCLKENA0 with 59 fanout uses global clock CLKCTRL_G5
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver SWCLKTCK~inputCLKENA0, placed at CLKCTRL_G5
        Info (179012): Refclk input I/O pad SWCLKTCK is placed onto PIN_AJ21
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cmsdk_mcu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:15
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:19
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:17
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:46
Info (11888): Total time spent on timing analysis during the Fitter is 14.27 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:18
Info (144001): Generated suppressed messages file D:/Project/FPGA/project/20190912DSM0/prj/output_files/cmsdk_mcu.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 6704 megabytes
    Info: Processing ended: Thu Sep 12 14:48:50 2019
    Info: Elapsed time: 00:02:53
    Info: Total CPU time (on all processors): 00:07:52


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Project/FPGA/project/20190912DSM0/prj/output_files/cmsdk_mcu.fit.smsg.


