Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 15:46:59 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/sigmoid_top_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.463ns (16.163%)  route 2.402ns (83.837%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/Q
                         net (fo=31, routed)          0.848     1.589    bd_0_i/hls_inst/inst/sub_ln962_reg_887[0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.126     1.715 r  bd_0_i/hls_inst/inst/m_5_reg_897[5]_i_3/O
                         net (fo=4, routed)           0.473     2.188    bd_0_i/hls_inst/inst/m_5_reg_897[5]_i_3_n_0
    SLICE_X12Y163        LUT6 (Prop_lut6_I5_O)        0.043     2.231 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[47]_srl2_i_4/O
                         net (fo=4, routed)           0.358     2.589    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[47]_srl2_i_4_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I5_O)        0.043     2.632 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2_i_2/O
                         net (fo=3, routed)           0.437     3.069    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2_i_2_n_0
    SLICE_X12Y164        LUT5 (Prop_lut5_I2_O)        0.047     3.116 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2_i_1/O
                         net (fo=1, routed)           0.285     3.402    bd_0_i/hls_inst/inst/p_0_in[39]
    SLICE_X12Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X12Y167        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.122     5.353    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2
  -------------------------------------------------------------------
                         required time                          5.353    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.459ns (16.093%)  route 2.393ns (83.907%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/Q
                         net (fo=31, routed)          0.848     1.589    bd_0_i/hls_inst/inst/sub_ln962_reg_887[0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.126     1.715 r  bd_0_i/hls_inst/inst/m_5_reg_897[5]_i_3/O
                         net (fo=4, routed)           0.473     2.188    bd_0_i/hls_inst/inst/m_5_reg_897[5]_i_3_n_0
    SLICE_X12Y163        LUT6 (Prop_lut6_I5_O)        0.043     2.231 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[47]_srl2_i_4/O
                         net (fo=4, routed)           0.358     2.589    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[47]_srl2_i_4_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I5_O)        0.043     2.632 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2_i_2/O
                         net (fo=3, routed)           0.437     3.069    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2_i_2_n_0
    SLICE_X12Y164        LUT5 (Prop_lut5_I0_O)        0.043     3.112 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[23]_srl2_i_1/O
                         net (fo=1, routed)           0.277     3.389    bd_0_i/hls_inst/inst/p_0_in[23]
    SLICE_X12Y166        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y166        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[23]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X12Y166        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     5.444    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                          5.444    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.459ns (17.028%)  route 2.237ns (82.972%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/Q
                         net (fo=31, routed)          0.848     1.589    bd_0_i/hls_inst/inst/sub_ln962_reg_887[0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.126     1.715 r  bd_0_i/hls_inst/inst/m_5_reg_897[5]_i_3/O
                         net (fo=4, routed)           0.473     2.188    bd_0_i/hls_inst/inst/m_5_reg_897[5]_i_3_n_0
    SLICE_X12Y163        LUT6 (Prop_lut6_I5_O)        0.043     2.231 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[47]_srl2_i_4/O
                         net (fo=4, routed)           0.358     2.589    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[47]_srl2_i_4_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I5_O)        0.043     2.632 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2_i_2/O
                         net (fo=3, routed)           0.254     2.886    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2_i_2_n_0
    SLICE_X10Y163        LUT3 (Prop_lut3_I2_O)        0.043     2.929 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[7]_srl2_i_1/O
                         net (fo=1, routed)           0.303     3.233    bd_0_i/hls_inst/inst/p_0_in[7]
    SLICE_X10Y164        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y164        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[7]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X10Y164        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     5.444    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                          5.444    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[51]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.345ns (12.763%)  route 2.358ns (87.237%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[2]/Q
                         net (fo=24, routed)          1.303     2.099    bd_0_i/hls_inst/inst/sub_ln962_reg_887[2]
    SLICE_X12Y164        LUT6 (Prop_lut6_I4_O)        0.043     2.142 r  bd_0_i/hls_inst/inst/m_5_reg_897[3]_i_1/O
                         net (fo=7, routed)           0.653     2.795    bd_0_i/hls_inst/inst/m_5_reg_897[3]_i_1_n_0
    SLICE_X14Y167        LUT6 (Prop_lut6_I1_O)        0.043     2.838 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[51]_srl2_i_1/O
                         net (fo=1, routed)           0.402     3.240    bd_0_i/hls_inst/inst/p_0_in[51]
    SLICE_X8Y167         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[51]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y167         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[51]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X8Y167         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[51]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[32]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.440ns (16.450%)  route 2.235ns (83.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_fdre_C_Q)         0.259     0.796 f  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[1]/Q
                         net (fo=28, routed)          1.158     1.954    bd_0_i/hls_inst/inst/sub_ln962_reg_887[1]
    SLICE_X8Y163         LUT5 (Prop_lut5_I0_O)        0.047     2.001 r  bd_0_i/hls_inst/inst/m_5_reg_897[0]_i_1/O
                         net (fo=7, routed)           0.875     2.876    bd_0_i/hls_inst/inst/m_5_reg_897[0]_i_1_n_0
    SLICE_X8Y168         LUT6 (Prop_lut6_I0_O)        0.134     3.010 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[32]_srl2_i_1/O
                         net (fo=1, routed)           0.202     3.212    bd_0_i/hls_inst/inst/p_0_in[32]
    SLICE_X8Y166         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[32]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y166         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[32]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X8Y166         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[32]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.212    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[42]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.345ns (12.921%)  route 2.325ns (87.079%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[1]/Q
                         net (fo=28, routed)          1.239     2.035    bd_0_i/hls_inst/inst/sub_ln962_reg_887[1]
    SLICE_X8Y168         LUT6 (Prop_lut6_I1_O)        0.043     2.078 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[50]_srl2_i_2/O
                         net (fo=5, routed)           0.639     2.717    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[50]_srl2_i_2_n_0
    SLICE_X8Y164         LUT6 (Prop_lut6_I5_O)        0.043     2.760 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[42]_srl2_i_1/O
                         net (fo=1, routed)           0.447     3.207    bd_0_i/hls_inst/inst/p_0_in[42]
    SLICE_X12Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[42]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[42]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X12Y167        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     5.441    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[42]_srl2
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -3.207    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[26]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.521ns (19.523%)  route 2.148ns (80.477%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/Q
                         net (fo=31, routed)          0.648     1.389    bd_0_i/hls_inst/inst/sub_ln962_reg_887[0]
    SLICE_X15Y165        LUT3 (Prop_lut3_I1_O)        0.137     1.526 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[50]_srl2_i_5/O
                         net (fo=4, routed)           0.568     2.094    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[50]_srl2_i_5_n_0
    SLICE_X9Y163         LUT6 (Prop_lut6_I0_O)        0.137     2.231 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[50]_srl2_i_3/O
                         net (fo=6, routed)           0.544     2.775    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[50]_srl2_i_3_n_0
    SLICE_X8Y165         LUT6 (Prop_lut6_I0_O)        0.043     2.818 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[26]_srl2_i_1/O
                         net (fo=1, routed)           0.388     3.206    bd_0_i/hls_inst/inst/p_0_in[26]
    SLICE_X12Y166        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[26]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y166        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[26]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X12Y166        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     5.441    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[26]_srl2
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[16]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.515ns (19.285%)  route 2.156ns (80.715%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/Q
                         net (fo=31, routed)          0.848     1.589    bd_0_i/hls_inst/inst/sub_ln962_reg_887[0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.134     1.723 r  bd_0_i/hls_inst/inst/m_5_reg_897[4]_i_3/O
                         net (fo=3, routed)           0.445     2.169    bd_0_i/hls_inst/inst/m_5_reg_897[4]_i_3_n_0
    SLICE_X9Y163         LUT6 (Prop_lut6_I1_O)        0.134     2.303 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2_i_3/O
                         net (fo=6, routed)           0.585     2.888    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2_i_3_n_0
    SLICE_X13Y166        LUT6 (Prop_lut6_I2_O)        0.043     2.931 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[16]_srl2_i_1/O
                         net (fo=1, routed)           0.277     3.208    bd_0_i/hls_inst/inst/p_0_in[16]
    SLICE_X12Y165        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[16]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y165        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[16]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X12Y165        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[16]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.515ns (19.472%)  route 2.130ns (80.528%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/Q
                         net (fo=31, routed)          0.848     1.589    bd_0_i/hls_inst/inst/sub_ln962_reg_887[0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.134     1.723 r  bd_0_i/hls_inst/inst/m_5_reg_897[4]_i_3/O
                         net (fo=3, routed)           0.445     2.169    bd_0_i/hls_inst/inst/m_5_reg_897[4]_i_3_n_0
    SLICE_X9Y163         LUT6 (Prop_lut6_I1_O)        0.134     2.303 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2_i_3/O
                         net (fo=6, routed)           0.550     2.853    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2_i_3_n_0
    SLICE_X10Y167        LUT6 (Prop_lut6_I2_O)        0.043     2.896 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2_i_1/O
                         net (fo=1, routed)           0.286     3.182    bd_0_i/hls_inst/inst/p_0_in[48]
    SLICE_X8Y167         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y167         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X8Y167         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[40]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.515ns (19.733%)  route 2.095ns (80.267%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/Q
                         net (fo=31, routed)          0.848     1.589    bd_0_i/hls_inst/inst/sub_ln962_reg_887[0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.134     1.723 r  bd_0_i/hls_inst/inst/m_5_reg_897[4]_i_3/O
                         net (fo=3, routed)           0.445     2.169    bd_0_i/hls_inst/inst/m_5_reg_897[4]_i_3_n_0
    SLICE_X9Y163         LUT6 (Prop_lut6_I1_O)        0.134     2.303 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2_i_3/O
                         net (fo=6, routed)           0.500     2.803    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2_i_3_n_0
    SLICE_X13Y167        LUT6 (Prop_lut6_I0_O)        0.043     2.846 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[40]_srl2_i_1/O
                         net (fo=1, routed)           0.301     3.147    bd_0_i/hls_inst/inst/p_0_in[40]
    SLICE_X12Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[40]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[40]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X12Y167        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[40]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                  2.298    




