$date
	Fri Nov 03 21:20:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder_tb $end
$var wire 1 ! out $end
$var reg 4 " in [3:0] $end
$var reg 2 # sel [1:0] $end
$scope module dut $end
$var wire 4 $ A [3:0] $end
$var wire 2 % sel [1:0] $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#1
1!
b11 #
b11 %
b1010 "
b1010 $
#3
0!
b10 #
b10 %
#5
1!
b1 #
b1 %
#7
0!
b0 #
b0 %
#9
b11 "
b11 $
0!
b11 #
b11 %
#11
b10 #
b10 %
#13
1!
b1 #
b1 %
#15
b0 #
b0 %
#17
b1000 "
b1000 $
1!
b11 #
b11 %
#19
0!
b10 #
b10 %
#21
b1 #
b1 %
#23
b0 #
b0 %
#25
1!
b11 #
b11 %
