<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › asm › intr_vect_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../index.html"></a><h1>intr_vect_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __intr_vect_defs_asm_h</span>
<span class="cp">#define __intr_vect_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/intr_vect/rtl/guinness/ivmask.config.r</span>
<span class="cm"> *     id:           ivmask.config.r,v 1.4 2005/02/15 16:05:38 stefans Exp</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:08:03 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/intr_vect_defs_asm.h ../../inst/intr_vect/rtl/guinness/ivmask.config.r</span>
<span class="cm"> *      id: $Id: intr_vect_defs_asm.h,v 1.1 2005/04/24 18:31:04 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_mask, scope intr_vect, type rw */</span>
<span class="cp">#define reg_intr_vect_rw_mask___memarb___lsb 0</span>
<span class="cp">#define reg_intr_vect_rw_mask___memarb___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___memarb___bit 0</span>
<span class="cp">#define reg_intr_vect_rw_mask___gen_io___lsb 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___gen_io___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___gen_io___bit 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___iop0___lsb 2</span>
<span class="cp">#define reg_intr_vect_rw_mask___iop0___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___iop0___bit 2</span>
<span class="cp">#define reg_intr_vect_rw_mask___iop1___lsb 3</span>
<span class="cp">#define reg_intr_vect_rw_mask___iop1___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___iop1___bit 3</span>
<span class="cp">#define reg_intr_vect_rw_mask___iop2___lsb 4</span>
<span class="cp">#define reg_intr_vect_rw_mask___iop2___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___iop2___bit 4</span>
<span class="cp">#define reg_intr_vect_rw_mask___iop3___lsb 5</span>
<span class="cp">#define reg_intr_vect_rw_mask___iop3___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___iop3___bit 5</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma0___lsb 6</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma0___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma0___bit 6</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma1___lsb 7</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma1___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma1___bit 7</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma2___lsb 8</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma2___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma2___bit 8</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma3___lsb 9</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma3___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma3___bit 9</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma4___lsb 10</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma4___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma4___bit 10</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma5___lsb 11</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma5___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma5___bit 11</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma6___lsb 12</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma6___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma6___bit 12</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma7___lsb 13</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma7___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma7___bit 13</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma8___lsb 14</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma8___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma8___bit 14</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma9___lsb 15</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma9___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___dma9___bit 15</span>
<span class="cp">#define reg_intr_vect_rw_mask___ata___lsb 16</span>
<span class="cp">#define reg_intr_vect_rw_mask___ata___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___ata___bit 16</span>
<span class="cp">#define reg_intr_vect_rw_mask___sser0___lsb 17</span>
<span class="cp">#define reg_intr_vect_rw_mask___sser0___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___sser0___bit 17</span>
<span class="cp">#define reg_intr_vect_rw_mask___sser1___lsb 18</span>
<span class="cp">#define reg_intr_vect_rw_mask___sser1___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___sser1___bit 18</span>
<span class="cp">#define reg_intr_vect_rw_mask___ser0___lsb 19</span>
<span class="cp">#define reg_intr_vect_rw_mask___ser0___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___ser0___bit 19</span>
<span class="cp">#define reg_intr_vect_rw_mask___ser1___lsb 20</span>
<span class="cp">#define reg_intr_vect_rw_mask___ser1___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___ser1___bit 20</span>
<span class="cp">#define reg_intr_vect_rw_mask___ser2___lsb 21</span>
<span class="cp">#define reg_intr_vect_rw_mask___ser2___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___ser2___bit 21</span>
<span class="cp">#define reg_intr_vect_rw_mask___ser3___lsb 22</span>
<span class="cp">#define reg_intr_vect_rw_mask___ser3___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___ser3___bit 22</span>
<span class="cp">#define reg_intr_vect_rw_mask___p21___lsb 23</span>
<span class="cp">#define reg_intr_vect_rw_mask___p21___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___p21___bit 23</span>
<span class="cp">#define reg_intr_vect_rw_mask___eth0___lsb 24</span>
<span class="cp">#define reg_intr_vect_rw_mask___eth0___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___eth0___bit 24</span>
<span class="cp">#define reg_intr_vect_rw_mask___eth1___lsb 25</span>
<span class="cp">#define reg_intr_vect_rw_mask___eth1___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___eth1___bit 25</span>
<span class="cp">#define reg_intr_vect_rw_mask___timer___lsb 26</span>
<span class="cp">#define reg_intr_vect_rw_mask___timer___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___timer___bit 26</span>
<span class="cp">#define reg_intr_vect_rw_mask___bif_arb___lsb 27</span>
<span class="cp">#define reg_intr_vect_rw_mask___bif_arb___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___bif_arb___bit 27</span>
<span class="cp">#define reg_intr_vect_rw_mask___bif_dma___lsb 28</span>
<span class="cp">#define reg_intr_vect_rw_mask___bif_dma___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___bif_dma___bit 28</span>
<span class="cp">#define reg_intr_vect_rw_mask___ext___lsb 29</span>
<span class="cp">#define reg_intr_vect_rw_mask___ext___width 1</span>
<span class="cp">#define reg_intr_vect_rw_mask___ext___bit 29</span>
<span class="cp">#define reg_intr_vect_rw_mask_offset 0</span>

<span class="cm">/* Register r_vect, scope intr_vect, type r */</span>
<span class="cp">#define reg_intr_vect_r_vect___memarb___lsb 0</span>
<span class="cp">#define reg_intr_vect_r_vect___memarb___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___memarb___bit 0</span>
<span class="cp">#define reg_intr_vect_r_vect___gen_io___lsb 1</span>
<span class="cp">#define reg_intr_vect_r_vect___gen_io___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___gen_io___bit 1</span>
<span class="cp">#define reg_intr_vect_r_vect___iop0___lsb 2</span>
<span class="cp">#define reg_intr_vect_r_vect___iop0___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___iop0___bit 2</span>
<span class="cp">#define reg_intr_vect_r_vect___iop1___lsb 3</span>
<span class="cp">#define reg_intr_vect_r_vect___iop1___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___iop1___bit 3</span>
<span class="cp">#define reg_intr_vect_r_vect___iop2___lsb 4</span>
<span class="cp">#define reg_intr_vect_r_vect___iop2___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___iop2___bit 4</span>
<span class="cp">#define reg_intr_vect_r_vect___iop3___lsb 5</span>
<span class="cp">#define reg_intr_vect_r_vect___iop3___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___iop3___bit 5</span>
<span class="cp">#define reg_intr_vect_r_vect___dma0___lsb 6</span>
<span class="cp">#define reg_intr_vect_r_vect___dma0___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___dma0___bit 6</span>
<span class="cp">#define reg_intr_vect_r_vect___dma1___lsb 7</span>
<span class="cp">#define reg_intr_vect_r_vect___dma1___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___dma1___bit 7</span>
<span class="cp">#define reg_intr_vect_r_vect___dma2___lsb 8</span>
<span class="cp">#define reg_intr_vect_r_vect___dma2___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___dma2___bit 8</span>
<span class="cp">#define reg_intr_vect_r_vect___dma3___lsb 9</span>
<span class="cp">#define reg_intr_vect_r_vect___dma3___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___dma3___bit 9</span>
<span class="cp">#define reg_intr_vect_r_vect___dma4___lsb 10</span>
<span class="cp">#define reg_intr_vect_r_vect___dma4___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___dma4___bit 10</span>
<span class="cp">#define reg_intr_vect_r_vect___dma5___lsb 11</span>
<span class="cp">#define reg_intr_vect_r_vect___dma5___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___dma5___bit 11</span>
<span class="cp">#define reg_intr_vect_r_vect___dma6___lsb 12</span>
<span class="cp">#define reg_intr_vect_r_vect___dma6___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___dma6___bit 12</span>
<span class="cp">#define reg_intr_vect_r_vect___dma7___lsb 13</span>
<span class="cp">#define reg_intr_vect_r_vect___dma7___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___dma7___bit 13</span>
<span class="cp">#define reg_intr_vect_r_vect___dma8___lsb 14</span>
<span class="cp">#define reg_intr_vect_r_vect___dma8___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___dma8___bit 14</span>
<span class="cp">#define reg_intr_vect_r_vect___dma9___lsb 15</span>
<span class="cp">#define reg_intr_vect_r_vect___dma9___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___dma9___bit 15</span>
<span class="cp">#define reg_intr_vect_r_vect___ata___lsb 16</span>
<span class="cp">#define reg_intr_vect_r_vect___ata___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___ata___bit 16</span>
<span class="cp">#define reg_intr_vect_r_vect___sser0___lsb 17</span>
<span class="cp">#define reg_intr_vect_r_vect___sser0___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___sser0___bit 17</span>
<span class="cp">#define reg_intr_vect_r_vect___sser1___lsb 18</span>
<span class="cp">#define reg_intr_vect_r_vect___sser1___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___sser1___bit 18</span>
<span class="cp">#define reg_intr_vect_r_vect___ser0___lsb 19</span>
<span class="cp">#define reg_intr_vect_r_vect___ser0___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___ser0___bit 19</span>
<span class="cp">#define reg_intr_vect_r_vect___ser1___lsb 20</span>
<span class="cp">#define reg_intr_vect_r_vect___ser1___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___ser1___bit 20</span>
<span class="cp">#define reg_intr_vect_r_vect___ser2___lsb 21</span>
<span class="cp">#define reg_intr_vect_r_vect___ser2___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___ser2___bit 21</span>
<span class="cp">#define reg_intr_vect_r_vect___ser3___lsb 22</span>
<span class="cp">#define reg_intr_vect_r_vect___ser3___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___ser3___bit 22</span>
<span class="cp">#define reg_intr_vect_r_vect___p21___lsb 23</span>
<span class="cp">#define reg_intr_vect_r_vect___p21___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___p21___bit 23</span>
<span class="cp">#define reg_intr_vect_r_vect___eth0___lsb 24</span>
<span class="cp">#define reg_intr_vect_r_vect___eth0___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___eth0___bit 24</span>
<span class="cp">#define reg_intr_vect_r_vect___eth1___lsb 25</span>
<span class="cp">#define reg_intr_vect_r_vect___eth1___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___eth1___bit 25</span>
<span class="cp">#define reg_intr_vect_r_vect___timer___lsb 26</span>
<span class="cp">#define reg_intr_vect_r_vect___timer___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___timer___bit 26</span>
<span class="cp">#define reg_intr_vect_r_vect___bif_arb___lsb 27</span>
<span class="cp">#define reg_intr_vect_r_vect___bif_arb___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___bif_arb___bit 27</span>
<span class="cp">#define reg_intr_vect_r_vect___bif_dma___lsb 28</span>
<span class="cp">#define reg_intr_vect_r_vect___bif_dma___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___bif_dma___bit 28</span>
<span class="cp">#define reg_intr_vect_r_vect___ext___lsb 29</span>
<span class="cp">#define reg_intr_vect_r_vect___ext___width 1</span>
<span class="cp">#define reg_intr_vect_r_vect___ext___bit 29</span>
<span class="cp">#define reg_intr_vect_r_vect_offset 4</span>

<span class="cm">/* Register r_masked_vect, scope intr_vect, type r */</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___memarb___lsb 0</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___memarb___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___memarb___bit 0</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___gen_io___lsb 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___gen_io___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___gen_io___bit 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___iop0___lsb 2</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___iop0___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___iop0___bit 2</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___iop1___lsb 3</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___iop1___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___iop1___bit 3</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___iop2___lsb 4</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___iop2___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___iop2___bit 4</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___iop3___lsb 5</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___iop3___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___iop3___bit 5</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma0___lsb 6</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma0___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma0___bit 6</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma1___lsb 7</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma1___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma1___bit 7</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma2___lsb 8</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma2___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma2___bit 8</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma3___lsb 9</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma3___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma3___bit 9</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma4___lsb 10</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma4___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma4___bit 10</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma5___lsb 11</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma5___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma5___bit 11</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma6___lsb 12</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma6___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma6___bit 12</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma7___lsb 13</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma7___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma7___bit 13</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma8___lsb 14</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma8___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma8___bit 14</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma9___lsb 15</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma9___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___dma9___bit 15</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ata___lsb 16</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ata___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ata___bit 16</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___sser0___lsb 17</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___sser0___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___sser0___bit 17</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___sser1___lsb 18</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___sser1___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___sser1___bit 18</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ser0___lsb 19</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ser0___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ser0___bit 19</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ser1___lsb 20</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ser1___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ser1___bit 20</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ser2___lsb 21</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ser2___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ser2___bit 21</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ser3___lsb 22</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ser3___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ser3___bit 22</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___p21___lsb 23</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___p21___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___p21___bit 23</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___eth0___lsb 24</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___eth0___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___eth0___bit 24</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___eth1___lsb 25</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___eth1___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___eth1___bit 25</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___timer___lsb 26</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___timer___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___timer___bit 26</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___bif_arb___lsb 27</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___bif_arb___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___bif_arb___bit 27</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___bif_dma___lsb 28</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___bif_dma___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___bif_dma___bit 28</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ext___lsb 29</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ext___width 1</span>
<span class="cp">#define reg_intr_vect_r_masked_vect___ext___bit 29</span>
<span class="cp">#define reg_intr_vect_r_masked_vect_offset 8</span>

<span class="cm">/* Register r_nmi, scope intr_vect, type r */</span>
<span class="cp">#define reg_intr_vect_r_nmi___ext___lsb 0</span>
<span class="cp">#define reg_intr_vect_r_nmi___ext___width 1</span>
<span class="cp">#define reg_intr_vect_r_nmi___ext___bit 0</span>
<span class="cp">#define reg_intr_vect_r_nmi___watchdog___lsb 1</span>
<span class="cp">#define reg_intr_vect_r_nmi___watchdog___width 1</span>
<span class="cp">#define reg_intr_vect_r_nmi___watchdog___bit 1</span>
<span class="cp">#define reg_intr_vect_r_nmi_offset 12</span>

<span class="cm">/* Register r_guru, scope intr_vect, type r */</span>
<span class="cp">#define reg_intr_vect_r_guru___jtag___lsb 0</span>
<span class="cp">#define reg_intr_vect_r_guru___jtag___width 1</span>
<span class="cp">#define reg_intr_vect_r_guru___jtag___bit 0</span>
<span class="cp">#define reg_intr_vect_r_guru_offset 16</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_intr_vect_off                        0x00000000</span>
<span class="cp">#define regk_intr_vect_on                         0x00000001</span>
<span class="cp">#define regk_intr_vect_rw_mask_default            0x00000000</span>
<span class="cp">#endif </span><span class="cm">/* __intr_vect_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:7}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../javascript/docco.min.js"></script>
</html>
