
LoRaWAN_End_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001aaf0  08000138  08000138  00010138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e94  0801ac28  0801ac28  0002ac28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801babc  0801babc  000301c8  2**0
                  CONTENTS
  4 .ARM          00000008  0801babc  0801babc  0002babc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801bac4  0801bac4  000301c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801bac4  0801bac4  0002bac4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801bac8  0801bac8  0002bac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001c8  20000000  0801bacc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017a8  200001c8  0801bc94  000301c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  20001970  0801bc94  00031970  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000301c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000646a8  00000000  00000000  000301f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000afad  00000000  00000000  0009489a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003188  00000000  00000000  0009f848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002da8  00000000  00000000  000a29d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b1be  00000000  00000000  000a5778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00038318  00000000  00000000  000d0936  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3b4e  00000000  00000000  00108c4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001ec79c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cbb4  00000000  00000000  001ec7f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	; (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	; (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	200001c8 	.word	0x200001c8
 8000154:	00000000 	.word	0x00000000
 8000158:	0801ac10 	.word	0x0801ac10

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	; (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	; (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	; (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	200001cc 	.word	0x200001cc
 8000174:	0801ac10 	.word	0x0801ac10

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_drsub>:
 8000188:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800018c:	e002      	b.n	8000194 <__adddf3>
 800018e:	bf00      	nop

08000190 <__aeabi_dsub>:
 8000190:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000194 <__adddf3>:
 8000194:	b530      	push	{r4, r5, lr}
 8000196:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800019a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800019e:	ea94 0f05 	teq	r4, r5
 80001a2:	bf08      	it	eq
 80001a4:	ea90 0f02 	teqeq	r0, r2
 80001a8:	bf1f      	itttt	ne
 80001aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ba:	f000 80e2 	beq.w	8000382 <__adddf3+0x1ee>
 80001be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001c6:	bfb8      	it	lt
 80001c8:	426d      	neglt	r5, r5
 80001ca:	dd0c      	ble.n	80001e6 <__adddf3+0x52>
 80001cc:	442c      	add	r4, r5
 80001ce:	ea80 0202 	eor.w	r2, r0, r2
 80001d2:	ea81 0303 	eor.w	r3, r1, r3
 80001d6:	ea82 0000 	eor.w	r0, r2, r0
 80001da:	ea83 0101 	eor.w	r1, r3, r1
 80001de:	ea80 0202 	eor.w	r2, r0, r2
 80001e2:	ea81 0303 	eor.w	r3, r1, r3
 80001e6:	2d36      	cmp	r5, #54	; 0x36
 80001e8:	bf88      	it	hi
 80001ea:	bd30      	pophi	{r4, r5, pc}
 80001ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x70>
 80001fe:	4240      	negs	r0, r0
 8000200:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000204:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000208:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800020c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000210:	d002      	beq.n	8000218 <__adddf3+0x84>
 8000212:	4252      	negs	r2, r2
 8000214:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000218:	ea94 0f05 	teq	r4, r5
 800021c:	f000 80a7 	beq.w	800036e <__adddf3+0x1da>
 8000220:	f1a4 0401 	sub.w	r4, r4, #1
 8000224:	f1d5 0e20 	rsbs	lr, r5, #32
 8000228:	db0d      	blt.n	8000246 <__adddf3+0xb2>
 800022a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800022e:	fa22 f205 	lsr.w	r2, r2, r5
 8000232:	1880      	adds	r0, r0, r2
 8000234:	f141 0100 	adc.w	r1, r1, #0
 8000238:	fa03 f20e 	lsl.w	r2, r3, lr
 800023c:	1880      	adds	r0, r0, r2
 800023e:	fa43 f305 	asr.w	r3, r3, r5
 8000242:	4159      	adcs	r1, r3
 8000244:	e00e      	b.n	8000264 <__adddf3+0xd0>
 8000246:	f1a5 0520 	sub.w	r5, r5, #32
 800024a:	f10e 0e20 	add.w	lr, lr, #32
 800024e:	2a01      	cmp	r2, #1
 8000250:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000254:	bf28      	it	cs
 8000256:	f04c 0c02 	orrcs.w	ip, ip, #2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	18c0      	adds	r0, r0, r3
 8000260:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000264:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000268:	d507      	bpl.n	800027a <__adddf3+0xe6>
 800026a:	f04f 0e00 	mov.w	lr, #0
 800026e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000272:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000276:	eb6e 0101 	sbc.w	r1, lr, r1
 800027a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800027e:	d31b      	bcc.n	80002b8 <__adddf3+0x124>
 8000280:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000284:	d30c      	bcc.n	80002a0 <__adddf3+0x10c>
 8000286:	0849      	lsrs	r1, r1, #1
 8000288:	ea5f 0030 	movs.w	r0, r0, rrx
 800028c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000290:	f104 0401 	add.w	r4, r4, #1
 8000294:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000298:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800029c:	f080 809a 	bcs.w	80003d4 <__adddf3+0x240>
 80002a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002a4:	bf08      	it	eq
 80002a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002aa:	f150 0000 	adcs.w	r0, r0, #0
 80002ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002b2:	ea41 0105 	orr.w	r1, r1, r5
 80002b6:	bd30      	pop	{r4, r5, pc}
 80002b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002bc:	4140      	adcs	r0, r0
 80002be:	eb41 0101 	adc.w	r1, r1, r1
 80002c2:	3c01      	subs	r4, #1
 80002c4:	bf28      	it	cs
 80002c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002ca:	d2e9      	bcs.n	80002a0 <__adddf3+0x10c>
 80002cc:	f091 0f00 	teq	r1, #0
 80002d0:	bf04      	itt	eq
 80002d2:	4601      	moveq	r1, r0
 80002d4:	2000      	moveq	r0, #0
 80002d6:	fab1 f381 	clz	r3, r1
 80002da:	bf08      	it	eq
 80002dc:	3320      	addeq	r3, #32
 80002de:	f1a3 030b 	sub.w	r3, r3, #11
 80002e2:	f1b3 0220 	subs.w	r2, r3, #32
 80002e6:	da0c      	bge.n	8000302 <__adddf3+0x16e>
 80002e8:	320c      	adds	r2, #12
 80002ea:	dd08      	ble.n	80002fe <__adddf3+0x16a>
 80002ec:	f102 0c14 	add.w	ip, r2, #20
 80002f0:	f1c2 020c 	rsb	r2, r2, #12
 80002f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f8:	fa21 f102 	lsr.w	r1, r1, r2
 80002fc:	e00c      	b.n	8000318 <__adddf3+0x184>
 80002fe:	f102 0214 	add.w	r2, r2, #20
 8000302:	bfd8      	it	le
 8000304:	f1c2 0c20 	rsble	ip, r2, #32
 8000308:	fa01 f102 	lsl.w	r1, r1, r2
 800030c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000310:	bfdc      	itt	le
 8000312:	ea41 010c 	orrle.w	r1, r1, ip
 8000316:	4090      	lslle	r0, r2
 8000318:	1ae4      	subs	r4, r4, r3
 800031a:	bfa2      	ittt	ge
 800031c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000320:	4329      	orrge	r1, r5
 8000322:	bd30      	popge	{r4, r5, pc}
 8000324:	ea6f 0404 	mvn.w	r4, r4
 8000328:	3c1f      	subs	r4, #31
 800032a:	da1c      	bge.n	8000366 <__adddf3+0x1d2>
 800032c:	340c      	adds	r4, #12
 800032e:	dc0e      	bgt.n	800034e <__adddf3+0x1ba>
 8000330:	f104 0414 	add.w	r4, r4, #20
 8000334:	f1c4 0220 	rsb	r2, r4, #32
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f302 	lsl.w	r3, r1, r2
 8000340:	ea40 0003 	orr.w	r0, r0, r3
 8000344:	fa21 f304 	lsr.w	r3, r1, r4
 8000348:	ea45 0103 	orr.w	r1, r5, r3
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	f1c4 040c 	rsb	r4, r4, #12
 8000352:	f1c4 0220 	rsb	r2, r4, #32
 8000356:	fa20 f002 	lsr.w	r0, r0, r2
 800035a:	fa01 f304 	lsl.w	r3, r1, r4
 800035e:	ea40 0003 	orr.w	r0, r0, r3
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	fa21 f004 	lsr.w	r0, r1, r4
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	f094 0f00 	teq	r4, #0
 8000372:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000376:	bf06      	itte	eq
 8000378:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800037c:	3401      	addeq	r4, #1
 800037e:	3d01      	subne	r5, #1
 8000380:	e74e      	b.n	8000220 <__adddf3+0x8c>
 8000382:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000386:	bf18      	it	ne
 8000388:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800038c:	d029      	beq.n	80003e2 <__adddf3+0x24e>
 800038e:	ea94 0f05 	teq	r4, r5
 8000392:	bf08      	it	eq
 8000394:	ea90 0f02 	teqeq	r0, r2
 8000398:	d005      	beq.n	80003a6 <__adddf3+0x212>
 800039a:	ea54 0c00 	orrs.w	ip, r4, r0
 800039e:	bf04      	itt	eq
 80003a0:	4619      	moveq	r1, r3
 80003a2:	4610      	moveq	r0, r2
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea91 0f03 	teq	r1, r3
 80003aa:	bf1e      	ittt	ne
 80003ac:	2100      	movne	r1, #0
 80003ae:	2000      	movne	r0, #0
 80003b0:	bd30      	popne	{r4, r5, pc}
 80003b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003b6:	d105      	bne.n	80003c4 <__adddf3+0x230>
 80003b8:	0040      	lsls	r0, r0, #1
 80003ba:	4149      	adcs	r1, r1
 80003bc:	bf28      	it	cs
 80003be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c8:	bf3c      	itt	cc
 80003ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ce:	bd30      	popcc	{r4, r5, pc}
 80003d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003dc:	f04f 0000 	mov.w	r0, #0
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf1a      	itte	ne
 80003e8:	4619      	movne	r1, r3
 80003ea:	4610      	movne	r0, r2
 80003ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f0:	bf1c      	itt	ne
 80003f2:	460b      	movne	r3, r1
 80003f4:	4602      	movne	r2, r0
 80003f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003fa:	bf06      	itte	eq
 80003fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000400:	ea91 0f03 	teqeq	r1, r3
 8000404:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	bf00      	nop

0800040c <__aeabi_ui2d>:
 800040c:	f090 0f00 	teq	r0, #0
 8000410:	bf04      	itt	eq
 8000412:	2100      	moveq	r1, #0
 8000414:	4770      	bxeq	lr
 8000416:	b530      	push	{r4, r5, lr}
 8000418:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800041c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000420:	f04f 0500 	mov.w	r5, #0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e750      	b.n	80002cc <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_i2d>:
 800042c:	f090 0f00 	teq	r0, #0
 8000430:	bf04      	itt	eq
 8000432:	2100      	moveq	r1, #0
 8000434:	4770      	bxeq	lr
 8000436:	b530      	push	{r4, r5, lr}
 8000438:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800043c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000440:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000444:	bf48      	it	mi
 8000446:	4240      	negmi	r0, r0
 8000448:	f04f 0100 	mov.w	r1, #0
 800044c:	e73e      	b.n	80002cc <__adddf3+0x138>
 800044e:	bf00      	nop

08000450 <__aeabi_f2d>:
 8000450:	0042      	lsls	r2, r0, #1
 8000452:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000456:	ea4f 0131 	mov.w	r1, r1, rrx
 800045a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800045e:	bf1f      	itttt	ne
 8000460:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000464:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000468:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800046c:	4770      	bxne	lr
 800046e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000472:	bf08      	it	eq
 8000474:	4770      	bxeq	lr
 8000476:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800047a:	bf04      	itt	eq
 800047c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000490:	e71c      	b.n	80002cc <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aed8 	beq.w	800027a <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6bd      	b.n	800027a <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__gedf2>:
 8000500:	f04f 3cff 	mov.w	ip, #4294967295
 8000504:	e006      	b.n	8000514 <__cmpdf2+0x4>
 8000506:	bf00      	nop

08000508 <__ledf2>:
 8000508:	f04f 0c01 	mov.w	ip, #1
 800050c:	e002      	b.n	8000514 <__cmpdf2+0x4>
 800050e:	bf00      	nop

08000510 <__cmpdf2>:
 8000510:	f04f 0c01 	mov.w	ip, #1
 8000514:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000518:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800051c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000520:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000524:	bf18      	it	ne
 8000526:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800052a:	d01b      	beq.n	8000564 <__cmpdf2+0x54>
 800052c:	b001      	add	sp, #4
 800052e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000532:	bf0c      	ite	eq
 8000534:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000538:	ea91 0f03 	teqne	r1, r3
 800053c:	bf02      	ittt	eq
 800053e:	ea90 0f02 	teqeq	r0, r2
 8000542:	2000      	moveq	r0, #0
 8000544:	4770      	bxeq	lr
 8000546:	f110 0f00 	cmn.w	r0, #0
 800054a:	ea91 0f03 	teq	r1, r3
 800054e:	bf58      	it	pl
 8000550:	4299      	cmppl	r1, r3
 8000552:	bf08      	it	eq
 8000554:	4290      	cmpeq	r0, r2
 8000556:	bf2c      	ite	cs
 8000558:	17d8      	asrcs	r0, r3, #31
 800055a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800055e:	f040 0001 	orr.w	r0, r0, #1
 8000562:	4770      	bx	lr
 8000564:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000568:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800056c:	d102      	bne.n	8000574 <__cmpdf2+0x64>
 800056e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000572:	d107      	bne.n	8000584 <__cmpdf2+0x74>
 8000574:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000578:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800057c:	d1d6      	bne.n	800052c <__cmpdf2+0x1c>
 800057e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000582:	d0d3      	beq.n	800052c <__cmpdf2+0x1c>
 8000584:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <__aeabi_cdrcmple>:
 800058c:	4684      	mov	ip, r0
 800058e:	4610      	mov	r0, r2
 8000590:	4662      	mov	r2, ip
 8000592:	468c      	mov	ip, r1
 8000594:	4619      	mov	r1, r3
 8000596:	4663      	mov	r3, ip
 8000598:	e000      	b.n	800059c <__aeabi_cdcmpeq>
 800059a:	bf00      	nop

0800059c <__aeabi_cdcmpeq>:
 800059c:	b501      	push	{r0, lr}
 800059e:	f7ff ffb7 	bl	8000510 <__cmpdf2>
 80005a2:	2800      	cmp	r0, #0
 80005a4:	bf48      	it	mi
 80005a6:	f110 0f00 	cmnmi.w	r0, #0
 80005aa:	bd01      	pop	{r0, pc}

080005ac <__aeabi_dcmpeq>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff fff4 	bl	800059c <__aeabi_cdcmpeq>
 80005b4:	bf0c      	ite	eq
 80005b6:	2001      	moveq	r0, #1
 80005b8:	2000      	movne	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmplt>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffea 	bl	800059c <__aeabi_cdcmpeq>
 80005c8:	bf34      	ite	cc
 80005ca:	2001      	movcc	r0, #1
 80005cc:	2000      	movcs	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmple>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffe0 	bl	800059c <__aeabi_cdcmpeq>
 80005dc:	bf94      	ite	ls
 80005de:	2001      	movls	r0, #1
 80005e0:	2000      	movhi	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_dcmpge>:
 80005e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005ec:	f7ff ffce 	bl	800058c <__aeabi_cdrcmple>
 80005f0:	bf94      	ite	ls
 80005f2:	2001      	movls	r0, #1
 80005f4:	2000      	movhi	r0, #0
 80005f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fa:	bf00      	nop

080005fc <__aeabi_dcmpgt>:
 80005fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000600:	f7ff ffc4 	bl	800058c <__aeabi_cdrcmple>
 8000604:	bf34      	ite	cc
 8000606:	2001      	movcc	r0, #1
 8000608:	2000      	movcs	r0, #0
 800060a:	f85d fb08 	ldr.w	pc, [sp], #8
 800060e:	bf00      	nop

08000610 <__aeabi_d2iz>:
 8000610:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000614:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000618:	d215      	bcs.n	8000646 <__aeabi_d2iz+0x36>
 800061a:	d511      	bpl.n	8000640 <__aeabi_d2iz+0x30>
 800061c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000620:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000624:	d912      	bls.n	800064c <__aeabi_d2iz+0x3c>
 8000626:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800062a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800062e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000632:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000636:	fa23 f002 	lsr.w	r0, r3, r2
 800063a:	bf18      	it	ne
 800063c:	4240      	negne	r0, r0
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800064a:	d105      	bne.n	8000658 <__aeabi_d2iz+0x48>
 800064c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000650:	bf08      	it	eq
 8000652:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000656:	4770      	bx	lr
 8000658:	f04f 0000 	mov.w	r0, #0
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop

08000660 <__aeabi_frsub>:
 8000660:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000664:	e002      	b.n	800066c <__addsf3>
 8000666:	bf00      	nop

08000668 <__aeabi_fsub>:
 8000668:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800066c <__addsf3>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	bf1f      	itttt	ne
 8000670:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000674:	ea92 0f03 	teqne	r2, r3
 8000678:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800067c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000680:	d06a      	beq.n	8000758 <__addsf3+0xec>
 8000682:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000686:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800068a:	bfc1      	itttt	gt
 800068c:	18d2      	addgt	r2, r2, r3
 800068e:	4041      	eorgt	r1, r0
 8000690:	4048      	eorgt	r0, r1
 8000692:	4041      	eorgt	r1, r0
 8000694:	bfb8      	it	lt
 8000696:	425b      	neglt	r3, r3
 8000698:	2b19      	cmp	r3, #25
 800069a:	bf88      	it	hi
 800069c:	4770      	bxhi	lr
 800069e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80006aa:	bf18      	it	ne
 80006ac:	4240      	negne	r0, r0
 80006ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006b2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80006b6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80006ba:	bf18      	it	ne
 80006bc:	4249      	negne	r1, r1
 80006be:	ea92 0f03 	teq	r2, r3
 80006c2:	d03f      	beq.n	8000744 <__addsf3+0xd8>
 80006c4:	f1a2 0201 	sub.w	r2, r2, #1
 80006c8:	fa41 fc03 	asr.w	ip, r1, r3
 80006cc:	eb10 000c 	adds.w	r0, r0, ip
 80006d0:	f1c3 0320 	rsb	r3, r3, #32
 80006d4:	fa01 f103 	lsl.w	r1, r1, r3
 80006d8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006dc:	d502      	bpl.n	80006e4 <__addsf3+0x78>
 80006de:	4249      	negs	r1, r1
 80006e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006e4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006e8:	d313      	bcc.n	8000712 <__addsf3+0xa6>
 80006ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ee:	d306      	bcc.n	80006fe <__addsf3+0x92>
 80006f0:	0840      	lsrs	r0, r0, #1
 80006f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006f6:	f102 0201 	add.w	r2, r2, #1
 80006fa:	2afe      	cmp	r2, #254	; 0xfe
 80006fc:	d251      	bcs.n	80007a2 <__addsf3+0x136>
 80006fe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000702:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000706:	bf08      	it	eq
 8000708:	f020 0001 	biceq.w	r0, r0, #1
 800070c:	ea40 0003 	orr.w	r0, r0, r3
 8000710:	4770      	bx	lr
 8000712:	0049      	lsls	r1, r1, #1
 8000714:	eb40 0000 	adc.w	r0, r0, r0
 8000718:	3a01      	subs	r2, #1
 800071a:	bf28      	it	cs
 800071c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000720:	d2ed      	bcs.n	80006fe <__addsf3+0x92>
 8000722:	fab0 fc80 	clz	ip, r0
 8000726:	f1ac 0c08 	sub.w	ip, ip, #8
 800072a:	ebb2 020c 	subs.w	r2, r2, ip
 800072e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000732:	bfaa      	itet	ge
 8000734:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000738:	4252      	neglt	r2, r2
 800073a:	4318      	orrge	r0, r3
 800073c:	bfbc      	itt	lt
 800073e:	40d0      	lsrlt	r0, r2
 8000740:	4318      	orrlt	r0, r3
 8000742:	4770      	bx	lr
 8000744:	f092 0f00 	teq	r2, #0
 8000748:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800074c:	bf06      	itte	eq
 800074e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000752:	3201      	addeq	r2, #1
 8000754:	3b01      	subne	r3, #1
 8000756:	e7b5      	b.n	80006c4 <__addsf3+0x58>
 8000758:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800075c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000760:	bf18      	it	ne
 8000762:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000766:	d021      	beq.n	80007ac <__addsf3+0x140>
 8000768:	ea92 0f03 	teq	r2, r3
 800076c:	d004      	beq.n	8000778 <__addsf3+0x10c>
 800076e:	f092 0f00 	teq	r2, #0
 8000772:	bf08      	it	eq
 8000774:	4608      	moveq	r0, r1
 8000776:	4770      	bx	lr
 8000778:	ea90 0f01 	teq	r0, r1
 800077c:	bf1c      	itt	ne
 800077e:	2000      	movne	r0, #0
 8000780:	4770      	bxne	lr
 8000782:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000786:	d104      	bne.n	8000792 <__addsf3+0x126>
 8000788:	0040      	lsls	r0, r0, #1
 800078a:	bf28      	it	cs
 800078c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000790:	4770      	bx	lr
 8000792:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000796:	bf3c      	itt	cc
 8000798:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800079c:	4770      	bxcc	lr
 800079e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80007a2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80007a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007aa:	4770      	bx	lr
 80007ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80007b0:	bf16      	itet	ne
 80007b2:	4608      	movne	r0, r1
 80007b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80007b8:	4601      	movne	r1, r0
 80007ba:	0242      	lsls	r2, r0, #9
 80007bc:	bf06      	itte	eq
 80007be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80007c2:	ea90 0f01 	teqeq	r0, r1
 80007c6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80007ca:	4770      	bx	lr

080007cc <__aeabi_ui2f>:
 80007cc:	f04f 0300 	mov.w	r3, #0
 80007d0:	e004      	b.n	80007dc <__aeabi_i2f+0x8>
 80007d2:	bf00      	nop

080007d4 <__aeabi_i2f>:
 80007d4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80007d8:	bf48      	it	mi
 80007da:	4240      	negmi	r0, r0
 80007dc:	ea5f 0c00 	movs.w	ip, r0
 80007e0:	bf08      	it	eq
 80007e2:	4770      	bxeq	lr
 80007e4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007e8:	4601      	mov	r1, r0
 80007ea:	f04f 0000 	mov.w	r0, #0
 80007ee:	e01c      	b.n	800082a <__aeabi_l2f+0x2a>

080007f0 <__aeabi_ul2f>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	f04f 0300 	mov.w	r3, #0
 80007fc:	e00a      	b.n	8000814 <__aeabi_l2f+0x14>
 80007fe:	bf00      	nop

08000800 <__aeabi_l2f>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800080c:	d502      	bpl.n	8000814 <__aeabi_l2f+0x14>
 800080e:	4240      	negs	r0, r0
 8000810:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000814:	ea5f 0c01 	movs.w	ip, r1
 8000818:	bf02      	ittt	eq
 800081a:	4684      	moveq	ip, r0
 800081c:	4601      	moveq	r1, r0
 800081e:	2000      	moveq	r0, #0
 8000820:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000824:	bf08      	it	eq
 8000826:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800082a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800082e:	fabc f28c 	clz	r2, ip
 8000832:	3a08      	subs	r2, #8
 8000834:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000838:	db10      	blt.n	800085c <__aeabi_l2f+0x5c>
 800083a:	fa01 fc02 	lsl.w	ip, r1, r2
 800083e:	4463      	add	r3, ip
 8000840:	fa00 fc02 	lsl.w	ip, r0, r2
 8000844:	f1c2 0220 	rsb	r2, r2, #32
 8000848:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800084c:	fa20 f202 	lsr.w	r2, r0, r2
 8000850:	eb43 0002 	adc.w	r0, r3, r2
 8000854:	bf08      	it	eq
 8000856:	f020 0001 	biceq.w	r0, r0, #1
 800085a:	4770      	bx	lr
 800085c:	f102 0220 	add.w	r2, r2, #32
 8000860:	fa01 fc02 	lsl.w	ip, r1, r2
 8000864:	f1c2 0220 	rsb	r2, r2, #32
 8000868:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800086c:	fa21 f202 	lsr.w	r2, r1, r2
 8000870:	eb43 0002 	adc.w	r0, r3, r2
 8000874:	bf08      	it	eq
 8000876:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800087a:	4770      	bx	lr

0800087c <__aeabi_fmul>:
 800087c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000880:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000884:	bf1e      	ittt	ne
 8000886:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800088a:	ea92 0f0c 	teqne	r2, ip
 800088e:	ea93 0f0c 	teqne	r3, ip
 8000892:	d06f      	beq.n	8000974 <__aeabi_fmul+0xf8>
 8000894:	441a      	add	r2, r3
 8000896:	ea80 0c01 	eor.w	ip, r0, r1
 800089a:	0240      	lsls	r0, r0, #9
 800089c:	bf18      	it	ne
 800089e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80008a2:	d01e      	beq.n	80008e2 <__aeabi_fmul+0x66>
 80008a4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80008a8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80008ac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80008b0:	fba0 3101 	umull	r3, r1, r0, r1
 80008b4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80008b8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80008bc:	bf3e      	ittt	cc
 80008be:	0049      	lslcc	r1, r1, #1
 80008c0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80008c4:	005b      	lslcc	r3, r3, #1
 80008c6:	ea40 0001 	orr.w	r0, r0, r1
 80008ca:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80008ce:	2afd      	cmp	r2, #253	; 0xfd
 80008d0:	d81d      	bhi.n	800090e <__aeabi_fmul+0x92>
 80008d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80008d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008da:	bf08      	it	eq
 80008dc:	f020 0001 	biceq.w	r0, r0, #1
 80008e0:	4770      	bx	lr
 80008e2:	f090 0f00 	teq	r0, #0
 80008e6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80008ea:	bf08      	it	eq
 80008ec:	0249      	lsleq	r1, r1, #9
 80008ee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008f2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008f6:	3a7f      	subs	r2, #127	; 0x7f
 80008f8:	bfc2      	ittt	gt
 80008fa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80008fe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000902:	4770      	bxgt	lr
 8000904:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000908:	f04f 0300 	mov.w	r3, #0
 800090c:	3a01      	subs	r2, #1
 800090e:	dc5d      	bgt.n	80009cc <__aeabi_fmul+0x150>
 8000910:	f112 0f19 	cmn.w	r2, #25
 8000914:	bfdc      	itt	le
 8000916:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800091a:	4770      	bxle	lr
 800091c:	f1c2 0200 	rsb	r2, r2, #0
 8000920:	0041      	lsls	r1, r0, #1
 8000922:	fa21 f102 	lsr.w	r1, r1, r2
 8000926:	f1c2 0220 	rsb	r2, r2, #32
 800092a:	fa00 fc02 	lsl.w	ip, r0, r2
 800092e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000932:	f140 0000 	adc.w	r0, r0, #0
 8000936:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800093a:	bf08      	it	eq
 800093c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000940:	4770      	bx	lr
 8000942:	f092 0f00 	teq	r2, #0
 8000946:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800094a:	bf02      	ittt	eq
 800094c:	0040      	lsleq	r0, r0, #1
 800094e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000952:	3a01      	subeq	r2, #1
 8000954:	d0f9      	beq.n	800094a <__aeabi_fmul+0xce>
 8000956:	ea40 000c 	orr.w	r0, r0, ip
 800095a:	f093 0f00 	teq	r3, #0
 800095e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000962:	bf02      	ittt	eq
 8000964:	0049      	lsleq	r1, r1, #1
 8000966:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800096a:	3b01      	subeq	r3, #1
 800096c:	d0f9      	beq.n	8000962 <__aeabi_fmul+0xe6>
 800096e:	ea41 010c 	orr.w	r1, r1, ip
 8000972:	e78f      	b.n	8000894 <__aeabi_fmul+0x18>
 8000974:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000978:	ea92 0f0c 	teq	r2, ip
 800097c:	bf18      	it	ne
 800097e:	ea93 0f0c 	teqne	r3, ip
 8000982:	d00a      	beq.n	800099a <__aeabi_fmul+0x11e>
 8000984:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000988:	bf18      	it	ne
 800098a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800098e:	d1d8      	bne.n	8000942 <__aeabi_fmul+0xc6>
 8000990:	ea80 0001 	eor.w	r0, r0, r1
 8000994:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000998:	4770      	bx	lr
 800099a:	f090 0f00 	teq	r0, #0
 800099e:	bf17      	itett	ne
 80009a0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80009a4:	4608      	moveq	r0, r1
 80009a6:	f091 0f00 	teqne	r1, #0
 80009aa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80009ae:	d014      	beq.n	80009da <__aeabi_fmul+0x15e>
 80009b0:	ea92 0f0c 	teq	r2, ip
 80009b4:	d101      	bne.n	80009ba <__aeabi_fmul+0x13e>
 80009b6:	0242      	lsls	r2, r0, #9
 80009b8:	d10f      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009ba:	ea93 0f0c 	teq	r3, ip
 80009be:	d103      	bne.n	80009c8 <__aeabi_fmul+0x14c>
 80009c0:	024b      	lsls	r3, r1, #9
 80009c2:	bf18      	it	ne
 80009c4:	4608      	movne	r0, r1
 80009c6:	d108      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009c8:	ea80 0001 	eor.w	r0, r0, r1
 80009cc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80009d0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d8:	4770      	bx	lr
 80009da:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009de:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80009e2:	4770      	bx	lr

080009e4 <__aeabi_fdiv>:
 80009e4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009e8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009ec:	bf1e      	ittt	ne
 80009ee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009f2:	ea92 0f0c 	teqne	r2, ip
 80009f6:	ea93 0f0c 	teqne	r3, ip
 80009fa:	d069      	beq.n	8000ad0 <__aeabi_fdiv+0xec>
 80009fc:	eba2 0203 	sub.w	r2, r2, r3
 8000a00:	ea80 0c01 	eor.w	ip, r0, r1
 8000a04:	0249      	lsls	r1, r1, #9
 8000a06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000a0a:	d037      	beq.n	8000a7c <__aeabi_fdiv+0x98>
 8000a0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000a10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000a14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000a18:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000a1c:	428b      	cmp	r3, r1
 8000a1e:	bf38      	it	cc
 8000a20:	005b      	lslcc	r3, r3, #1
 8000a22:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000a26:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000a2a:	428b      	cmp	r3, r1
 8000a2c:	bf24      	itt	cs
 8000a2e:	1a5b      	subcs	r3, r3, r1
 8000a30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000a38:	bf24      	itt	cs
 8000a3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000a3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000a46:	bf24      	itt	cs
 8000a48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000a4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a54:	bf24      	itt	cs
 8000a56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a5e:	011b      	lsls	r3, r3, #4
 8000a60:	bf18      	it	ne
 8000a62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a66:	d1e0      	bne.n	8000a2a <__aeabi_fdiv+0x46>
 8000a68:	2afd      	cmp	r2, #253	; 0xfd
 8000a6a:	f63f af50 	bhi.w	800090e <__aeabi_fmul+0x92>
 8000a6e:	428b      	cmp	r3, r1
 8000a70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a84:	327f      	adds	r2, #127	; 0x7f
 8000a86:	bfc2      	ittt	gt
 8000a88:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a90:	4770      	bxgt	lr
 8000a92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a96:	f04f 0300 	mov.w	r3, #0
 8000a9a:	3a01      	subs	r2, #1
 8000a9c:	e737      	b.n	800090e <__aeabi_fmul+0x92>
 8000a9e:	f092 0f00 	teq	r2, #0
 8000aa2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000aa6:	bf02      	ittt	eq
 8000aa8:	0040      	lsleq	r0, r0, #1
 8000aaa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000aae:	3a01      	subeq	r2, #1
 8000ab0:	d0f9      	beq.n	8000aa6 <__aeabi_fdiv+0xc2>
 8000ab2:	ea40 000c 	orr.w	r0, r0, ip
 8000ab6:	f093 0f00 	teq	r3, #0
 8000aba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000abe:	bf02      	ittt	eq
 8000ac0:	0049      	lsleq	r1, r1, #1
 8000ac2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ac6:	3b01      	subeq	r3, #1
 8000ac8:	d0f9      	beq.n	8000abe <__aeabi_fdiv+0xda>
 8000aca:	ea41 010c 	orr.w	r1, r1, ip
 8000ace:	e795      	b.n	80009fc <__aeabi_fdiv+0x18>
 8000ad0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ad4:	ea92 0f0c 	teq	r2, ip
 8000ad8:	d108      	bne.n	8000aec <__aeabi_fdiv+0x108>
 8000ada:	0242      	lsls	r2, r0, #9
 8000adc:	f47f af7d 	bne.w	80009da <__aeabi_fmul+0x15e>
 8000ae0:	ea93 0f0c 	teq	r3, ip
 8000ae4:	f47f af70 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000ae8:	4608      	mov	r0, r1
 8000aea:	e776      	b.n	80009da <__aeabi_fmul+0x15e>
 8000aec:	ea93 0f0c 	teq	r3, ip
 8000af0:	d104      	bne.n	8000afc <__aeabi_fdiv+0x118>
 8000af2:	024b      	lsls	r3, r1, #9
 8000af4:	f43f af4c 	beq.w	8000990 <__aeabi_fmul+0x114>
 8000af8:	4608      	mov	r0, r1
 8000afa:	e76e      	b.n	80009da <__aeabi_fmul+0x15e>
 8000afc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000b00:	bf18      	it	ne
 8000b02:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000b06:	d1ca      	bne.n	8000a9e <__aeabi_fdiv+0xba>
 8000b08:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000b0c:	f47f af5c 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000b10:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000b14:	f47f af3c 	bne.w	8000990 <__aeabi_fmul+0x114>
 8000b18:	e75f      	b.n	80009da <__aeabi_fmul+0x15e>
 8000b1a:	bf00      	nop

08000b1c <__aeabi_f2uiz>:
 8000b1c:	0042      	lsls	r2, r0, #1
 8000b1e:	d20e      	bcs.n	8000b3e <__aeabi_f2uiz+0x22>
 8000b20:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000b24:	d30b      	bcc.n	8000b3e <__aeabi_f2uiz+0x22>
 8000b26:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000b2a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b2e:	d409      	bmi.n	8000b44 <__aeabi_f2uiz+0x28>
 8000b30:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b34:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b38:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3c:	4770      	bx	lr
 8000b3e:	f04f 0000 	mov.w	r0, #0
 8000b42:	4770      	bx	lr
 8000b44:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000b48:	d101      	bne.n	8000b4e <__aeabi_f2uiz+0x32>
 8000b4a:	0242      	lsls	r2, r0, #9
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_f2uiz+0x38>
 8000b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop

08000b5c <__aeabi_uldivmod>:
 8000b5c:	b953      	cbnz	r3, 8000b74 <__aeabi_uldivmod+0x18>
 8000b5e:	b94a      	cbnz	r2, 8000b74 <__aeabi_uldivmod+0x18>
 8000b60:	2900      	cmp	r1, #0
 8000b62:	bf08      	it	eq
 8000b64:	2800      	cmpeq	r0, #0
 8000b66:	bf1c      	itt	ne
 8000b68:	f04f 31ff 	movne.w	r1, #4294967295
 8000b6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b70:	f000 b96c 	b.w	8000e4c <__aeabi_idiv0>
 8000b74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b7c:	f000 f806 	bl	8000b8c <__udivmoddi4>
 8000b80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b88:	b004      	add	sp, #16
 8000b8a:	4770      	bx	lr

08000b8c <__udivmoddi4>:
 8000b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b90:	9e08      	ldr	r6, [sp, #32]
 8000b92:	460d      	mov	r5, r1
 8000b94:	4604      	mov	r4, r0
 8000b96:	468e      	mov	lr, r1
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	f040 8082 	bne.w	8000ca2 <__udivmoddi4+0x116>
 8000b9e:	428a      	cmp	r2, r1
 8000ba0:	4617      	mov	r7, r2
 8000ba2:	d946      	bls.n	8000c32 <__udivmoddi4+0xa6>
 8000ba4:	fab2 f282 	clz	r2, r2
 8000ba8:	b14a      	cbz	r2, 8000bbe <__udivmoddi4+0x32>
 8000baa:	f1c2 0120 	rsb	r1, r2, #32
 8000bae:	fa05 f302 	lsl.w	r3, r5, r2
 8000bb2:	fa20 f101 	lsr.w	r1, r0, r1
 8000bb6:	4097      	lsls	r7, r2
 8000bb8:	ea41 0e03 	orr.w	lr, r1, r3
 8000bbc:	4094      	lsls	r4, r2
 8000bbe:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bc2:	0c23      	lsrs	r3, r4, #16
 8000bc4:	fbbe fcf8 	udiv	ip, lr, r8
 8000bc8:	b2b9      	uxth	r1, r7
 8000bca:	fb08 ee1c 	mls	lr, r8, ip, lr
 8000bce:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000bd2:	fb0c f001 	mul.w	r0, ip, r1
 8000bd6:	4298      	cmp	r0, r3
 8000bd8:	d90a      	bls.n	8000bf0 <__udivmoddi4+0x64>
 8000bda:	18fb      	adds	r3, r7, r3
 8000bdc:	f10c 35ff 	add.w	r5, ip, #4294967295
 8000be0:	f080 8116 	bcs.w	8000e10 <__udivmoddi4+0x284>
 8000be4:	4298      	cmp	r0, r3
 8000be6:	f240 8113 	bls.w	8000e10 <__udivmoddi4+0x284>
 8000bea:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bee:	443b      	add	r3, r7
 8000bf0:	1a1b      	subs	r3, r3, r0
 8000bf2:	b2a4      	uxth	r4, r4
 8000bf4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bf8:	fb08 3310 	mls	r3, r8, r0, r3
 8000bfc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c00:	fb00 f101 	mul.w	r1, r0, r1
 8000c04:	42a1      	cmp	r1, r4
 8000c06:	d909      	bls.n	8000c1c <__udivmoddi4+0x90>
 8000c08:	193c      	adds	r4, r7, r4
 8000c0a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c0e:	f080 8101 	bcs.w	8000e14 <__udivmoddi4+0x288>
 8000c12:	42a1      	cmp	r1, r4
 8000c14:	f240 80fe 	bls.w	8000e14 <__udivmoddi4+0x288>
 8000c18:	3802      	subs	r0, #2
 8000c1a:	443c      	add	r4, r7
 8000c1c:	1a64      	subs	r4, r4, r1
 8000c1e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c22:	2100      	movs	r1, #0
 8000c24:	b11e      	cbz	r6, 8000c2e <__udivmoddi4+0xa2>
 8000c26:	40d4      	lsrs	r4, r2
 8000c28:	2300      	movs	r3, #0
 8000c2a:	e9c6 4300 	strd	r4, r3, [r6]
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	b902      	cbnz	r2, 8000c36 <__udivmoddi4+0xaa>
 8000c34:	deff      	udf	#255	; 0xff
 8000c36:	fab2 f282 	clz	r2, r2
 8000c3a:	2a00      	cmp	r2, #0
 8000c3c:	d14f      	bne.n	8000cde <__udivmoddi4+0x152>
 8000c3e:	1bcb      	subs	r3, r1, r7
 8000c40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c44:	fa1f f887 	uxth.w	r8, r7
 8000c48:	2101      	movs	r1, #1
 8000c4a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c4e:	0c25      	lsrs	r5, r4, #16
 8000c50:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c54:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c58:	fb08 f30c 	mul.w	r3, r8, ip
 8000c5c:	42ab      	cmp	r3, r5
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0xe4>
 8000c60:	197d      	adds	r5, r7, r5
 8000c62:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0xe2>
 8000c68:	42ab      	cmp	r3, r5
 8000c6a:	f200 80e7 	bhi.w	8000e3c <__udivmoddi4+0x2b0>
 8000c6e:	4684      	mov	ip, r0
 8000c70:	1aed      	subs	r5, r5, r3
 8000c72:	b2a3      	uxth	r3, r4
 8000c74:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c78:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c7c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c80:	fb08 f800 	mul.w	r8, r8, r0
 8000c84:	45a0      	cmp	r8, r4
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0x10c>
 8000c88:	193c      	adds	r4, r7, r4
 8000c8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8e:	d202      	bcs.n	8000c96 <__udivmoddi4+0x10a>
 8000c90:	45a0      	cmp	r8, r4
 8000c92:	f200 80d7 	bhi.w	8000e44 <__udivmoddi4+0x2b8>
 8000c96:	4618      	mov	r0, r3
 8000c98:	eba4 0408 	sub.w	r4, r4, r8
 8000c9c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ca0:	e7c0      	b.n	8000c24 <__udivmoddi4+0x98>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d908      	bls.n	8000cb8 <__udivmoddi4+0x12c>
 8000ca6:	2e00      	cmp	r6, #0
 8000ca8:	f000 80af 	beq.w	8000e0a <__udivmoddi4+0x27e>
 8000cac:	2100      	movs	r1, #0
 8000cae:	e9c6 0500 	strd	r0, r5, [r6]
 8000cb2:	4608      	mov	r0, r1
 8000cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb8:	fab3 f183 	clz	r1, r3
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	d14b      	bne.n	8000d58 <__udivmoddi4+0x1cc>
 8000cc0:	42ab      	cmp	r3, r5
 8000cc2:	d302      	bcc.n	8000cca <__udivmoddi4+0x13e>
 8000cc4:	4282      	cmp	r2, r0
 8000cc6:	f200 80b7 	bhi.w	8000e38 <__udivmoddi4+0x2ac>
 8000cca:	1a84      	subs	r4, r0, r2
 8000ccc:	eb65 0303 	sbc.w	r3, r5, r3
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	469e      	mov	lr, r3
 8000cd4:	2e00      	cmp	r6, #0
 8000cd6:	d0aa      	beq.n	8000c2e <__udivmoddi4+0xa2>
 8000cd8:	e9c6 4e00 	strd	r4, lr, [r6]
 8000cdc:	e7a7      	b.n	8000c2e <__udivmoddi4+0xa2>
 8000cde:	f1c2 0c20 	rsb	ip, r2, #32
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	4097      	lsls	r7, r2
 8000ce8:	fa20 f00c 	lsr.w	r0, r0, ip
 8000cec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cf0:	fa21 fc0c 	lsr.w	ip, r1, ip
 8000cf4:	4318      	orrs	r0, r3
 8000cf6:	fbbc f1fe 	udiv	r1, ip, lr
 8000cfa:	0c05      	lsrs	r5, r0, #16
 8000cfc:	fb0e cc11 	mls	ip, lr, r1, ip
 8000d00:	fa1f f887 	uxth.w	r8, r7
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	fb01 f308 	mul.w	r3, r1, r8
 8000d0c:	42ab      	cmp	r3, r5
 8000d0e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x19c>
 8000d14:	197d      	adds	r5, r7, r5
 8000d16:	f101 3cff 	add.w	ip, r1, #4294967295
 8000d1a:	f080 808b 	bcs.w	8000e34 <__udivmoddi4+0x2a8>
 8000d1e:	42ab      	cmp	r3, r5
 8000d20:	f240 8088 	bls.w	8000e34 <__udivmoddi4+0x2a8>
 8000d24:	3902      	subs	r1, #2
 8000d26:	443d      	add	r5, r7
 8000d28:	1aeb      	subs	r3, r5, r3
 8000d2a:	b285      	uxth	r5, r0
 8000d2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d34:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d38:	fb00 f308 	mul.w	r3, r0, r8
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d907      	bls.n	8000d50 <__udivmoddi4+0x1c4>
 8000d40:	197d      	adds	r5, r7, r5
 8000d42:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d46:	d271      	bcs.n	8000e2c <__udivmoddi4+0x2a0>
 8000d48:	42ab      	cmp	r3, r5
 8000d4a:	d96f      	bls.n	8000e2c <__udivmoddi4+0x2a0>
 8000d4c:	3802      	subs	r0, #2
 8000d4e:	443d      	add	r5, r7
 8000d50:	1aeb      	subs	r3, r5, r3
 8000d52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d56:	e778      	b.n	8000c4a <__udivmoddi4+0xbe>
 8000d58:	f1c1 0c20 	rsb	ip, r1, #32
 8000d5c:	408b      	lsls	r3, r1
 8000d5e:	fa22 f70c 	lsr.w	r7, r2, ip
 8000d62:	431f      	orrs	r7, r3
 8000d64:	fa20 f40c 	lsr.w	r4, r0, ip
 8000d68:	fa05 f301 	lsl.w	r3, r5, r1
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa25 f50c 	lsr.w	r5, r5, ip
 8000d74:	431c      	orrs	r4, r3
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbb5 f9fe 	udiv	r9, r5, lr
 8000d7c:	fa1f f887 	uxth.w	r8, r7
 8000d80:	fb0e 5519 	mls	r5, lr, r9, r5
 8000d84:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8000d88:	fb09 fa08 	mul.w	sl, r9, r8
 8000d8c:	45aa      	cmp	sl, r5
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	fa00 f301 	lsl.w	r3, r0, r1
 8000d96:	d908      	bls.n	8000daa <__udivmoddi4+0x21e>
 8000d98:	197d      	adds	r5, r7, r5
 8000d9a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d9e:	d247      	bcs.n	8000e30 <__udivmoddi4+0x2a4>
 8000da0:	45aa      	cmp	sl, r5
 8000da2:	d945      	bls.n	8000e30 <__udivmoddi4+0x2a4>
 8000da4:	f1a9 0902 	sub.w	r9, r9, #2
 8000da8:	443d      	add	r5, r7
 8000daa:	eba5 050a 	sub.w	r5, r5, sl
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb5 f0fe 	udiv	r0, r5, lr
 8000db4:	fb0e 5510 	mls	r5, lr, r0, r5
 8000db8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dbc:	fb00 f808 	mul.w	r8, r0, r8
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x248>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 35ff 	add.w	r5, r0, #4294967295
 8000dca:	d22d      	bcs.n	8000e28 <__udivmoddi4+0x29c>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	d92b      	bls.n	8000e28 <__udivmoddi4+0x29c>
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	443c      	add	r4, r7
 8000dd4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dd8:	eba4 0408 	sub.w	r4, r4, r8
 8000ddc:	fba0 8902 	umull	r8, r9, r0, r2
 8000de0:	454c      	cmp	r4, r9
 8000de2:	46c6      	mov	lr, r8
 8000de4:	464d      	mov	r5, r9
 8000de6:	d319      	bcc.n	8000e1c <__udivmoddi4+0x290>
 8000de8:	d016      	beq.n	8000e18 <__udivmoddi4+0x28c>
 8000dea:	b15e      	cbz	r6, 8000e04 <__udivmoddi4+0x278>
 8000dec:	ebb3 020e 	subs.w	r2, r3, lr
 8000df0:	eb64 0405 	sbc.w	r4, r4, r5
 8000df4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000df8:	40ca      	lsrs	r2, r1
 8000dfa:	ea4c 0202 	orr.w	r2, ip, r2
 8000dfe:	40cc      	lsrs	r4, r1
 8000e00:	e9c6 2400 	strd	r2, r4, [r6]
 8000e04:	2100      	movs	r1, #0
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	4631      	mov	r1, r6
 8000e0c:	4630      	mov	r0, r6
 8000e0e:	e70e      	b.n	8000c2e <__udivmoddi4+0xa2>
 8000e10:	46ac      	mov	ip, r5
 8000e12:	e6ed      	b.n	8000bf0 <__udivmoddi4+0x64>
 8000e14:	4618      	mov	r0, r3
 8000e16:	e701      	b.n	8000c1c <__udivmoddi4+0x90>
 8000e18:	4543      	cmp	r3, r8
 8000e1a:	d2e6      	bcs.n	8000dea <__udivmoddi4+0x25e>
 8000e1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e20:	eb69 0507 	sbc.w	r5, r9, r7
 8000e24:	3801      	subs	r0, #1
 8000e26:	e7e0      	b.n	8000dea <__udivmoddi4+0x25e>
 8000e28:	4628      	mov	r0, r5
 8000e2a:	e7d3      	b.n	8000dd4 <__udivmoddi4+0x248>
 8000e2c:	4660      	mov	r0, ip
 8000e2e:	e78f      	b.n	8000d50 <__udivmoddi4+0x1c4>
 8000e30:	4681      	mov	r9, r0
 8000e32:	e7ba      	b.n	8000daa <__udivmoddi4+0x21e>
 8000e34:	4661      	mov	r1, ip
 8000e36:	e777      	b.n	8000d28 <__udivmoddi4+0x19c>
 8000e38:	4608      	mov	r0, r1
 8000e3a:	e74b      	b.n	8000cd4 <__udivmoddi4+0x148>
 8000e3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e40:	443d      	add	r5, r7
 8000e42:	e715      	b.n	8000c70 <__udivmoddi4+0xe4>
 8000e44:	3802      	subs	r0, #2
 8000e46:	443c      	add	r4, r7
 8000e48:	e726      	b.n	8000c98 <__udivmoddi4+0x10c>
 8000e4a:	bf00      	nop

08000e4c <__aeabi_idiv0>:
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop

08000e50 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b085      	sub	sp, #20
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000e58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e5c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e5e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4313      	orrs	r3, r2
 8000e66:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000e68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e6c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4013      	ands	r3, r2
 8000e72:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e74:	68fb      	ldr	r3, [r7, #12]
}
 8000e76:	bf00      	nop
 8000e78:	3714      	adds	r7, #20
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bc80      	pop	{r7}
 8000e7e:	4770      	bx	lr

08000e80 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000e88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e8c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	43db      	mvns	r3, r3
 8000e92:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000e96:	4013      	ands	r3, r2
 8000e98:	660b      	str	r3, [r1, #96]	; 0x60
}
 8000e9a:	bf00      	nop
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr

08000ea4 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8000ea8:	4b23      	ldr	r3, [pc, #140]	; (8000f38 <MX_ADC_Init+0x94>)
 8000eaa:	4a24      	ldr	r2, [pc, #144]	; (8000f3c <MX_ADC_Init+0x98>)
 8000eac:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000eae:	4b22      	ldr	r3, [pc, #136]	; (8000f38 <MX_ADC_Init+0x94>)
 8000eb0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000eb4:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000eb6:	4b20      	ldr	r3, [pc, #128]	; (8000f38 <MX_ADC_Init+0x94>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ebc:	4b1e      	ldr	r3, [pc, #120]	; (8000f38 <MX_ADC_Init+0x94>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ec2:	4b1d      	ldr	r3, [pc, #116]	; (8000f38 <MX_ADC_Init+0x94>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ec8:	4b1b      	ldr	r3, [pc, #108]	; (8000f38 <MX_ADC_Init+0x94>)
 8000eca:	2204      	movs	r2, #4
 8000ecc:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000ece:	4b1a      	ldr	r3, [pc, #104]	; (8000f38 <MX_ADC_Init+0x94>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000ed4:	4b18      	ldr	r3, [pc, #96]	; (8000f38 <MX_ADC_Init+0x94>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000eda:	4b17      	ldr	r3, [pc, #92]	; (8000f38 <MX_ADC_Init+0x94>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8000ee0:	4b15      	ldr	r3, [pc, #84]	; (8000f38 <MX_ADC_Init+0x94>)
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000ee6:	4b14      	ldr	r3, [pc, #80]	; (8000f38 <MX_ADC_Init+0x94>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000eee:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <MX_ADC_Init+0x94>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ef4:	4b10      	ldr	r3, [pc, #64]	; (8000f38 <MX_ADC_Init+0x94>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000efa:	4b0f      	ldr	r3, [pc, #60]	; (8000f38 <MX_ADC_Init+0x94>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000f02:	4b0d      	ldr	r3, [pc, #52]	; (8000f38 <MX_ADC_Init+0x94>)
 8000f04:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f08:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8000f0a:	4b0b      	ldr	r3, [pc, #44]	; (8000f38 <MX_ADC_Init+0x94>)
 8000f0c:	2207      	movs	r2, #7
 8000f0e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8000f10:	4b09      	ldr	r3, [pc, #36]	; (8000f38 <MX_ADC_Init+0x94>)
 8000f12:	2207      	movs	r2, #7
 8000f14:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8000f16:	4b08      	ldr	r3, [pc, #32]	; (8000f38 <MX_ADC_Init+0x94>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000f1e:	4b06      	ldr	r3, [pc, #24]	; (8000f38 <MX_ADC_Init+0x94>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000f24:	4804      	ldr	r0, [pc, #16]	; (8000f38 <MX_ADC_Init+0x94>)
 8000f26:	f001 fdb7 	bl	8002a98 <HAL_ADC_Init>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8000f30:	f000 fb1a 	bl	8001568 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	2000171c 	.word	0x2000171c
 8000f3c:	40012400 	.word	0x40012400

08000f40 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a05      	ldr	r2, [pc, #20]	; (8000f64 <HAL_ADC_MspInit+0x24>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d103      	bne.n	8000f5a <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000f52:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f56:	f7ff ff7b 	bl	8000e50 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 8000f5a:	bf00      	nop
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	40012400 	.word	0x40012400

08000f68 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a05      	ldr	r2, [pc, #20]	; (8000f8c <HAL_ADC_MspDeInit+0x24>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d103      	bne.n	8000f82 <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8000f7a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f7e:	f7ff ff7f 	bl	8000e80 <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8000f82:	bf00      	nop
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40012400 	.word	0x40012400

08000f90 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8000f94:	4b03      	ldr	r3, [pc, #12]	; (8000fa4 <SYS_InitMeasurement+0x14>)
 8000f96:	4a04      	ldr	r2, [pc, #16]	; (8000fa8 <SYS_InitMeasurement+0x18>)
 8000f98:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 8000f9a:	bf00      	nop
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bc80      	pop	{r7}
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	2000171c 	.word	0x2000171c
 8000fa8:	40012400 	.word	0x40012400

08000fac <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 8000fba:	f000 f871 	bl	80010a0 <SYS_GetBatteryLevel>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 8000fc2:	4830      	ldr	r0, [pc, #192]	; (8001084 <SYS_GetTemperatureLevel+0xd8>)
 8000fc4:	f000 f8a0 	bl	8001108 <ADC_ReadChannels>
 8000fc8:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 8000fca:	4b2f      	ldr	r3, [pc, #188]	; (8001088 <SYS_GetTemperatureLevel+0xdc>)
 8000fcc:	881a      	ldrh	r2, [r3, #0]
 8000fce:	4b2f      	ldr	r3, [pc, #188]	; (800108c <SYS_GetTemperatureLevel+0xe0>)
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d026      	beq.n	8001024 <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 8000fd6:	4b2c      	ldr	r3, [pc, #176]	; (8001088 <SYS_GetTemperatureLevel+0xdc>)
 8000fd8:	881a      	ldrh	r2, [r3, #0]
 8000fda:	4b2c      	ldr	r3, [pc, #176]	; (800108c <SYS_GetTemperatureLevel+0xe0>)
 8000fdc:	881b      	ldrh	r3, [r3, #0]
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d01c      	beq.n	800101c <SYS_GetTemperatureLevel+0x70>
 8000fe2:	88fb      	ldrh	r3, [r7, #6]
 8000fe4:	68ba      	ldr	r2, [r7, #8]
 8000fe6:	fb02 f303 	mul.w	r3, r2, r3
 8000fea:	089b      	lsrs	r3, r3, #2
 8000fec:	4a28      	ldr	r2, [pc, #160]	; (8001090 <SYS_GetTemperatureLevel+0xe4>)
 8000fee:	fba2 2303 	umull	r2, r3, r2, r3
 8000ff2:	095b      	lsrs	r3, r3, #5
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4b25      	ldr	r3, [pc, #148]	; (800108c <SYS_GetTemperatureLevel+0xe0>)
 8000ff8:	881b      	ldrh	r3, [r3, #0]
 8000ffa:	1ad3      	subs	r3, r2, r3
 8000ffc:	2264      	movs	r2, #100	; 0x64
 8000ffe:	fb02 f203 	mul.w	r2, r2, r3
 8001002:	4b21      	ldr	r3, [pc, #132]	; (8001088 <SYS_GetTemperatureLevel+0xdc>)
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	4619      	mov	r1, r3
 8001008:	4b20      	ldr	r3, [pc, #128]	; (800108c <SYS_GetTemperatureLevel+0xe0>)
 800100a:	881b      	ldrh	r3, [r3, #0]
 800100c:	1acb      	subs	r3, r1, r3
 800100e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001012:	b29b      	uxth	r3, r3
 8001014:	331e      	adds	r3, #30
 8001016:	b29b      	uxth	r3, r3
 8001018:	b21b      	sxth	r3, r3
 800101a:	e001      	b.n	8001020 <SYS_GetTemperatureLevel+0x74>
 800101c:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001020:	81fb      	strh	r3, [r7, #14]
 8001022:	e01c      	b.n	800105e <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 8001024:	88fb      	ldrh	r3, [r7, #6]
 8001026:	68ba      	ldr	r2, [r7, #8]
 8001028:	fb02 f203 	mul.w	r2, r2, r3
 800102c:	4b19      	ldr	r3, [pc, #100]	; (8001094 <SYS_GetTemperatureLevel+0xe8>)
 800102e:	fba3 1302 	umull	r1, r3, r3, r2
 8001032:	1ad2      	subs	r2, r2, r3
 8001034:	0852      	lsrs	r2, r2, #1
 8001036:	4413      	add	r3, r2
 8001038:	0adb      	lsrs	r3, r3, #11
 800103a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800103e:	fb02 f303 	mul.w	r3, r2, r3
 8001042:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 8001046:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 800104a:	4a13      	ldr	r2, [pc, #76]	; (8001098 <SYS_GetTemperatureLevel+0xec>)
 800104c:	fb82 1203 	smull	r1, r2, r2, r3
 8001050:	1292      	asrs	r2, r2, #10
 8001052:	17db      	asrs	r3, r3, #31
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	b29b      	uxth	r3, r3
 8001058:	331e      	adds	r3, #30
 800105a:	b29b      	uxth	r3, r3
 800105c:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 800105e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	4b0d      	ldr	r3, [pc, #52]	; (800109c <SYS_GetTemperatureLevel+0xf0>)
 8001066:	2201      	movs	r2, #1
 8001068:	2100      	movs	r1, #0
 800106a:	2001      	movs	r0, #1
 800106c:	f019 faac 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 8001070:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001074:	021b      	lsls	r3, r3, #8
 8001076:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 8001078:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 800107c:	4618      	mov	r0, r3
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	b0001000 	.word	0xb0001000
 8001088:	1fff75c8 	.word	0x1fff75c8
 800108c:	1fff75a8 	.word	0x1fff75a8
 8001090:	09ee009f 	.word	0x09ee009f
 8001094:	00100101 	.word	0x00100101
 8001098:	68db8bad 	.word	0x68db8bad
 800109c:	0801ac28 	.word	0x0801ac28

080010a0 <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 80010ae:	4813      	ldr	r0, [pc, #76]	; (80010fc <SYS_GetBatteryLevel+0x5c>)
 80010b0:	f000 f82a 	bl	8001108 <ADC_ReadChannels>
 80010b4:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d102      	bne.n	80010c2 <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 80010bc:	2300      	movs	r3, #0
 80010be:	80fb      	strh	r3, [r7, #6]
 80010c0:	e016      	b.n	80010f0 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 80010c2:	4b0f      	ldr	r3, [pc, #60]	; (8001100 <SYS_GetBatteryLevel+0x60>)
 80010c4:	881b      	ldrh	r3, [r3, #0]
 80010c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d00b      	beq.n	80010e6 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 80010ce:	4b0c      	ldr	r3, [pc, #48]	; (8001100 <SYS_GetBatteryLevel+0x60>)
 80010d0:	881b      	ldrh	r3, [r3, #0]
 80010d2:	461a      	mov	r2, r3
 80010d4:	f640 43e4 	movw	r3, #3300	; 0xce4
 80010d8:	fb03 f202 	mul.w	r2, r3, r2
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	fbb2 f3f3 	udiv	r3, r2, r3
 80010e2:	80fb      	strh	r3, [r7, #6]
 80010e4:	e004      	b.n	80010f0 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 80010e6:	4a07      	ldr	r2, [pc, #28]	; (8001104 <SYS_GetBatteryLevel+0x64>)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ee:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 80010f0:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	b4002000 	.word	0xb4002000
 8001100:	1fff75aa 	.word	0x1fff75aa
 8001104:	004c08d8 	.word	0x004c08d8

08001108 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001114:	f107 0308 	add.w	r3, r7, #8
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	605a      	str	r2, [r3, #4]
 800111e:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 8001120:	f7ff fec0 	bl	8000ea4 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8001124:	481a      	ldr	r0, [pc, #104]	; (8001190 <ADC_ReadChannels+0x88>)
 8001126:	f002 fa7a 	bl	800361e <HAL_ADCEx_Calibration_Start>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8001130:	f000 fa1a 	bl	8001568 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001138:	2300      	movs	r3, #0
 800113a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800113c:	2300      	movs	r3, #0
 800113e:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001140:	f107 0308 	add.w	r3, r7, #8
 8001144:	4619      	mov	r1, r3
 8001146:	4812      	ldr	r0, [pc, #72]	; (8001190 <ADC_ReadChannels+0x88>)
 8001148:	f001 fff8 	bl	800313c <HAL_ADC_ConfigChannel>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 8001152:	f000 fa09 	bl	8001568 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8001156:	480e      	ldr	r0, [pc, #56]	; (8001190 <ADC_ReadChannels+0x88>)
 8001158:	f001 fedc 	bl	8002f14 <HAL_ADC_Start>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 8001162:	f000 fa01 	bl	8001568 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001166:	f04f 31ff 	mov.w	r1, #4294967295
 800116a:	4809      	ldr	r0, [pc, #36]	; (8001190 <ADC_ReadChannels+0x88>)
 800116c:	f001 ff4a 	bl	8003004 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 8001170:	4807      	ldr	r0, [pc, #28]	; (8001190 <ADC_ReadChannels+0x88>)
 8001172:	f001 ff15 	bl	8002fa0 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8001176:	4806      	ldr	r0, [pc, #24]	; (8001190 <ADC_ReadChannels+0x88>)
 8001178:	f001 ffd4 	bl	8003124 <HAL_ADC_GetValue>
 800117c:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 800117e:	4804      	ldr	r0, [pc, #16]	; (8001190 <ADC_ReadChannels+0x88>)
 8001180:	f001 fe4c 	bl	8002e1c <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8001184:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8001186:	4618      	mov	r0, r3
 8001188:	3718      	adds	r7, #24
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	2000171c 	.word	0x2000171c

08001194 <LL_AHB2_GRP1_EnableClock>:
{
 8001194:	b480      	push	{r7}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800119c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80011ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4013      	ands	r3, r2
 80011b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011b8:	68fb      	ldr	r3, [r7, #12]
}
 80011ba:	bf00      	nop
 80011bc:	3714      	adds	r7, #20
 80011be:	46bd      	mov	sp, r7
 80011c0:	bc80      	pop	{r7}
 80011c2:	4770      	bx	lr

080011c4 <SYS_LED_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t SYS_LED_Init(Sys_Led_TypeDef Led)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b088      	sub	sp, #32
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 80011ce:	f107 030c 	add.w	r3, r7, #12
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	605a      	str	r2, [r3, #4]
 80011d8:	609a      	str	r2, [r3, #8]
 80011da:	60da      	str	r2, [r3, #12]
 80011dc:	611a      	str	r2, [r3, #16]
  /* Enable the GPIO_SYS_LED Clock */
  SYS_LEDx_GPIO_CLK_ENABLE(Led);
 80011de:	2002      	movs	r0, #2
 80011e0:	f7ff ffd8 	bl	8001194 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_SYS_LED pin */
  gpio_init_structure.Pin = SYS_LED_PIN[Led];
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	4a12      	ldr	r2, [pc, #72]	; (8001230 <SYS_LED_Init+0x6c>)
 80011e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011ec:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 80011ee:	2301      	movs	r3, #1
 80011f0:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80011f6:	2302      	movs	r3, #2
 80011f8:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(SYS_LED_PORT[Led], &gpio_init_structure);
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	4a0d      	ldr	r2, [pc, #52]	; (8001234 <SYS_LED_Init+0x70>)
 80011fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001202:	f107 020c 	add.w	r2, r7, #12
 8001206:	4611      	mov	r1, r2
 8001208:	4618      	mov	r0, r3
 800120a:	f002 ffd7 	bl	80041bc <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	4a08      	ldr	r2, [pc, #32]	; (8001234 <SYS_LED_Init+0x70>)
 8001212:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	4a05      	ldr	r2, [pc, #20]	; (8001230 <SYS_LED_Init+0x6c>)
 800121a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800121e:	2200      	movs	r2, #0
 8001220:	4619      	mov	r1, r3
 8001222:	f003 f9f9 	bl	8004618 <HAL_GPIO_WritePin>

  return 0;
 8001226:	2300      	movs	r3, #0
}
 8001228:	4618      	mov	r0, r3
 800122a:	3720      	adds	r7, #32
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	0801b3c4 	.word	0x0801b3c4
 8001234:	20000000 	.word	0x20000000

08001238 <SYS_LED_On>:

  return 0;
}

int32_t SYS_LED_On(Sys_Led_TypeDef Led)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_SET);
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	4a07      	ldr	r2, [pc, #28]	; (8001264 <SYS_LED_On+0x2c>)
 8001246:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	4a06      	ldr	r2, [pc, #24]	; (8001268 <SYS_LED_On+0x30>)
 800124e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001252:	2201      	movs	r2, #1
 8001254:	4619      	mov	r1, r3
 8001256:	f003 f9df 	bl	8004618 <HAL_GPIO_WritePin>

  return 0;
 800125a:	2300      	movs	r3, #0
}
 800125c:	4618      	mov	r0, r3
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	20000000 	.word	0x20000000
 8001268:	0801b3c4 	.word	0x0801b3c4

0800126c <SYS_LED_Off>:

int32_t SYS_LED_Off(Sys_Led_TypeDef Led)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	4a07      	ldr	r2, [pc, #28]	; (8001298 <SYS_LED_Off+0x2c>)
 800127a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	4a06      	ldr	r2, [pc, #24]	; (800129c <SYS_LED_Off+0x30>)
 8001282:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001286:	2200      	movs	r2, #0
 8001288:	4619      	mov	r1, r3
 800128a:	f003 f9c5 	bl	8004618 <HAL_GPIO_WritePin>

  return 0;
 800128e:	2300      	movs	r3, #0
}
 8001290:	4618      	mov	r0, r3
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	20000000 	.word	0x20000000
 800129c:	0801b3c4 	.word	0x0801b3c4

080012a0 <SYS_LED_Toggle>:

int32_t SYS_LED_Toggle(Sys_Led_TypeDef Led)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	4a07      	ldr	r2, [pc, #28]	; (80012cc <SYS_LED_Toggle+0x2c>)
 80012ae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012b2:	79fb      	ldrb	r3, [r7, #7]
 80012b4:	4906      	ldr	r1, [pc, #24]	; (80012d0 <SYS_LED_Toggle+0x30>)
 80012b6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80012ba:	4619      	mov	r1, r3
 80012bc:	4610      	mov	r0, r2
 80012be:	f003 f9c2 	bl	8004646 <HAL_GPIO_TogglePin>

  return 0;
 80012c2:	2300      	movs	r3, #0
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20000000 	.word	0x20000000
 80012d0:	0801b3c4 	.word	0x0801b3c4

080012d4 <SYS_PB_Init>:
{
  return (int32_t)HAL_GPIO_ReadPin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
}

int32_t SYS_PB_Init(Sys_Button_TypeDef Button, Sys_ButtonMode_TypeDef ButtonMode)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b088      	sub	sp, #32
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	460a      	mov	r2, r1
 80012de:	71fb      	strb	r3, [r7, #7]
 80012e0:	4613      	mov	r3, r2
 80012e2:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 80012e4:	f107 030c 	add.w	r3, r7, #12
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]
 80012f2:	611a      	str	r2, [r3, #16]
  static SYS_RES_EXTI_LineCallback button_callback[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_Callback, SYS_BUTTON2_EXTI_Callback, SYS_BUTTON3_EXTI_Callback};
  static uint32_t button_interrupt_priority[SYS_BUTTONn] = {SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY};
  static const uint32_t button_exti_line[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_LINE, SYS_BUTTON2_EXTI_LINE, SYS_BUTTON3_EXTI_LINE};

  /* Enable the SYS_BUTTON Clock */
  SYS_BUTTONx_GPIO_CLK_ENABLE(Button);
 80012f4:	79fb      	ldrb	r3, [r7, #7]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d103      	bne.n	8001302 <SYS_PB_Init+0x2e>
 80012fa:	2001      	movs	r0, #1
 80012fc:	f7ff ff4a 	bl	8001194 <LL_AHB2_GRP1_EnableClock>
 8001300:	e00c      	b.n	800131c <SYS_PB_Init+0x48>
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	2b02      	cmp	r3, #2
 8001306:	d103      	bne.n	8001310 <SYS_PB_Init+0x3c>
 8001308:	2001      	movs	r0, #1
 800130a:	f7ff ff43 	bl	8001194 <LL_AHB2_GRP1_EnableClock>
 800130e:	e005      	b.n	800131c <SYS_PB_Init+0x48>
 8001310:	79fb      	ldrb	r3, [r7, #7]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d102      	bne.n	800131c <SYS_PB_Init+0x48>
 8001316:	2004      	movs	r0, #4
 8001318:	f7ff ff3c 	bl	8001194 <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = SYS_BUTTON_PIN[Button];
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	4a29      	ldr	r2, [pc, #164]	; (80013c4 <SYS_PB_Init+0xf0>)
 8001320:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001324:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001326:	2301      	movs	r3, #1
 8001328:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800132a:	2302      	movs	r3, #2
 800132c:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == SYS_BUTTON_MODE_GPIO)
 800132e:	79bb      	ldrb	r3, [r7, #6]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d10c      	bne.n	800134e <SYS_PB_Init+0x7a>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001334:	2300      	movs	r3, #0
 8001336:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 8001338:	79fb      	ldrb	r3, [r7, #7]
 800133a:	4a23      	ldr	r2, [pc, #140]	; (80013c8 <SYS_PB_Init+0xf4>)
 800133c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001340:	f107 020c 	add.w	r2, r7, #12
 8001344:	4611      	mov	r1, r2
 8001346:	4618      	mov	r0, r3
 8001348:	f002 ff38 	bl	80041bc <HAL_GPIO_Init>
 800134c:	e034      	b.n	80013b8 <SYS_PB_Init+0xe4>
  }
  else /* (ButtonMode == SYS_BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 800134e:	4b1f      	ldr	r3, [pc, #124]	; (80013cc <SYS_PB_Init+0xf8>)
 8001350:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	4a1c      	ldr	r2, [pc, #112]	; (80013c8 <SYS_PB_Init+0xf4>)
 8001356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800135a:	f107 020c 	add.w	r2, r7, #12
 800135e:	4611      	mov	r1, r2
 8001360:	4618      	mov	r0, r3
 8001362:	f002 ff2b 	bl	80041bc <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&sys_hpb_exti[Button], button_exti_line[Button]);
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	00db      	lsls	r3, r3, #3
 800136a:	4a19      	ldr	r2, [pc, #100]	; (80013d0 <SYS_PB_Init+0xfc>)
 800136c:	441a      	add	r2, r3
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	4918      	ldr	r1, [pc, #96]	; (80013d4 <SYS_PB_Init+0x100>)
 8001372:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001376:	4619      	mov	r1, r3
 8001378:	4610      	mov	r0, r2
 800137a:	f002 ff0c 	bl	8004196 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&sys_hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	00db      	lsls	r3, r3, #3
 8001382:	4a13      	ldr	r2, [pc, #76]	; (80013d0 <SYS_PB_Init+0xfc>)
 8001384:	1898      	adds	r0, r3, r2
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	4a13      	ldr	r2, [pc, #76]	; (80013d8 <SYS_PB_Init+0x104>)
 800138a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800138e:	461a      	mov	r2, r3
 8001390:	2100      	movs	r1, #0
 8001392:	f002 fee7 	bl	8004164 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((SYS_BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	4a10      	ldr	r2, [pc, #64]	; (80013dc <SYS_PB_Init+0x108>)
 800139a:	56d0      	ldrsb	r0, [r2, r3]
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	4a10      	ldr	r2, [pc, #64]	; (80013e0 <SYS_PB_Init+0x10c>)
 80013a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013a4:	2200      	movs	r2, #0
 80013a6:	4619      	mov	r1, r3
 80013a8:	f002 fa8d 	bl	80038c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((SYS_BUTTON_IRQn[Button]));
 80013ac:	79fb      	ldrb	r3, [r7, #7]
 80013ae:	4a0b      	ldr	r2, [pc, #44]	; (80013dc <SYS_PB_Init+0x108>)
 80013b0:	56d3      	ldrsb	r3, [r2, r3]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f002 faa1 	bl	80038fa <HAL_NVIC_EnableIRQ>
  }

  return 0;
 80013b8:	2300      	movs	r3, #0
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3720      	adds	r7, #32
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	0801b3cc 	.word	0x0801b3cc
 80013c8:	2000000c 	.word	0x2000000c
 80013cc:	10210000 	.word	0x10210000
 80013d0:	20001780 	.word	0x20001780
 80013d4:	0801b3d8 	.word	0x0801b3d8
 80013d8:	20000018 	.word	0x20000018
 80013dc:	0801b3d4 	.word	0x0801b3d4
 80013e0:	20000024 	.word	0x20000024

080013e4 <SYS_PB_Callback>:
{
  HAL_EXTI_IRQHandler(&sys_hpb_exti[Button]);
}

__weak void SYS_PB_Callback(Sys_Button_TypeDef Button)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered.*/
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bc80      	pop	{r7}
 80013f6:	4770      	bx	lr

080013f8 <SYS_BUTTON1_EXTI_Callback>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void SYS_BUTTON1_EXTI_Callback(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON1);
 80013fc:	2000      	movs	r0, #0
 80013fe:	f7ff fff1 	bl	80013e4 <SYS_PB_Callback>
}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}

08001406 <SYS_BUTTON3_EXTI_Callback>:

static void SYS_BUTTON3_EXTI_Callback(void)
{
 8001406:	b580      	push	{r7, lr}
 8001408:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON3);
 800140a:	2001      	movs	r0, #1
 800140c:	f7ff ffea 	bl	80013e4 <SYS_PB_Callback>
}
 8001410:	bf00      	nop
 8001412:	bd80      	pop	{r7, pc}

08001414 <SYS_BUTTON2_EXTI_Callback>:

static void SYS_BUTTON2_EXTI_Callback(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON2);
 8001418:	2002      	movs	r0, #2
 800141a:	f7ff ffe3 	bl	80013e4 <SYS_PB_Callback>
}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}

08001422 <LL_AHB1_GRP1_EnableClock>:
{
 8001422:	b480      	push	{r7}
 8001424:	b085      	sub	sp, #20
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800142a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800142e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001430:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4313      	orrs	r3, r2
 8001438:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800143a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800143e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	4013      	ands	r3, r2
 8001444:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001446:	68fb      	ldr	r3, [r7, #12]
}
 8001448:	bf00      	nop
 800144a:	3714      	adds	r7, #20
 800144c:	46bd      	mov	sp, r7
 800144e:	bc80      	pop	{r7}
 8001450:	4770      	bx	lr

08001452 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001456:	2004      	movs	r0, #4
 8001458:	f7ff ffe3 	bl	8001422 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800145c:	2001      	movs	r0, #1
 800145e:	f7ff ffe0 	bl	8001422 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8001462:	2200      	movs	r2, #0
 8001464:	2102      	movs	r1, #2
 8001466:	200f      	movs	r0, #15
 8001468:	f002 fa2d 	bl	80038c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800146c:	200f      	movs	r0, #15
 800146e:	f002 fa44 	bl	80038fa <HAL_NVIC_EnableIRQ>

}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}

08001476 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001476:	b480      	push	{r7}
 8001478:	b083      	sub	sp, #12
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800147e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001482:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001486:	f023 0218 	bic.w	r2, r3, #24
 800148a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4313      	orrs	r3, r2
 8001492:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	bc80      	pop	{r7}
 800149e:	4770      	bx	lr

080014a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014a4:	f001 f910 	bl	80026c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014a8:	f000 f806 	bl	80014b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_LoRaWAN_Init();
 80014ac:	f007 fc02 	bl	8008cb4 <MX_LoRaWAN_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 80014b0:	f007 fc08 	bl	8008cc4 <MX_LoRaWAN_Process>
 80014b4:	e7fc      	b.n	80014b0 <main+0x10>
	...

080014b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b09a      	sub	sp, #104	; 0x68
 80014bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014be:	f107 0320 	add.w	r3, r7, #32
 80014c2:	2248      	movs	r2, #72	; 0x48
 80014c4:	2100      	movs	r1, #0
 80014c6:	4618      	mov	r0, r3
 80014c8:	f019 fb18 	bl	801aafc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014cc:	1d3b      	adds	r3, r7, #4
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	609a      	str	r2, [r3, #8]
 80014d6:	60da      	str	r2, [r3, #12]
 80014d8:	611a      	str	r2, [r3, #16]
 80014da:	615a      	str	r2, [r3, #20]
 80014dc:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80014de:	f003 f8e3 	bl	80046a8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80014e2:	2000      	movs	r0, #0
 80014e4:	f7ff ffc7 	bl	8001476 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014e8:	4b1e      	ldr	r3, [pc, #120]	; (8001564 <SystemClock_Config+0xac>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80014f0:	4a1c      	ldr	r2, [pc, #112]	; (8001564 <SystemClock_Config+0xac>)
 80014f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014f6:	6013      	str	r3, [r2, #0]
 80014f8:	4b1a      	ldr	r3, [pc, #104]	; (8001564 <SystemClock_Config+0xac>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001500:	603b      	str	r3, [r7, #0]
 8001502:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001504:	2324      	movs	r3, #36	; 0x24
 8001506:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001508:	2381      	movs	r3, #129	; 0x81
 800150a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800150c:	2301      	movs	r3, #1
 800150e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001510:	2300      	movs	r3, #0
 8001512:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001514:	23b0      	movs	r3, #176	; 0xb0
 8001516:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001518:	2300      	movs	r3, #0
 800151a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800151c:	f107 0320 	add.w	r3, r7, #32
 8001520:	4618      	mov	r0, r3
 8001522:	f003 fc35 	bl	8004d90 <HAL_RCC_OscConfig>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800152c:	f000 f81c 	bl	8001568 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001530:	234f      	movs	r3, #79	; 0x4f
 8001532:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001534:	2300      	movs	r3, #0
 8001536:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800153c:	2300      	movs	r3, #0
 800153e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001544:	2300      	movs	r3, #0
 8001546:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001548:	1d3b      	adds	r3, r7, #4
 800154a:	2102      	movs	r1, #2
 800154c:	4618      	mov	r0, r3
 800154e:	f003 ffb9 	bl	80054c4 <HAL_RCC_ClockConfig>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001558:	f000 f806 	bl	8001568 <Error_Handler>
  }
}
 800155c:	bf00      	nop
 800155e:	3768      	adds	r7, #104	; 0x68
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	58000400 	.word	0x58000400

08001568 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800156c:	b672      	cpsid	i
}
 800156e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001570:	e7fe      	b.n	8001570 <Error_Handler+0x8>

08001572 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001572:	b480      	push	{r7}
 8001574:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001576:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800157a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800157e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001582:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001586:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800158a:	bf00      	nop
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr

08001592 <LL_APB1_GRP1_EnableClock>:
{
 8001592:	b480      	push	{r7}
 8001594:	b085      	sub	sp, #20
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800159a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800159e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80015a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80015aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015ae:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	4013      	ands	r3, r2
 80015b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80015b6:	68fb      	ldr	r3, [r7, #12]
}
 80015b8:	bf00      	nop
 80015ba:	3714      	adds	r7, #20
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr
	...

080015c4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b08c      	sub	sp, #48	; 0x30
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 80015ca:	1d3b      	adds	r3, r7, #4
 80015cc:	222c      	movs	r2, #44	; 0x2c
 80015ce:	2100      	movs	r1, #0
 80015d0:	4618      	mov	r0, r3
 80015d2:	f019 fa93 	bl	801aafc <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80015d6:	4b22      	ldr	r3, [pc, #136]	; (8001660 <MX_RTC_Init+0x9c>)
 80015d8:	4a22      	ldr	r2, [pc, #136]	; (8001664 <MX_RTC_Init+0xa0>)
 80015da:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 80015dc:	4b20      	ldr	r3, [pc, #128]	; (8001660 <MX_RTC_Init+0x9c>)
 80015de:	221f      	movs	r2, #31
 80015e0:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80015e2:	4b1f      	ldr	r3, [pc, #124]	; (8001660 <MX_RTC_Init+0x9c>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80015e8:	4b1d      	ldr	r3, [pc, #116]	; (8001660 <MX_RTC_Init+0x9c>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80015ee:	4b1c      	ldr	r3, [pc, #112]	; (8001660 <MX_RTC_Init+0x9c>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80015f4:	4b1a      	ldr	r3, [pc, #104]	; (8001660 <MX_RTC_Init+0x9c>)
 80015f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015fa:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80015fc:	4b18      	ldr	r3, [pc, #96]	; (8001660 <MX_RTC_Init+0x9c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001602:	4b17      	ldr	r3, [pc, #92]	; (8001660 <MX_RTC_Init+0x9c>)
 8001604:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001608:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800160a:	4815      	ldr	r0, [pc, #84]	; (8001660 <MX_RTC_Init+0x9c>)
 800160c:	f004 fc38 	bl	8005e80 <HAL_RTC_Init>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001616:	f7ff ffa7 	bl	8001568 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 800161a:	4811      	ldr	r0, [pc, #68]	; (8001660 <MX_RTC_Init+0x9c>)
 800161c:	f004 ff12 	bl	8006444 <HAL_RTCEx_SetSSRU_IT>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001626:	f7ff ff9f 	bl	8001568 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 800162a:	2300      	movs	r3, #0
 800162c:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800162e:	2300      	movs	r3, #0
 8001630:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001632:	2300      	movs	r3, #0
 8001634:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001636:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800163a:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 800163c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001640:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	2200      	movs	r2, #0
 8001646:	4619      	mov	r1, r3
 8001648:	4805      	ldr	r0, [pc, #20]	; (8001660 <MX_RTC_Init+0x9c>)
 800164a:	f004 fc93 	bl	8005f74 <HAL_RTC_SetAlarm_IT>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001654:	f7ff ff88 	bl	8001568 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001658:	bf00      	nop
 800165a:	3730      	adds	r7, #48	; 0x30
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20001798 	.word	0x20001798
 8001664:	40002800 	.word	0x40002800

08001668 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b090      	sub	sp, #64	; 0x40
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001670:	f107 0308 	add.w	r3, r7, #8
 8001674:	2238      	movs	r2, #56	; 0x38
 8001676:	2100      	movs	r1, #0
 8001678:	4618      	mov	r0, r3
 800167a:	f019 fa3f 	bl	801aafc <memset>
  if(rtcHandle->Instance==RTC)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a16      	ldr	r2, [pc, #88]	; (80016dc <HAL_RTC_MspInit+0x74>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d125      	bne.n	80016d4 <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001688:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800168c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800168e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001692:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001694:	f107 0308 	add.w	r3, r7, #8
 8001698:	4618      	mov	r0, r3
 800169a:	f004 fad7 	bl	8005c4c <HAL_RCCEx_PeriphCLKConfig>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80016a4:	f7ff ff60 	bl	8001568 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80016a8:	f7ff ff63 	bl	8001572 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80016ac:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80016b0:	f7ff ff6f 	bl	8001592 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 80016b4:	2200      	movs	r2, #0
 80016b6:	2100      	movs	r1, #0
 80016b8:	2002      	movs	r0, #2
 80016ba:	f002 f904 	bl	80038c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 80016be:	2002      	movs	r0, #2
 80016c0:	f002 f91b 	bl	80038fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80016c4:	2200      	movs	r2, #0
 80016c6:	2100      	movs	r1, #0
 80016c8:	202a      	movs	r0, #42	; 0x2a
 80016ca:	f002 f8fc 	bl	80038c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80016ce:	202a      	movs	r0, #42	; 0x2a
 80016d0:	f002 f913 	bl	80038fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80016d4:	bf00      	nop
 80016d6:	3740      	adds	r7, #64	; 0x40
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	40002800 	.word	0x40002800

080016e0 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 80016e4:	4b03      	ldr	r3, [pc, #12]	; (80016f4 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 80016e6:	2201      	movs	r2, #1
 80016e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 80016ec:	bf00      	nop
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bc80      	pop	{r7}
 80016f2:	4770      	bx	lr
 80016f4:	58000400 	.word	0x58000400

080016f8 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr

08001704 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr

08001710 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  /* Suspend sysTick : work around for degugger problem in dual core (tickets 71085,  72038, 71087 ) */
  HAL_SuspendTick();
 8001714:	f001 f80a 	bl	800272c <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8001718:	f7ff ffe2 	bl	80016e0 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 800171c:	2001      	movs	r0, #1
 800171e:	f003 f855 	bl	80047cc <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}

08001726 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for degugger problem in dual core */
  HAL_ResumeTick();
 800172a:	f001 f80d 	bl	8002748 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 800172e:	f000 ff31 	bl	8002594 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}

08001736 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 800173a:	f000 fff7 	bl	800272c <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800173e:	2101      	movs	r1, #1
 8001740:	2000      	movs	r0, #0
 8001742:	f002 ffbf 	bl	80046c4 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}

0800174a <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Suspend sysTick */
  HAL_ResumeTick();
 800174e:	f000 fffb 	bl	8002748 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}

08001756 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001756:	b480      	push	{r7}
 8001758:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800175a:	bf00      	nop
 800175c:	46bd      	mov	sp, r7
 800175e:	bc80      	pop	{r7}
 8001760:	4770      	bx	lr

08001762 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001762:	b480      	push	{r7}
 8001764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001766:	e7fe      	b.n	8001766 <NMI_Handler+0x4>

08001768 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800176c:	e7fe      	b.n	800176c <HardFault_Handler+0x4>

0800176e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800176e:	b480      	push	{r7}
 8001770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001772:	e7fe      	b.n	8001772 <MemManage_Handler+0x4>

08001774 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001778:	e7fe      	b.n	8001778 <BusFault_Handler+0x4>

0800177a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800177a:	b480      	push	{r7}
 800177c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800177e:	e7fe      	b.n	800177e <UsageFault_Handler+0x4>

08001780 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001784:	bf00      	nop
 8001786:	46bd      	mov	sp, r7
 8001788:	bc80      	pop	{r7}
 800178a:	4770      	bx	lr

0800178c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	bc80      	pop	{r7}
 8001796:	4770      	bx	lr

08001798 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr

080017a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017a8:	f000 ffae 	bl	8002708 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ac:	bf00      	nop
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 80017b4:	4802      	ldr	r0, [pc, #8]	; (80017c0 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 80017b6:	f004 fe81 	bl	80064bc <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20001798 	.word	0x20001798

080017c4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80017c8:	2001      	movs	r0, #1
 80017ca:	f002 ff55 	bl	8004678 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80017d6:	2002      	movs	r0, #2
 80017d8:	f002 ff4e 	bl	8004678 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80017dc:	bf00      	nop
 80017de:	bd80      	pop	{r7, pc}

080017e0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80017e4:	4802      	ldr	r0, [pc, #8]	; (80017f0 <DMA1_Channel5_IRQHandler+0x10>)
 80017e6:	f002 fb1f 	bl	8003e28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	200017dc 	.word	0x200017dc

080017f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80017f8:	4802      	ldr	r0, [pc, #8]	; (8001804 <USART2_IRQHandler+0x10>)
 80017fa:	f005 fc79 	bl	80070f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	2000183c 	.word	0x2000183c

08001808 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800180c:	4802      	ldr	r0, [pc, #8]	; (8001818 <RTC_Alarm_IRQHandler+0x10>)
 800180e:	f004 fd05 	bl	800621c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20001798 	.word	0x20001798

0800181c <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001820:	4802      	ldr	r0, [pc, #8]	; (800182c <SUBGHZ_Radio_IRQHandler+0x10>)
 8001822:	f005 f9b3 	bl	8006b8c <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	200017d0 	.word	0x200017d0

08001830 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001838:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800183c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800183e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4313      	orrs	r3, r2
 8001846:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001848:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800184c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4013      	ands	r3, r2
 8001852:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001854:	68fb      	ldr	r3, [r7, #12]
}
 8001856:	bf00      	nop
 8001858:	3714      	adds	r7, #20
 800185a:	46bd      	mov	sp, r7
 800185c:	bc80      	pop	{r7}
 800185e:	4770      	bx	lr

08001860 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001864:	4b06      	ldr	r3, [pc, #24]	; (8001880 <MX_SUBGHZ_Init+0x20>)
 8001866:	2208      	movs	r2, #8
 8001868:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 800186a:	4805      	ldr	r0, [pc, #20]	; (8001880 <MX_SUBGHZ_Init+0x20>)
 800186c:	f004 ff12 	bl	8006694 <HAL_SUBGHZ_Init>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8001876:	f7ff fe77 	bl	8001568 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200017d0 	.word	0x200017d0

08001884 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 800188c:	2001      	movs	r0, #1
 800188e:	f7ff ffcf 	bl	8001830 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001892:	2200      	movs	r2, #0
 8001894:	2100      	movs	r1, #0
 8001896:	2032      	movs	r0, #50	; 0x32
 8001898:	f002 f815 	bl	80038c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 800189c:	2032      	movs	r0, #50	; 0x32
 800189e:	f002 f82c 	bl	80038fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 80018a2:	bf00      	nop
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <LL_RCC_SetClkAfterWakeFromStop>:
{
 80018aa:	b480      	push	{r7}
 80018ac:	b083      	sub	sp, #12
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80018b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80018bc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	608b      	str	r3, [r1, #8]
}
 80018c6:	bf00      	nop
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr

080018d0 <LL_AHB2_GRP1_EnableClock>:
{
 80018d0:	b480      	push	{r7}
 80018d2:	b085      	sub	sp, #20
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80018d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018de:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80018e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4013      	ands	r3, r2
 80018f2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80018f4:	68fb      	ldr	r3, [r7, #12]
}
 80018f6:	bf00      	nop
 80018f8:	3714      	adds	r7, #20
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr

08001900 <LL_AHB2_GRP1_DisableClock>:
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8001908:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800190c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	43db      	mvns	r3, r3
 8001912:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001916:	4013      	ands	r3, r2
 8001918:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 800191a:	bf00      	nop
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	bc80      	pop	{r7}
 8001922:	4770      	bx	lr

08001924 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001928:	4b02      	ldr	r3, [pc, #8]	; (8001934 <LL_FLASH_GetUDN+0x10>)
 800192a:	681b      	ldr	r3, [r3, #0]
}
 800192c:	4618      	mov	r0, r3
 800192e:	46bd      	mov	sp, r7
 8001930:	bc80      	pop	{r7}
 8001932:	4770      	bx	lr
 8001934:	1fff7580 	.word	0x1fff7580

08001938 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800193c:	4b03      	ldr	r3, [pc, #12]	; (800194c <LL_FLASH_GetDeviceID+0x14>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	b2db      	uxtb	r3, r3
}
 8001942:	4618      	mov	r0, r3
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	1fff7584 	.word	0x1fff7584

08001950 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8001954:	4b03      	ldr	r3, [pc, #12]	; (8001964 <LL_FLASH_GetSTCompanyID+0x14>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	0a1b      	lsrs	r3, r3, #8
}
 800195a:	4618      	mov	r0, r3
 800195c:	46bd      	mov	sp, r7
 800195e:	bc80      	pop	{r7}
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	1fff7584 	.word	0x1fff7584

08001968 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 800196c:	2000      	movs	r0, #0
 800196e:	f7ff ff9c 	bl	80018aa <LL_RCC_SetClkAfterWakeFromStop>
  /*Initialises timer and RTC*/
  UTIL_TIMER_Init();
 8001972:	f018 fb7d 	bl	801a070 <UTIL_TIMER_Init>

  Gpio_PreInit();
 8001976:	f000 f923 	bl	8001bc0 <Gpio_PreInit>

  /* Configure the debug mode*/
  DBG_Init();
 800197a:	f000 f9c8 	bl	8001d0e <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 800197e:	f018 fe07 	bl	801a590 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001982:	4809      	ldr	r0, [pc, #36]	; (80019a8 <SystemApp_Init+0x40>)
 8001984:	f018 fea2 	bl	801a6cc <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001988:	2002      	movs	r0, #2
 800198a:	f018 fead 	bl	801a6e8 <UTIL_ADV_TRACE_SetVerboseLevel>
  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 800198e:	f7ff faff 	bl	8000f90 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8001992:	f000 fa09 	bl	8001da8 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8001996:	f017 fdb1 	bl	80194fc <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 800199a:	2101      	movs	r1, #1
 800199c:	2001      	movs	r0, #1
 800199e:	f017 fded 	bl	801957c <UTIL_LPM_SetOffMode>
#error LOW_POWER_DISABLE not defined
#endif /* LOW_POWER_DISABLE */
  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	08001b81 	.word	0x08001b81

080019ac <UTIL_SEQ_Idle>:
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  * @param none
  * @retval  none
  */
void UTIL_SEQ_Idle(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 80019b0:	f017 fe14 	bl	80195dc <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 80019be:	2300      	movs	r3, #0
 80019c0:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 80019c2:	f7ff fb6d 	bl	80010a0 <SYS_GetBatteryLevel>
 80019c6:	4603      	mov	r3, r0
 80019c8:	80bb      	strh	r3, [r7, #4]

  /* Convert batterey level from mV to linea scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 80019ca:	88bb      	ldrh	r3, [r7, #4]
 80019cc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d902      	bls.n	80019da <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 80019d4:	23fe      	movs	r3, #254	; 0xfe
 80019d6:	71fb      	strb	r3, [r7, #7]
 80019d8:	e014      	b.n	8001a04 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 80019da:	88bb      	ldrh	r3, [r7, #4]
 80019dc:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 80019e0:	d202      	bcs.n	80019e8 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	71fb      	strb	r3, [r7, #7]
 80019e6:	e00d      	b.n	8001a04 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 80019e8:	88bb      	ldrh	r3, [r7, #4]
 80019ea:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 80019ee:	461a      	mov	r2, r3
 80019f0:	4613      	mov	r3, r2
 80019f2:	01db      	lsls	r3, r3, #7
 80019f4:	1a9b      	subs	r3, r3, r2
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	461a      	mov	r2, r3
 80019fa:	4b09      	ldr	r3, [pc, #36]	; (8001a20 <GetBatteryLevel+0x68>)
 80019fc:	fba3 2302 	umull	r2, r3, r3, r2
 8001a00:	09db      	lsrs	r3, r3, #7
 8001a02:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	9300      	str	r3, [sp, #0]
 8001a08:	4b06      	ldr	r3, [pc, #24]	; (8001a24 <GetBatteryLevel+0x6c>)
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	2002      	movs	r0, #2
 8001a10:	f018 fdda 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8001a14:	79fb      	ldrb	r3, [r7, #7]
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	1b4e81b5 	.word	0x1b4e81b5
 8001a24:	0801ac34 	.word	0x0801ac34

08001a28 <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 8001a32:	f7ff fabb 	bl	8000fac <SYS_GetTemperatureLevel>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	da00      	bge.n	8001a3e <GetTemperatureLevel+0x16>
 8001a3c:	33ff      	adds	r3, #255	; 0xff
 8001a3e:	121b      	asrs	r3, r3, #8
 8001a40:	b21b      	sxth	r3, r3
 8001a42:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8001a44:	88fb      	ldrh	r3, [r7, #6]
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8001a4e:	b590      	push	{r4, r7, lr}
 8001a50:	b087      	sub	sp, #28
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8001a56:	2300      	movs	r3, #0
 8001a58:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8001a5a:	f7ff ff63 	bl	8001924 <LL_FLASH_GetUDN>
 8001a5e:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a66:	d138      	bne.n	8001ada <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8001a68:	f000 fe7c 	bl	8002764 <HAL_GetUIDw0>
 8001a6c:	4604      	mov	r4, r0
 8001a6e:	f000 fe8d 	bl	800278c <HAL_GetUIDw2>
 8001a72:	4603      	mov	r3, r0
 8001a74:	4423      	add	r3, r4
 8001a76:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8001a78:	f000 fe7e 	bl	8002778 <HAL_GetUIDw1>
 8001a7c:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	0e1a      	lsrs	r2, r3, #24
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	3307      	adds	r3, #7
 8001a86:	b2d2      	uxtb	r2, r2
 8001a88:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	0c1a      	lsrs	r2, r3, #16
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	3306      	adds	r3, #6
 8001a92:	b2d2      	uxtb	r2, r2
 8001a94:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	0a1a      	lsrs	r2, r3, #8
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	3305      	adds	r3, #5
 8001a9e:	b2d2      	uxtb	r2, r2
 8001aa0:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	3304      	adds	r3, #4
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	b2d2      	uxtb	r2, r2
 8001aaa:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	0e1a      	lsrs	r2, r3, #24
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	3303      	adds	r3, #3
 8001ab4:	b2d2      	uxtb	r2, r2
 8001ab6:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	0c1a      	lsrs	r2, r3, #16
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3302      	adds	r3, #2
 8001ac0:	b2d2      	uxtb	r2, r2
 8001ac2:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	0a1a      	lsrs	r2, r3, #8
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	3301      	adds	r3, #1
 8001acc:	b2d2      	uxtb	r2, r2
 8001ace:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8001ad8:	e031      	b.n	8001b3e <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	3307      	adds	r3, #7
 8001ade:	697a      	ldr	r2, [r7, #20]
 8001ae0:	b2d2      	uxtb	r2, r2
 8001ae2:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	0a1a      	lsrs	r2, r3, #8
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	3306      	adds	r3, #6
 8001aec:	b2d2      	uxtb	r2, r2
 8001aee:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	0c1a      	lsrs	r2, r3, #16
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	3305      	adds	r3, #5
 8001af8:	b2d2      	uxtb	r2, r2
 8001afa:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	0e1a      	lsrs	r2, r3, #24
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	3304      	adds	r3, #4
 8001b04:	b2d2      	uxtb	r2, r2
 8001b06:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8001b08:	f7ff ff16 	bl	8001938 <LL_FLASH_GetDeviceID>
 8001b0c:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	3303      	adds	r3, #3
 8001b12:	697a      	ldr	r2, [r7, #20]
 8001b14:	b2d2      	uxtb	r2, r2
 8001b16:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8001b18:	f7ff ff1a 	bl	8001950 <LL_FLASH_GetSTCompanyID>
 8001b1c:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	3302      	adds	r3, #2
 8001b22:	697a      	ldr	r2, [r7, #20]
 8001b24:	b2d2      	uxtb	r2, r2
 8001b26:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	0a1a      	lsrs	r2, r3, #8
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3301      	adds	r3, #1
 8001b30:	b2d2      	uxtb	r2, r2
 8001b32:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	0c1b      	lsrs	r3, r3, #16
 8001b38:	b2da      	uxtb	r2, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	701a      	strb	r2, [r3, #0]
}
 8001b3e:	bf00      	nop
 8001b40:	371c      	adds	r7, #28
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd90      	pop	{r4, r7, pc}

08001b46 <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 8001b46:	b590      	push	{r4, r7, lr}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 8001b50:	f7ff fee8 	bl	8001924 <LL_FLASH_GetUDN>
 8001b54:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b5c:	d10b      	bne.n	8001b76 <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8001b5e:	f000 fe01 	bl	8002764 <HAL_GetUIDw0>
 8001b62:	4604      	mov	r4, r0
 8001b64:	f000 fe08 	bl	8002778 <HAL_GetUIDw1>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	405c      	eors	r4, r3
 8001b6c:	f000 fe0e 	bl	800278c <HAL_GetUIDw2>
 8001b70:	4603      	mov	r3, r0
 8001b72:	4063      	eors	r3, r4
 8001b74:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 8001b76:	687b      	ldr	r3, [r7, #4]

}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd90      	pop	{r4, r7, pc}

08001b80 <TimestampNow>:

/* USER CODE END ExF */

/* Private functions ---------------------------------------------------------*/
static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b086      	sub	sp, #24
 8001b84:	af02      	add	r7, sp, #8
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8001b8a:	f107 0308 	add.w	r3, r7, #8
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f017 fe34 	bl	80197fc <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b9a:	9200      	str	r2, [sp, #0]
 8001b9c:	4a07      	ldr	r2, [pc, #28]	; (8001bbc <TimestampNow+0x3c>)
 8001b9e:	2110      	movs	r1, #16
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f000 f869 	bl	8001c78 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f7fe fae6 	bl	8000178 <strlen>
 8001bac:	4603      	mov	r3, r0
 8001bae:	b29a      	uxth	r2, r3
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8001bb4:	bf00      	nop
 8001bb6:	3710      	adds	r7, #16
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	0801ac40 	.word	0x0801ac40

08001bc0 <Gpio_PreInit>:

static void Gpio_PreInit(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Gpio_PreInit_1 */

  /* USER CODE END Gpio_PreInit_1 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc6:	1d3b      	adds	r3, r7, #4
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	60da      	str	r2, [r3, #12]
 8001bd2:	611a      	str	r2, [r3, #16]
  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  /* Configure all GPIO as analog to reduce current consumption on non used IOs */
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd4:	2001      	movs	r0, #1
 8001bd6:	f7ff fe7b 	bl	80018d0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bda:	2002      	movs	r0, #2
 8001bdc:	f7ff fe78 	bl	80018d0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be0:	2004      	movs	r0, #4
 8001be2:	f7ff fe75 	bl	80018d0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001be6:	2080      	movs	r0, #128	; 0x80
 8001be8:	f7ff fe72 	bl	80018d0 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bec:	2303      	movs	r3, #3
 8001bee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60fb      	str	r3, [r7, #12]
  /* All GPIOs except debug pins (SWCLK and SWD) */
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 8001bf4:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8001bf8:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bfa:	1d3b      	adds	r3, r7, #4
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c02:	f002 fadb 	bl	80041bc <HAL_GPIO_Init>

  /* All GPIOs */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 8001c06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c0a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c0c:	1d3b      	adds	r3, r7, #4
 8001c0e:	4619      	mov	r1, r3
 8001c10:	480e      	ldr	r0, [pc, #56]	; (8001c4c <Gpio_PreInit+0x8c>)
 8001c12:	f002 fad3 	bl	80041bc <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c16:	1d3b      	adds	r3, r7, #4
 8001c18:	4619      	mov	r1, r3
 8001c1a:	480d      	ldr	r0, [pc, #52]	; (8001c50 <Gpio_PreInit+0x90>)
 8001c1c:	f002 face 	bl	80041bc <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001c20:	1d3b      	adds	r3, r7, #4
 8001c22:	4619      	mov	r1, r3
 8001c24:	480b      	ldr	r0, [pc, #44]	; (8001c54 <Gpio_PreInit+0x94>)
 8001c26:	f002 fac9 	bl	80041bc <HAL_GPIO_Init>

  /* Disable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_DISABLE();
 8001c2a:	2001      	movs	r0, #1
 8001c2c:	f7ff fe68 	bl	8001900 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOB_CLK_DISABLE();
 8001c30:	2002      	movs	r0, #2
 8001c32:	f7ff fe65 	bl	8001900 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 8001c36:	2004      	movs	r0, #4
 8001c38:	f7ff fe62 	bl	8001900 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 8001c3c:	2080      	movs	r0, #128	; 0x80
 8001c3e:	f7ff fe5f 	bl	8001900 <LL_AHB2_GRP1_DisableClock>
  /* USER CODE BEGIN Gpio_PreInit_2 */

  /* USER CODE END Gpio_PreInit_2 */
}
 8001c42:	bf00      	nop
 8001c44:	3718      	adds	r7, #24
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	48000400 	.word	0x48000400
 8001c50:	48000800 	.word	0x48000800
 8001c54:	48001c00 	.word	0x48001c00

08001c58 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8001c5c:	2101      	movs	r1, #1
 8001c5e:	2002      	movs	r0, #2
 8001c60:	f017 fc5c 	bl	801951c <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8001c64:	bf00      	nop
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	2002      	movs	r0, #2
 8001c70:	f017 fc54 	bl	801951c <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8001c78:	b40c      	push	{r2, r3}
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b084      	sub	sp, #16
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
 8001c82:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8001c84:	f107 031c 	add.w	r3, r7, #28
 8001c88:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8001c8a:	6839      	ldr	r1, [r7, #0]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	69ba      	ldr	r2, [r7, #24]
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f017 ff21 	bl	8019ad8 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8001c96:	bf00      	nop
 8001c98:	3710      	adds	r7, #16
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001ca0:	b002      	add	sp, #8
 8001ca2:	4770      	bx	lr

08001ca4 <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8001cac:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	370c      	adds	r7, #12
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bc80      	pop	{r7}
 8001cb6:	4770      	bx	lr

08001cb8 <HAL_GetTick>:
  * @brief Provide a tick value in millisecond measured using RTC
  * @note This function overwrites the __weak one from HAL
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 8001cbc:	f000 f934 	bl	8001f28 <TIMER_IF_GetTimerValue>
 8001cc0:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b082      	sub	sp, #8
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f000 f997 	bl	8002004 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}

08001cde <LL_AHB2_GRP1_EnableClock>:
{
 8001cde:	b480      	push	{r7}
 8001ce0:	b085      	sub	sp, #20
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ce6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001cec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001cf6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cfa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d02:	68fb      	ldr	r3, [r7, #12]
}
 8001d04:	bf00      	nop
 8001d06:	3714      	adds	r7, #20
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bc80      	pop	{r7}
 8001d0c:	4770      	bx	lr

08001d0e <DBG_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void DBG_Init(void)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b086      	sub	sp, #24
 8001d12:	af00      	add	r7, sp, #0
  HAL_DBGMCU_EnableDBGStandbyMode();

#elif defined (DEBUGGER_ON) && (DEBUGGER_ON == 0) /* DEBUGGER_OFF */
  /* Put the debugger pin PA13 and P14 in analog for LowPower*/
  /* The 4 debug lines above are simply not set in this case */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d14:	1d3b      	adds	r3, r7, #4
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	605a      	str	r2, [r3, #4]
 8001d1c:	609a      	str	r2, [r3, #8]
 8001d1e:	60da      	str	r2, [r3, #12]
 8001d20:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Mode   = GPIO_MODE_ANALOG;
 8001d22:	2303      	movs	r3, #3
 8001d24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_13 | GPIO_PIN_14);
 8001d2a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001d2e:	607b      	str	r3, [r7, #4]
  /* make sure clock is enabled before setting the pins with HAL_GPIO_Init() */
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 8001d30:	2001      	movs	r0, #1
 8001d32:	f7ff ffd4 	bl	8001cde <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d36:	1d3b      	adds	r3, r7, #4
 8001d38:	4619      	mov	r1, r3
 8001d3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d3e:	f002 fa3d 	bl	80041bc <HAL_GPIO_Init>

  HAL_DBGMCU_DisableDBGSleepMode();
 8001d42:	f000 fd2d 	bl	80027a0 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8001d46:	f000 fd31 	bl	80027ac <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8001d4a:	f000 fd35 	bl	80027b8 <HAL_DBGMCU_DisableDBGStandbyMode>
#error "DEBUGGER_ON not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */
  /* USER CODE BEGIN DBG_Init_Last */

  /* USER CODE END DBG_Init_Last */
}
 8001d4e:	bf00      	nop
 8001d50:	3718      	adds	r7, #24
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
	...

08001d58 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void EnvSensors_Read(sensor_t *sensor_data)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b087      	sub	sp, #28
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read_1 */

  /* USER CODE END EnvSensors_Read_1 */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 8001d60:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <EnvSensors_Read+0x3c>)
 8001d62:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 8001d64:	4b0c      	ldr	r3, [pc, #48]	; (8001d98 <EnvSensors_Read+0x40>)
 8001d66:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 8001d68:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <EnvSensors_Read+0x44>)
 8001d6a:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	697a      	ldr	r2, [r7, #20]
 8001d70:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	68fa      	ldr	r2, [r7, #12]
 8001d7c:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a07      	ldr	r2, [pc, #28]	; (8001da0 <EnvSensors_Read+0x48>)
 8001d82:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	4a07      	ldr	r2, [pc, #28]	; (8001da4 <EnvSensors_Read+0x4c>)
 8001d88:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN EnvSensors_Read_Last */

  /* USER CODE END EnvSensors_Read_Last */
}
 8001d8a:	bf00      	nop
 8001d8c:	371c      	adds	r7, #28
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr
 8001d94:	42480000 	.word	0x42480000
 8001d98:	41900000 	.word	0x41900000
 8001d9c:	447a0000 	.word	0x447a0000
 8001da0:	003e090d 	.word	0x003e090d
 8001da4:	000503ab 	.word	0x000503ab

08001da8 <EnvSensors_Init>:

void  EnvSensors_Init(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  /* USER CODE BEGIN EnvSensors_Init_Last */

  /* USER CODE END EnvSensors_Init_Last */
}
 8001dac:	bf00      	nop
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bc80      	pop	{r7}
 8001db2:	4770      	bx	lr

08001db4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8001db8:	bf00      	nop
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bc80      	pop	{r7}
 8001dbe:	4770      	bx	lr

08001dc0 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bc80      	pop	{r7}
 8001dd4:	4770      	bx	lr
	...

08001dd8 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001dde:	2300      	movs	r3, #0
 8001de0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init_1 */

  /* USER CODE END TIMER_IF_Init_1 */
  if (RTC_Initialized == false)
 8001de2:	4b14      	ldr	r3, [pc, #80]	; (8001e34 <TIMER_IF_Init+0x5c>)
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	f083 0301 	eor.w	r3, r3, #1
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d01b      	beq.n	8001e28 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001df0:	4b11      	ldr	r3, [pc, #68]	; (8001e38 <TIMER_IF_Init+0x60>)
 8001df2:	f04f 32ff 	mov.w	r2, #4294967295
 8001df6:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8001df8:	f7ff fbe4 	bl	80015c4 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8001dfc:	f000 f856 	bl	8001eac <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by MX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8001e00:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e04:	480c      	ldr	r0, [pc, #48]	; (8001e38 <TIMER_IF_Init+0x60>)
 8001e06:	f004 f9b3 	bl	8006170 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001e0a:	4b0b      	ldr	r3, [pc, #44]	; (8001e38 <TIMER_IF_Init+0x60>)
 8001e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e10:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8001e12:	4809      	ldr	r0, [pc, #36]	; (8001e38 <TIMER_IF_Init+0x60>)
 8001e14:	f004 fae4 	bl	80063e0 <HAL_RTCEx_EnableBypassShadow>
    /*Initialise MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8001e18:	2000      	movs	r0, #0
 8001e1a:	f000 f9a7 	bl	800216c <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8001e1e:	f000 f85f 	bl	8001ee0 <TIMER_IF_SetTimerContext>

    RTC_Initialized = true;
 8001e22:	4b04      	ldr	r3, [pc, #16]	; (8001e34 <TIMER_IF_Init+0x5c>)
 8001e24:	2201      	movs	r2, #1
 8001e26:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8001e28:	79fb      	ldrb	r3, [r7, #7]
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	200001e4 	.word	0x200001e4
 8001e38:	20001798 	.word	0x20001798

08001e3c <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b08e      	sub	sp, #56	; 0x38
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001e44:	2300      	movs	r3, #0
 8001e46:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8001e4a:	f107 0308 	add.w	r3, r7, #8
 8001e4e:	222c      	movs	r2, #44	; 0x2c
 8001e50:	2100      	movs	r1, #0
 8001e52:	4618      	mov	r0, r3
 8001e54:	f018 fe52 	bl	801aafc <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8001e58:	f000 f828 	bl	8001eac <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8001e5c:	4b11      	ldr	r3, [pc, #68]	; (8001ea4 <TIMER_IF_StartTimer+0x68>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	4413      	add	r3, r2
 8001e64:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001e66:	2300      	movs	r3, #0
 8001e68:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001e70:	2300      	movs	r3, #0
 8001e72:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001e74:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001e78:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001e7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e7e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001e80:	f107 0308 	add.w	r3, r7, #8
 8001e84:	2201      	movs	r2, #1
 8001e86:	4619      	mov	r1, r3
 8001e88:	4807      	ldr	r0, [pc, #28]	; (8001ea8 <TIMER_IF_StartTimer+0x6c>)
 8001e8a:	f004 f873 	bl	8005f74 <HAL_RTC_SetAlarm_IT>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8001e94:	f7ff fb68 	bl	8001568 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8001e98:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3738      	adds	r7, #56	; 0x38
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	200001e8 	.word	0x200001e8
 8001ea8:	20001798 	.word	0x20001798

08001eac <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8001eb6:	4b08      	ldr	r3, [pc, #32]	; (8001ed8 <TIMER_IF_StopTimer+0x2c>)
 8001eb8:	2201      	movs	r2, #1
 8001eba:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8001ebc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ec0:	4806      	ldr	r0, [pc, #24]	; (8001edc <TIMER_IF_StopTimer+0x30>)
 8001ec2:	f004 f955 	bl	8006170 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001ec6:	4b05      	ldr	r3, [pc, #20]	; (8001edc <TIMER_IF_StopTimer+0x30>)
 8001ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8001ecc:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8001ece:	79fb      	ldrb	r3, [r7, #7]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40002800 	.word	0x40002800
 8001edc:	20001798 	.word	0x20001798

08001ee0 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8001ee4:	f000 f962 	bl	80021ac <GetTimerTicks>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	4a03      	ldr	r2, [pc, #12]	; (8001ef8 <TIMER_IF_SetTimerContext+0x18>)
 8001eec:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8001eee:	4b02      	ldr	r3, [pc, #8]	; (8001ef8 <TIMER_IF_SetTimerContext+0x18>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	200001e8 	.word	0x200001e8

08001efc <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8001f00:	4b02      	ldr	r3, [pc, #8]	; (8001f0c <TIMER_IF_GetTimerContext+0x10>)
 8001f02:	681b      	ldr	r3, [r3, #0]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr
 8001f0c:	200001e8 	.word	0x200001e8

08001f10 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8001f14:	f000 f94a 	bl	80021ac <GetTimerTicks>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	4b02      	ldr	r3, [pc, #8]	; (8001f24 <TIMER_IF_GetTimerElapsedTime+0x14>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	1ad3      	subs	r3, r2, r3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	200001e8 	.word	0x200001e8

08001f28 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8001f2c:	4b05      	ldr	r3, [pc, #20]	; (8001f44 <TIMER_IF_GetTimerValue+0x1c>)
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d003      	beq.n	8001f3c <TIMER_IF_GetTimerValue+0x14>
  {
    return GetTimerTicks();
 8001f34:	f000 f93a 	bl	80021ac <GetTimerTicks>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	e000      	b.n	8001f3e <TIMER_IF_GetTimerValue+0x16>
  }
  else
  {
    return 0;
 8001f3c:	2300      	movs	r3, #0
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	200001e4 	.word	0x200001e4

08001f48 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return (MIN_ALARM_DELAY);
 8001f4c:	2303      	movs	r3, #3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bc80      	pop	{r7}
 8001f54:	4770      	bx	lr

08001f56 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8001f56:	b5b0      	push	{r4, r5, r7, lr}
 8001f58:	b082      	sub	sp, #8
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	461a      	mov	r2, r3
 8001f62:	f04f 0300 	mov.w	r3, #0
 8001f66:	0d95      	lsrs	r5, r2, #22
 8001f68:	0294      	lsls	r4, r2, #10
 8001f6a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f6e:	f04f 0300 	mov.w	r3, #0
 8001f72:	4620      	mov	r0, r4
 8001f74:	4629      	mov	r1, r5
 8001f76:	f7fe fdf1 	bl	8000b5c <__aeabi_uldivmod>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bdb0      	pop	{r4, r5, r7, pc}

08001f88 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8001f88:	b4b0      	push	{r4, r5, r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f04f 0100 	mov.w	r1, #0
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	f04f 0400 	mov.w	r4, #0
 8001fa0:	f04f 0500 	mov.w	r5, #0
 8001fa4:	015d      	lsls	r5, r3, #5
 8001fa6:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8001faa:	0154      	lsls	r4, r2, #5
 8001fac:	4622      	mov	r2, r4
 8001fae:	462b      	mov	r3, r5
 8001fb0:	1a12      	subs	r2, r2, r0
 8001fb2:	eb63 0301 	sbc.w	r3, r3, r1
 8001fb6:	f04f 0400 	mov.w	r4, #0
 8001fba:	f04f 0500 	mov.w	r5, #0
 8001fbe:	009d      	lsls	r5, r3, #2
 8001fc0:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8001fc4:	0094      	lsls	r4, r2, #2
 8001fc6:	4622      	mov	r2, r4
 8001fc8:	462b      	mov	r3, r5
 8001fca:	1812      	adds	r2, r2, r0
 8001fcc:	eb41 0303 	adc.w	r3, r1, r3
 8001fd0:	f04f 0000 	mov.w	r0, #0
 8001fd4:	f04f 0100 	mov.w	r1, #0
 8001fd8:	00d9      	lsls	r1, r3, #3
 8001fda:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001fde:	00d0      	lsls	r0, r2, #3
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	4610      	mov	r0, r2
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	f04f 0200 	mov.w	r2, #0
 8001fec:	f04f 0300 	mov.w	r3, #0
 8001ff0:	0a82      	lsrs	r2, r0, #10
 8001ff2:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8001ff6:	0a8b      	lsrs	r3, r1, #10
 8001ff8:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bcb0      	pop	{r4, r5, r7}
 8002002:	4770      	bx	lr

08002004 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f7ff ffa2 	bl	8001f56 <TIMER_IF_Convert_ms2Tick>
 8002012:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8002014:	f000 f8ca 	bl	80021ac <GetTimerTicks>
 8002018:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800201a:	e000      	b.n	800201e <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 800201c:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800201e:	f000 f8c5 	bl	80021ac <GetTimerTicks>
 8002022:	4602      	mov	r2, r0
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	1ad3      	subs	r3, r2, r3
 8002028:	68fa      	ldr	r2, [r7, #12]
 800202a:	429a      	cmp	r2, r3
 800202c:	d8f6      	bhi.n	800201c <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 800202e:	bf00      	nop
 8002030:	bf00      	nop
 8002032:	3710      	adds	r7, #16
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_Handler();
 8002040:	f018 f964 	bl	801a30c <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8002044:	bf00      	nop
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8002054:	f000 f89a 	bl	800218c <TIMER_IF_BkUp_Read_MSBticks>
 8002058:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	3301      	adds	r3, #1
 800205e:	4618      	mov	r0, r3
 8002060:	f000 f884 	bl	800216c <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8002064:	bf00      	nop
 8002066:	3710      	adds	r7, #16
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 800206c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002070:	b088      	sub	sp, #32
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8002076:	f000 f899 	bl	80021ac <GetTimerTicks>
 800207a:	61f8      	str	r0, [r7, #28]
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 800207c:	f000 f886 	bl	800218c <TIMER_IF_BkUp_Read_MSBticks>
 8002080:	61b8      	str	r0, [r7, #24]

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	4618      	mov	r0, r3
 8002086:	f04f 0100 	mov.w	r1, #0
 800208a:	f04f 0200 	mov.w	r2, #0
 800208e:	f04f 0300 	mov.w	r3, #0
 8002092:	0003      	movs	r3, r0
 8002094:	2200      	movs	r2, #0
 8002096:	69f9      	ldr	r1, [r7, #28]
 8002098:	4608      	mov	r0, r1
 800209a:	f04f 0100 	mov.w	r1, #0
 800209e:	eb12 0800 	adds.w	r8, r2, r0
 80020a2:	eb43 0901 	adc.w	r9, r3, r1
 80020a6:	e9c7 8904 	strd	r8, r9, [r7, #16]

  uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 80020aa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	f04f 0300 	mov.w	r3, #0
 80020b6:	0a82      	lsrs	r2, r0, #10
 80020b8:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80020bc:	0a8b      	lsrs	r3, r1, #10
 80020be:	4613      	mov	r3, r2
 80020c0:	60fb      	str	r3, [r7, #12]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	461a      	mov	r2, r3
 80020c6:	f04f 0300 	mov.w	r3, #0
 80020ca:	f240 30ff 	movw	r0, #1023	; 0x3ff
 80020ce:	f04f 0100 	mov.w	r1, #0
 80020d2:	ea02 0400 	and.w	r4, r2, r0
 80020d6:	ea03 0501 	and.w	r5, r3, r1
 80020da:	e9c7 4504 	strd	r4, r5, [r7, #16]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff ff51 	bl	8001f88 <TIMER_IF_Convert_Tick2ms>
 80020e6:	4603      	mov	r3, r0
 80020e8:	b29a      	uxth	r2, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	801a      	strh	r2, [r3, #0]

  return seconds;
 80020ee:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3720      	adds	r7, #32
 80020f4:	46bd      	mov	sp, r7
 80020f6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

080020fc <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	2100      	movs	r1, #0
 8002108:	4803      	ldr	r0, [pc, #12]	; (8002118 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 800210a:	f004 f9fb 	bl	8006504 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 800210e:	bf00      	nop
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	20001798 	.word	0x20001798

0800211c <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	2101      	movs	r1, #1
 8002128:	4803      	ldr	r0, [pc, #12]	; (8002138 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 800212a:	f004 f9eb 	bl	8006504 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	20001798 	.word	0x20001798

0800213c <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8002140:	2100      	movs	r1, #0
 8002142:	4803      	ldr	r0, [pc, #12]	; (8002150 <TIMER_IF_BkUp_Read_Seconds+0x14>)
 8002144:	f004 f9f6 	bl	8006534 <HAL_RTCEx_BKUPRead>
 8002148:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
}
 800214a:	4618      	mov	r0, r3
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	20001798 	.word	0x20001798

08002154 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002158:	2101      	movs	r1, #1
 800215a:	4803      	ldr	r0, [pc, #12]	; (8002168 <TIMER_IF_BkUp_Read_SubSeconds+0x14>)
 800215c:	f004 f9ea 	bl	8006534 <HAL_RTCEx_BKUPRead>
 8002160:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
}
 8002162:	4618      	mov	r0, r3
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	20001798 	.word	0x20001798

0800216c <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	2102      	movs	r1, #2
 8002178:	4803      	ldr	r0, [pc, #12]	; (8002188 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 800217a:	f004 f9c3 	bl	8006504 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 800217e:	bf00      	nop
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	20001798 	.word	0x20001798

0800218c <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8002192:	2102      	movs	r1, #2
 8002194:	4804      	ldr	r0, [pc, #16]	; (80021a8 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002196:	f004 f9cd 	bl	8006534 <HAL_RTCEx_BKUPRead>
 800219a:	6078      	str	r0, [r7, #4]
  return MSBticks;
 800219c:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3708      	adds	r7, #8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20001798 	.word	0x20001798

080021ac <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 80021b0:	4803      	ldr	r0, [pc, #12]	; (80021c0 <GetTimerTicks+0x14>)
 80021b2:	f7ff fe05 	bl	8001dc0 <LL_RTC_TIME_GetSubSecond>
 80021b6:	4603      	mov	r3, r0
 80021b8:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	40002800 	.word	0x40002800

080021c4 <LL_AHB2_GRP1_EnableClock>:
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80021cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80021d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4313      	orrs	r3, r2
 80021da:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80021dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4013      	ands	r3, r2
 80021e6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021e8:	68fb      	ldr	r3, [r7, #12]
}
 80021ea:	bf00      	nop
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bc80      	pop	{r7}
 80021f2:	4770      	bx	lr

080021f4 <LL_APB1_GRP1_EnableClock>:
{
 80021f4:	b480      	push	{r7}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80021fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002200:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002202:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4313      	orrs	r3, r2
 800220a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800220c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002210:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4013      	ands	r3, r2
 8002216:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002218:	68fb      	ldr	r3, [r7, #12]
}
 800221a:	bf00      	nop
 800221c:	3714      	adds	r7, #20
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr

08002224 <LL_APB1_GRP1_DisableClock>:
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 800222c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002230:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	43db      	mvns	r3, r3
 8002236:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800223a:	4013      	ands	r3, r2
 800223c:	658b      	str	r3, [r1, #88]	; 0x58
}
 800223e:	bf00      	nop
 8002240:	370c      	adds	r7, #12
 8002242:	46bd      	mov	sp, r7
 8002244:	bc80      	pop	{r7}
 8002246:	4770      	bx	lr

08002248 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800224c:	4b22      	ldr	r3, [pc, #136]	; (80022d8 <MX_USART2_UART_Init+0x90>)
 800224e:	4a23      	ldr	r2, [pc, #140]	; (80022dc <MX_USART2_UART_Init+0x94>)
 8002250:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = USART_BAUDRATE;
 8002252:	4b21      	ldr	r3, [pc, #132]	; (80022d8 <MX_USART2_UART_Init+0x90>)
 8002254:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002258:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800225a:	4b1f      	ldr	r3, [pc, #124]	; (80022d8 <MX_USART2_UART_Init+0x90>)
 800225c:	2200      	movs	r2, #0
 800225e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002260:	4b1d      	ldr	r3, [pc, #116]	; (80022d8 <MX_USART2_UART_Init+0x90>)
 8002262:	2200      	movs	r2, #0
 8002264:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002266:	4b1c      	ldr	r3, [pc, #112]	; (80022d8 <MX_USART2_UART_Init+0x90>)
 8002268:	2200      	movs	r2, #0
 800226a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800226c:	4b1a      	ldr	r3, [pc, #104]	; (80022d8 <MX_USART2_UART_Init+0x90>)
 800226e:	220c      	movs	r2, #12
 8002270:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002272:	4b19      	ldr	r3, [pc, #100]	; (80022d8 <MX_USART2_UART_Init+0x90>)
 8002274:	2200      	movs	r2, #0
 8002276:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002278:	4b17      	ldr	r3, [pc, #92]	; (80022d8 <MX_USART2_UART_Init+0x90>)
 800227a:	2200      	movs	r2, #0
 800227c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800227e:	4b16      	ldr	r3, [pc, #88]	; (80022d8 <MX_USART2_UART_Init+0x90>)
 8002280:	2200      	movs	r2, #0
 8002282:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002284:	4b14      	ldr	r3, [pc, #80]	; (80022d8 <MX_USART2_UART_Init+0x90>)
 8002286:	2200      	movs	r2, #0
 8002288:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800228a:	4b13      	ldr	r3, [pc, #76]	; (80022d8 <MX_USART2_UART_Init+0x90>)
 800228c:	2200      	movs	r2, #0
 800228e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002290:	4811      	ldr	r0, [pc, #68]	; (80022d8 <MX_USART2_UART_Init+0x90>)
 8002292:	f004 fe2e 	bl	8006ef2 <HAL_UART_Init>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800229c:	f7ff f964 	bl	8001568 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022a0:	2100      	movs	r1, #0
 80022a2:	480d      	ldr	r0, [pc, #52]	; (80022d8 <MX_USART2_UART_Init+0x90>)
 80022a4:	f006 fa92 	bl	80087cc <HAL_UARTEx_SetTxFifoThreshold>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80022ae:	f7ff f95b 	bl	8001568 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022b2:	2100      	movs	r1, #0
 80022b4:	4808      	ldr	r0, [pc, #32]	; (80022d8 <MX_USART2_UART_Init+0x90>)
 80022b6:	f006 fac7 	bl	8008848 <HAL_UARTEx_SetRxFifoThreshold>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80022c0:	f7ff f952 	bl	8001568 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 80022c4:	4804      	ldr	r0, [pc, #16]	; (80022d8 <MX_USART2_UART_Init+0x90>)
 80022c6:	f006 fa46 	bl	8008756 <HAL_UARTEx_EnableFifoMode>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80022d0:	f7ff f94a 	bl	8001568 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022d4:	bf00      	nop
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	2000183c 	.word	0x2000183c
 80022dc:	40004400 	.word	0x40004400

080022e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b096      	sub	sp, #88	; 0x58
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	605a      	str	r2, [r3, #4]
 80022f2:	609a      	str	r2, [r3, #8]
 80022f4:	60da      	str	r2, [r3, #12]
 80022f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022f8:	f107 030c 	add.w	r3, r7, #12
 80022fc:	2238      	movs	r2, #56	; 0x38
 80022fe:	2100      	movs	r1, #0
 8002300:	4618      	mov	r0, r3
 8002302:	f018 fbfb 	bl	801aafc <memset>
  if(uartHandle->Instance==USART2)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a33      	ldr	r2, [pc, #204]	; (80023d8 <HAL_UART_MspInit+0xf8>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d15f      	bne.n	80023d0 <HAL_UART_MspInit+0xf0>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002310:	2302      	movs	r3, #2
 8002312:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8002314:	4b31      	ldr	r3, [pc, #196]	; (80023dc <HAL_UART_MspInit+0xfc>)
 8002316:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002318:	f107 030c 	add.w	r3, r7, #12
 800231c:	4618      	mov	r0, r3
 800231e:	f003 fc95 	bl	8005c4c <HAL_RCCEx_PeriphCLKConfig>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002328:	f7ff f91e 	bl	8001568 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800232c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002330:	f7ff ff60 	bl	80021f4 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002334:	2001      	movs	r0, #1
 8002336:	f7ff ff45 	bl	80021c4 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 800233a:	230c      	movs	r3, #12
 800233c:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233e:	2302      	movs	r3, #2
 8002340:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002342:	2300      	movs	r3, #0
 8002344:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002346:	2303      	movs	r3, #3
 8002348:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800234a:	2307      	movs	r3, #7
 800234c:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800234e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002352:	4619      	mov	r1, r3
 8002354:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002358:	f001 ff30 	bl	80041bc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel5;
 800235c:	4b20      	ldr	r3, [pc, #128]	; (80023e0 <HAL_UART_MspInit+0x100>)
 800235e:	4a21      	ldr	r2, [pc, #132]	; (80023e4 <HAL_UART_MspInit+0x104>)
 8002360:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8002362:	4b1f      	ldr	r3, [pc, #124]	; (80023e0 <HAL_UART_MspInit+0x100>)
 8002364:	2214      	movs	r2, #20
 8002366:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002368:	4b1d      	ldr	r3, [pc, #116]	; (80023e0 <HAL_UART_MspInit+0x100>)
 800236a:	2210      	movs	r2, #16
 800236c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800236e:	4b1c      	ldr	r3, [pc, #112]	; (80023e0 <HAL_UART_MspInit+0x100>)
 8002370:	2200      	movs	r2, #0
 8002372:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002374:	4b1a      	ldr	r3, [pc, #104]	; (80023e0 <HAL_UART_MspInit+0x100>)
 8002376:	2280      	movs	r2, #128	; 0x80
 8002378:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800237a:	4b19      	ldr	r3, [pc, #100]	; (80023e0 <HAL_UART_MspInit+0x100>)
 800237c:	2200      	movs	r2, #0
 800237e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002380:	4b17      	ldr	r3, [pc, #92]	; (80023e0 <HAL_UART_MspInit+0x100>)
 8002382:	2200      	movs	r2, #0
 8002384:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002386:	4b16      	ldr	r3, [pc, #88]	; (80023e0 <HAL_UART_MspInit+0x100>)
 8002388:	2200      	movs	r2, #0
 800238a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800238c:	4b14      	ldr	r3, [pc, #80]	; (80023e0 <HAL_UART_MspInit+0x100>)
 800238e:	2200      	movs	r2, #0
 8002390:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002392:	4813      	ldr	r0, [pc, #76]	; (80023e0 <HAL_UART_MspInit+0x100>)
 8002394:	f001 face 	bl	8003934 <HAL_DMA_Init>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 800239e:	f7ff f8e3 	bl	8001568 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 80023a2:	2110      	movs	r1, #16
 80023a4:	480e      	ldr	r0, [pc, #56]	; (80023e0 <HAL_UART_MspInit+0x100>)
 80023a6:	f001 fe05 	bl	8003fb4 <HAL_DMA_ConfigChannelAttributes>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 80023b0:	f7ff f8da 	bl	8001568 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	4a0a      	ldr	r2, [pc, #40]	; (80023e0 <HAL_UART_MspInit+0x100>)
 80023b8:	679a      	str	r2, [r3, #120]	; 0x78
 80023ba:	4a09      	ldr	r2, [pc, #36]	; (80023e0 <HAL_UART_MspInit+0x100>)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80023c0:	2200      	movs	r2, #0
 80023c2:	2102      	movs	r1, #2
 80023c4:	2025      	movs	r0, #37	; 0x25
 80023c6:	f001 fa7e 	bl	80038c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80023ca:	2025      	movs	r0, #37	; 0x25
 80023cc:	f001 fa95 	bl	80038fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80023d0:	bf00      	nop
 80023d2:	3758      	adds	r7, #88	; 0x58
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	40004400 	.word	0x40004400
 80023dc:	000c0004 	.word	0x000c0004
 80023e0:	200017dc 	.word	0x200017dc
 80023e4:	40020058 	.word	0x40020058

080023e8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a0b      	ldr	r2, [pc, #44]	; (8002424 <HAL_UART_MspDeInit+0x3c>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d110      	bne.n	800241c <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 80023fa:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80023fe:	f7ff ff11 	bl	8002224 <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8002402:	210c      	movs	r1, #12
 8002404:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002408:	f002 f838 	bl	800447c <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002410:	4618      	mov	r0, r3
 8002412:	f001 fb37 	bl	8003a84 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8002416:	2025      	movs	r0, #37	; 0x25
 8002418:	f001 fa7d 	bl	8003916 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 800241c:	bf00      	nop
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40004400 	.word	0x40004400

08002428 <LL_APB1_GRP1_ForceReset>:
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8002430:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002434:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002436:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4313      	orrs	r3, r2
 800243e:	638b      	str	r3, [r1, #56]	; 0x38
}
 8002440:	bf00      	nop
 8002442:	370c      	adds	r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	bc80      	pop	{r7}
 8002448:	4770      	bx	lr

0800244a <LL_APB1_GRP1_ReleaseReset>:
{
 800244a:	b480      	push	{r7}
 800244c:	b083      	sub	sp, #12
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8002452:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002456:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	43db      	mvns	r3, r3
 800245c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002460:	4013      	ands	r3, r2
 8002462:	638b      	str	r3, [r1, #56]	; 0x38
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	bc80      	pop	{r7}
 800246c:	4770      	bx	lr
	...

08002470 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002478:	4b06      	ldr	r3, [pc, #24]	; (8002494 <LL_EXTI_EnableIT_0_31+0x24>)
 800247a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800247e:	4905      	ldr	r1, [pc, #20]	; (8002494 <LL_EXTI_EnableIT_0_31+0x24>)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	4313      	orrs	r3, r2
 8002484:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	bc80      	pop	{r7}
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	58000800 	.word	0x58000800

08002498 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 80024a0:	4a07      	ldr	r2, [pc, #28]	; (80024c0 <vcom_Init+0x28>)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 80024a6:	f7fe ffd4 	bl	8001452 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80024aa:	f7ff fecd 	bl	8002248 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 80024ae:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80024b2:	f7ff ffdd 	bl	8002470 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 80024b6:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	200001ec 	.word	0x200001ec

080024c4 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 80024c8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80024cc:	f7ff ffac 	bl	8002428 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 80024d0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80024d4:	f7ff ffb9 	bl	800244a <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 80024d8:	4804      	ldr	r0, [pc, #16]	; (80024ec <vcom_DeInit+0x28>)
 80024da:	f7ff ff85 	bl	80023e8 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* temporary while waiting CR 50840: MX implementation of  MX_DMA_DeInit() */
  /* For the time being user should change manually the channel according to the MX settings */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 80024de:	200f      	movs	r0, #15
 80024e0:	f001 fa19 	bl	8003916 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 80024e4:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	2000183c 	.word	0x2000183c

080024f0 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	460b      	mov	r3, r1
 80024fa:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 80024fc:	887b      	ldrh	r3, [r7, #2]
 80024fe:	461a      	mov	r2, r3
 8002500:	6879      	ldr	r1, [r7, #4]
 8002502:	4804      	ldr	r0, [pc, #16]	; (8002514 <vcom_Trace_DMA+0x24>)
 8002504:	f004 fd74 	bl	8006ff0 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8002508:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 800250a:	4618      	mov	r0, r3
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	2000183c 	.word	0x2000183c

08002518 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002520:	4a19      	ldr	r2, [pc, #100]	; (8002588 <vcom_ReceiveInit+0x70>)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8002526:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800252a:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 800252c:	f107 0308 	add.w	r3, r7, #8
 8002530:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002534:	4815      	ldr	r0, [pc, #84]	; (800258c <vcom_ReceiveInit+0x74>)
 8002536:	f006 f892 	bl	800865e <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 800253a:	bf00      	nop
 800253c:	4b13      	ldr	r3, [pc, #76]	; (800258c <vcom_ReceiveInit+0x74>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002546:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800254a:	d0f7      	beq.n	800253c <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 800254c:	bf00      	nop
 800254e:	4b0f      	ldr	r3, [pc, #60]	; (800258c <vcom_ReceiveInit+0x74>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	69db      	ldr	r3, [r3, #28]
 8002554:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002558:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800255c:	d1f7      	bne.n	800254e <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 800255e:	4b0b      	ldr	r3, [pc, #44]	; (800258c <vcom_ReceiveInit+0x74>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	4b09      	ldr	r3, [pc, #36]	; (800258c <vcom_ReceiveInit+0x74>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800256c:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 800256e:	4807      	ldr	r0, [pc, #28]	; (800258c <vcom_ReceiveInit+0x74>)
 8002570:	f006 f8d0 	bl	8008714 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8002574:	2201      	movs	r2, #1
 8002576:	4906      	ldr	r1, [pc, #24]	; (8002590 <vcom_ReceiveInit+0x78>)
 8002578:	4804      	ldr	r0, [pc, #16]	; (800258c <vcom_ReceiveInit+0x74>)
 800257a:	f004 fd0a 	bl	8006f92 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 800257e:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002580:	4618      	mov	r0, r3
 8002582:	3710      	adds	r7, #16
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	200001f0 	.word	0x200001f0
 800258c:	2000183c 	.word	0x2000183c
 8002590:	200018cc 	.word	0x200018cc

08002594 <vcom_Resume>:

void vcom_Resume(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002598:	4808      	ldr	r0, [pc, #32]	; (80025bc <vcom_Resume+0x28>)
 800259a:	f004 fcaa 	bl	8006ef2 <HAL_UART_Init>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d001      	beq.n	80025a8 <vcom_Resume+0x14>
  {
    Error_Handler();
 80025a4:	f7fe ffe0 	bl	8001568 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80025a8:	4805      	ldr	r0, [pc, #20]	; (80025c0 <vcom_Resume+0x2c>)
 80025aa:	f001 f9c3 	bl	8003934 <HAL_DMA_Init>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <vcom_Resume+0x24>
  {
    Error_Handler();
 80025b4:	f7fe ffd8 	bl	8001568 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 80025b8:	bf00      	nop
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	2000183c 	.word	0x2000183c
 80025c0:	200017dc 	.word	0x200017dc

080025c4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 80025cc:	4b03      	ldr	r3, [pc, #12]	; (80025dc <HAL_UART_TxCpltCallback+0x18>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2000      	movs	r0, #0
 80025d2:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 80025d4:	bf00      	nop
 80025d6:	3708      	adds	r7, #8
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	200001ec 	.word	0x200001ec

080025e0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart2->ErrorCode))
 80025e8:	4b0b      	ldr	r3, [pc, #44]	; (8002618 <HAL_UART_RxCpltCallback+0x38>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d00a      	beq.n	8002606 <HAL_UART_RxCpltCallback+0x26>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d105      	bne.n	8002606 <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 80025fa:	4b07      	ldr	r3, [pc, #28]	; (8002618 <HAL_UART_RxCpltCallback+0x38>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2200      	movs	r2, #0
 8002600:	2101      	movs	r1, #1
 8002602:	4806      	ldr	r0, [pc, #24]	; (800261c <HAL_UART_RxCpltCallback+0x3c>)
 8002604:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart2, &charRx, 1);
 8002606:	2201      	movs	r2, #1
 8002608:	4904      	ldr	r1, [pc, #16]	; (800261c <HAL_UART_RxCpltCallback+0x3c>)
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f004 fcc1 	bl	8006f92 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002610:	bf00      	nop
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	200001f0 	.word	0x200001f0
 800261c:	200018cc 	.word	0x200018cc

08002620 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002620:	480d      	ldr	r0, [pc, #52]	; (8002658 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002622:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002624:	f7ff fbc6 	bl	8001db4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002628:	480c      	ldr	r0, [pc, #48]	; (800265c <LoopForever+0x6>)
  ldr r1, =_edata
 800262a:	490d      	ldr	r1, [pc, #52]	; (8002660 <LoopForever+0xa>)
  ldr r2, =_sidata
 800262c:	4a0d      	ldr	r2, [pc, #52]	; (8002664 <LoopForever+0xe>)
  movs r3, #0
 800262e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002630:	e002      	b.n	8002638 <LoopCopyDataInit>

08002632 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002632:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002634:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002636:	3304      	adds	r3, #4

08002638 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002638:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800263a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800263c:	d3f9      	bcc.n	8002632 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800263e:	4a0a      	ldr	r2, [pc, #40]	; (8002668 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002640:	4c0a      	ldr	r4, [pc, #40]	; (800266c <LoopForever+0x16>)
  movs r3, #0
 8002642:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002644:	e001      	b.n	800264a <LoopFillZerobss>

08002646 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002646:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002648:	3204      	adds	r2, #4

0800264a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800264a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800264c:	d3fb      	bcc.n	8002646 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800264e:	f018 fa31 	bl	801aab4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002652:	f7fe ff25 	bl	80014a0 <main>

08002656 <LoopForever>:

LoopForever:
    b LoopForever
 8002656:	e7fe      	b.n	8002656 <LoopForever>
  ldr   r0, =_estack
 8002658:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800265c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002660:	200001c8 	.word	0x200001c8
  ldr r2, =_sidata
 8002664:	0801bacc 	.word	0x0801bacc
  ldr r2, =_sbss
 8002668:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 800266c:	20001970 	.word	0x20001970

08002670 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002670:	e7fe      	b.n	8002670 <ADC_IRQHandler>
	...

08002674 <LL_DBGMCU_DisableDBGSleepMode>:
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002678:	4b04      	ldr	r3, [pc, #16]	; (800268c <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	4a03      	ldr	r2, [pc, #12]	; (800268c <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 800267e:	f023 0301 	bic.w	r3, r3, #1
 8002682:	6053      	str	r3, [r2, #4]
}
 8002684:	bf00      	nop
 8002686:	46bd      	mov	sp, r7
 8002688:	bc80      	pop	{r7}
 800268a:	4770      	bx	lr
 800268c:	e0042000 	.word	0xe0042000

08002690 <LL_DBGMCU_DisableDBGStopMode>:
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002694:	4b04      	ldr	r3, [pc, #16]	; (80026a8 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	4a03      	ldr	r2, [pc, #12]	; (80026a8 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 800269a:	f023 0302 	bic.w	r3, r3, #2
 800269e:	6053      	str	r3, [r2, #4]
}
 80026a0:	bf00      	nop
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bc80      	pop	{r7}
 80026a6:	4770      	bx	lr
 80026a8:	e0042000 	.word	0xe0042000

080026ac <LL_DBGMCU_DisableDBGStandbyMode>:
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80026b0:	4b04      	ldr	r3, [pc, #16]	; (80026c4 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	4a03      	ldr	r2, [pc, #12]	; (80026c4 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 80026b6:	f023 0304 	bic.w	r3, r3, #4
 80026ba:	6053      	str	r3, [r2, #4]
}
 80026bc:	bf00      	nop
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc80      	pop	{r7}
 80026c2:	4770      	bx	lr
 80026c4:	e0042000 	.word	0xe0042000

080026c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80026ce:	2300      	movs	r3, #0
 80026d0:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026d2:	2003      	movs	r0, #3
 80026d4:	f001 f8ec 	bl	80038b0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80026d8:	f003 f8d6 	bl	8005888 <HAL_RCC_GetHCLKFreq>
 80026dc:	4603      	mov	r3, r0
 80026de:	4a09      	ldr	r2, [pc, #36]	; (8002704 <HAL_Init+0x3c>)
 80026e0:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026e2:	200f      	movs	r0, #15
 80026e4:	f7ff fade 	bl	8001ca4 <HAL_InitTick>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d002      	beq.n	80026f4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	71fb      	strb	r3, [r7, #7]
 80026f2:	e001      	b.n	80026f8 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026f4:	f7ff f82f 	bl	8001756 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026f8:	79fb      	ldrb	r3, [r7, #7]
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	20000030 	.word	0x20000030

08002708 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800270c:	4b05      	ldr	r3, [pc, #20]	; (8002724 <HAL_IncTick+0x1c>)
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	461a      	mov	r2, r3
 8002712:	4b05      	ldr	r3, [pc, #20]	; (8002728 <HAL_IncTick+0x20>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4413      	add	r3, r2
 8002718:	4a03      	ldr	r2, [pc, #12]	; (8002728 <HAL_IncTick+0x20>)
 800271a:	6013      	str	r3, [r2, #0]
}
 800271c:	bf00      	nop
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr
 8002724:	20000038 	.word	0x20000038
 8002728:	200018d0 	.word	0x200018d0

0800272c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002730:	4b04      	ldr	r3, [pc, #16]	; (8002744 <HAL_SuspendTick+0x18>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a03      	ldr	r2, [pc, #12]	; (8002744 <HAL_SuspendTick+0x18>)
 8002736:	f023 0302 	bic.w	r3, r3, #2
 800273a:	6013      	str	r3, [r2, #0]
}
 800273c:	bf00      	nop
 800273e:	46bd      	mov	sp, r7
 8002740:	bc80      	pop	{r7}
 8002742:	4770      	bx	lr
 8002744:	e000e010 	.word	0xe000e010

08002748 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800274c:	4b04      	ldr	r3, [pc, #16]	; (8002760 <HAL_ResumeTick+0x18>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a03      	ldr	r2, [pc, #12]	; (8002760 <HAL_ResumeTick+0x18>)
 8002752:	f043 0302 	orr.w	r3, r3, #2
 8002756:	6013      	str	r3, [r2, #0]
}
 8002758:	bf00      	nop
 800275a:	46bd      	mov	sp, r7
 800275c:	bc80      	pop	{r7}
 800275e:	4770      	bx	lr
 8002760:	e000e010 	.word	0xe000e010

08002764 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8002768:	4b02      	ldr	r3, [pc, #8]	; (8002774 <HAL_GetUIDw0+0x10>)
 800276a:	681b      	ldr	r3, [r3, #0]
}
 800276c:	4618      	mov	r0, r3
 800276e:	46bd      	mov	sp, r7
 8002770:	bc80      	pop	{r7}
 8002772:	4770      	bx	lr
 8002774:	1fff7590 	.word	0x1fff7590

08002778 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 800277c:	4b02      	ldr	r3, [pc, #8]	; (8002788 <HAL_GetUIDw1+0x10>)
 800277e:	681b      	ldr	r3, [r3, #0]
}
 8002780:	4618      	mov	r0, r3
 8002782:	46bd      	mov	sp, r7
 8002784:	bc80      	pop	{r7}
 8002786:	4770      	bx	lr
 8002788:	1fff7594 	.word	0x1fff7594

0800278c <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002790:	4b02      	ldr	r3, [pc, #8]	; (800279c <HAL_GetUIDw2+0x10>)
 8002792:	681b      	ldr	r3, [r3, #0]
}
 8002794:	4618      	mov	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr
 800279c:	1fff7598 	.word	0x1fff7598

080027a0 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 80027a4:	f7ff ff66 	bl	8002674 <LL_DBGMCU_DisableDBGSleepMode>
}
 80027a8:	bf00      	nop
 80027aa:	bd80      	pop	{r7, pc}

080027ac <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 80027b0:	f7ff ff6e 	bl	8002690 <LL_DBGMCU_DisableDBGStopMode>
}
 80027b4:	bf00      	nop
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 80027bc:	f7ff ff76 	bl	80026ac <LL_DBGMCU_DisableDBGStandbyMode>
}
 80027c0:	bf00      	nop
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	431a      	orrs	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	601a      	str	r2, [r3, #0]
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr

080027e8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bc80      	pop	{r7}
 8002800:	4770      	bx	lr

08002802 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002802:	b480      	push	{r7}
 8002804:	b085      	sub	sp, #20
 8002806:	af00      	add	r7, sp, #0
 8002808:	60f8      	str	r0, [r7, #12]
 800280a:	60b9      	str	r1, [r7, #8]
 800280c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	695a      	ldr	r2, [r3, #20]
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	f003 0304 	and.w	r3, r3, #4
 8002818:	2107      	movs	r1, #7
 800281a:	fa01 f303 	lsl.w	r3, r1, r3
 800281e:	43db      	mvns	r3, r3
 8002820:	401a      	ands	r2, r3
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	f003 0304 	and.w	r3, r3, #4
 8002828:	6879      	ldr	r1, [r7, #4]
 800282a:	fa01 f303 	lsl.w	r3, r1, r3
 800282e:	431a      	orrs	r2, r3
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002834:	bf00      	nop
 8002836:	3714      	adds	r7, #20
 8002838:	46bd      	mov	sp, r7
 800283a:	bc80      	pop	{r7}
 800283c:	4770      	bx	lr

0800283e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800283e:	b480      	push	{r7}
 8002840:	b083      	sub	sp, #12
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002852:	2301      	movs	r3, #1
 8002854:	e000      	b.n	8002858 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002856:	2300      	movs	r3, #0
}
 8002858:	4618      	mov	r0, r3
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	bc80      	pop	{r7}
 8002860:	4770      	bx	lr

08002862 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002862:	b480      	push	{r7}
 8002864:	b085      	sub	sp, #20
 8002866:	af00      	add	r7, sp, #0
 8002868:	60f8      	str	r0, [r7, #12]
 800286a:	60b9      	str	r1, [r7, #8]
 800286c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	f003 031f 	and.w	r3, r3, #31
 8002878:	210f      	movs	r1, #15
 800287a:	fa01 f303 	lsl.w	r3, r1, r3
 800287e:	43db      	mvns	r3, r3
 8002880:	401a      	ands	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	0e9b      	lsrs	r3, r3, #26
 8002886:	f003 010f 	and.w	r1, r3, #15
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	f003 031f 	and.w	r3, r3, #31
 8002890:	fa01 f303 	lsl.w	r3, r1, r3
 8002894:	431a      	orrs	r2, r3
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800289a:	bf00      	nop
 800289c:	3714      	adds	r7, #20
 800289e:	46bd      	mov	sp, r7
 80028a0:	bc80      	pop	{r7}
 80028a2:	4770      	bx	lr

080028a4 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80028b8:	431a      	orrs	r2, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80028be:	bf00      	nop
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bc80      	pop	{r7}
 80028c6:	4770      	bx	lr

080028c8 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80028dc:	43db      	mvns	r3, r3
 80028de:	401a      	ands	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc80      	pop	{r7}
 80028ec:	4770      	bx	lr

080028ee <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80028ee:	b480      	push	{r7}
 80028f0:	b085      	sub	sp, #20
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	60f8      	str	r0, [r7, #12]
 80028f6:	60b9      	str	r1, [r7, #8]
 80028f8:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	695a      	ldr	r2, [r3, #20]
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	021b      	lsls	r3, r3, #8
 8002902:	43db      	mvns	r3, r3
 8002904:	401a      	ands	r2, r3
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	0219      	lsls	r1, r3, #8
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	400b      	ands	r3, r1
 800290e:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8002912:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002916:	431a      	orrs	r2, r3
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800291c:	bf00      	nop
 800291e:	3714      	adds	r7, #20
 8002920:	46bd      	mov	sp, r7
 8002922:	bc80      	pop	{r7}
 8002924:	4770      	bx	lr

08002926 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002926:	b480      	push	{r7}
 8002928:	b083      	sub	sp, #12
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002936:	f023 0317 	bic.w	r3, r3, #23
 800293a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002942:	bf00      	nop
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	bc80      	pop	{r7}
 800294a:	4770      	bx	lr

0800294c <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800295c:	f023 0317 	bic.w	r3, r3, #23
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	6093      	str	r3, [r2, #8]
}
 8002964:	bf00      	nop
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	bc80      	pop	{r7}
 800296c:	4770      	bx	lr

0800296e <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800296e:	b480      	push	{r7}
 8002970:	b083      	sub	sp, #12
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800297e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002982:	d101      	bne.n	8002988 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002984:	2301      	movs	r3, #1
 8002986:	e000      	b.n	800298a <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr

08002994 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029a4:	f023 0317 	bic.w	r3, r3, #23
 80029a8:	f043 0201 	orr.w	r2, r3, #1
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bc80      	pop	{r7}
 80029b8:	4770      	bx	lr

080029ba <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80029ba:	b480      	push	{r7}
 80029bc:	b083      	sub	sp, #12
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029ca:	f023 0317 	bic.w	r3, r3, #23
 80029ce:	f043 0202 	orr.w	r2, r3, #2
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80029d6:	bf00      	nop
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc80      	pop	{r7}
 80029de:	4770      	bx	lr

080029e0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f003 0301 	and.w	r3, r3, #1
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d101      	bne.n	80029f8 <LL_ADC_IsEnabled+0x18>
 80029f4:	2301      	movs	r3, #1
 80029f6:	e000      	b.n	80029fa <LL_ADC_IsEnabled+0x1a>
 80029f8:	2300      	movs	r3, #0
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bc80      	pop	{r7}
 8002a02:	4770      	bx	lr

08002a04 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f003 0302 	and.w	r3, r3, #2
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d101      	bne.n	8002a1c <LL_ADC_IsDisableOngoing+0x18>
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e000      	b.n	8002a1e <LL_ADC_IsDisableOngoing+0x1a>
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bc80      	pop	{r7}
 8002a26:	4770      	bx	lr

08002a28 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a38:	f023 0317 	bic.w	r3, r3, #23
 8002a3c:	f043 0204 	orr.w	r2, r3, #4
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002a44:	bf00      	nop
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bc80      	pop	{r7}
 8002a4c:	4770      	bx	lr

08002a4e <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002a4e:	b480      	push	{r7}
 8002a50:	b083      	sub	sp, #12
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a5e:	f023 0317 	bic.w	r3, r3, #23
 8002a62:	f043 0210 	orr.w	r2, r3, #16
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002a6a:	bf00      	nop
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bc80      	pop	{r7}
 8002a72:	4770      	bx	lr

08002a74 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f003 0304 	and.w	r3, r3, #4
 8002a84:	2b04      	cmp	r3, #4
 8002a86:	d101      	bne.n	8002a8c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e000      	b.n	8002a8e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	370c      	adds	r7, #12
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bc80      	pop	{r7}
 8002a96:	4770      	bx	lr

08002a98 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b088      	sub	sp, #32
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002aac:	2300      	movs	r3, #0
 8002aae:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d101      	bne.n	8002aba <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e1a9      	b.n	8002e0e <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	691b      	ldr	r3, [r3, #16]
 8002abe:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d109      	bne.n	8002adc <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f7fe fa39 	bl	8000f40 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7ff ff44 	bl	800296e <LL_ADC_IsInternalRegulatorEnabled>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d114      	bne.n	8002b16 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4618      	mov	r0, r3
 8002af2:	f7ff ff18 	bl	8002926 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002af6:	4b9f      	ldr	r3, [pc, #636]	; (8002d74 <HAL_ADC_Init+0x2dc>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	099b      	lsrs	r3, r3, #6
 8002afc:	4a9e      	ldr	r2, [pc, #632]	; (8002d78 <HAL_ADC_Init+0x2e0>)
 8002afe:	fba2 2303 	umull	r2, r3, r2, r3
 8002b02:	099b      	lsrs	r3, r3, #6
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002b08:	e002      	b.n	8002b10 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1f9      	bne.n	8002b0a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7ff ff27 	bl	800296e <LL_ADC_IsInternalRegulatorEnabled>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d10d      	bne.n	8002b42 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b2a:	f043 0210 	orr.w	r2, r3, #16
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b36:	f043 0201 	orr.w	r2, r3, #1
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7ff ff94 	bl	8002a74 <LL_ADC_REG_IsConversionOngoing>
 8002b4c:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b52:	f003 0310 	and.w	r3, r3, #16
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f040 8150 	bne.w	8002dfc <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f040 814c 	bne.w	8002dfc <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b68:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002b6c:	f043 0202 	orr.w	r2, r3, #2
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff ff31 	bl	80029e0 <LL_ADC_IsEnabled>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d14a      	bne.n	8002c1a <HAL_ADC_Init+0x182>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	f023 0118 	bic.w	r1, r3, #24
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	689a      	ldr	r2, [r3, #8]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	430a      	orrs	r2, r1
 8002b98:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.Oversampling.Ratio         |
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002ba6:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.RightBitShift |
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                   hadc->Init.Oversampling.Ratio         |
 8002bac:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.TriggeredMode |
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                   hadc->Init.Oversampling.RightBitShift |
 8002bb2:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                   hadc->Init.Oversampling.TriggeredMode |
 8002bb8:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002bba:	697a      	ldr	r2, [r7, #20]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d103      	bne.n	8002bd2 <HAL_ADC_Init+0x13a>
      {
        SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	f043 0301 	orr.w	r3, r3, #1
 8002bd0:	617b      	str	r3, [r7, #20]
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	691a      	ldr	r2, [r3, #16]
 8002bd8:	4b68      	ldr	r3, [pc, #416]	; (8002d7c <HAL_ADC_Init+0x2e4>)
 8002bda:	4013      	ands	r3, r2
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	6812      	ldr	r2, [r2, #0]
 8002be0:	6979      	ldr	r1, [r7, #20]
 8002be2:	430b      	orrs	r3, r1
 8002be4:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8002bee:	d014      	beq.n	8002c1a <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bf8:	d00f      	beq.n	8002c1a <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002bfe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002c02:	d00a      	beq.n	8002c1a <HAL_ADC_Init+0x182>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8002c04:	4b5e      	ldr	r3, [pc, #376]	; (8002d80 <HAL_ADC_Init+0x2e8>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002c14:	495a      	ldr	r1, [pc, #360]	; (8002d80 <HAL_ADC_Init+0x2e8>)
 8002c16:	4313      	orrs	r3, r2
 8002c18:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	7e1b      	ldrb	r3, [r3, #24]
 8002c1e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	7e5b      	ldrb	r3, [r3, #25]
 8002c24:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002c26:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	7e9b      	ldrb	r3, [r3, #26]
 8002c2c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002c2e:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002c34:	2a00      	cmp	r2, #0
 8002c36:	d002      	beq.n	8002c3e <HAL_ADC_Init+0x1a6>
 8002c38:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c3c:	e000      	b.n	8002c40 <HAL_ADC_Init+0x1a8>
 8002c3e:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002c40:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002c46:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	691b      	ldr	r3, [r3, #16]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	da04      	bge.n	8002c5a <HAL_ADC_Init+0x1c2>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	691b      	ldr	r3, [r3, #16]
 8002c54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c58:	e001      	b.n	8002c5e <HAL_ADC_Init+0x1c6>
 8002c5a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 8002c5e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002c66:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002c68:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002c6a:	69ba      	ldr	r2, [r7, #24]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d114      	bne.n	8002ca4 <HAL_ADC_Init+0x20c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	7e9b      	ldrb	r3, [r3, #26]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d104      	bne.n	8002c8c <HAL_ADC_Init+0x1f4>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c88:	61bb      	str	r3, [r7, #24]
 8002c8a:	e00b      	b.n	8002ca4 <HAL_ADC_Init+0x20c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c90:	f043 0220 	orr.w	r2, r3, #32
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c9c:	f043 0201 	orr.w	r2, r3, #1
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d009      	beq.n	8002cc0 <HAL_ADC_Init+0x228>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb0:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	69ba      	ldr	r2, [r7, #24]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8002cca:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	6812      	ldr	r2, [r2, #0]
 8002cd2:	69b9      	ldr	r1, [r7, #24]
 8002cd4:	430b      	orrs	r3, r1
 8002cd6:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	691a      	ldr	r2, [r3, #16]
 8002cde:	4b29      	ldr	r3, [pc, #164]	; (8002d84 <HAL_ADC_Init+0x2ec>)
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	6812      	ldr	r2, [r2, #0]
 8002ce6:	6979      	ldr	r1, [r7, #20]
 8002ce8:	430b      	orrs	r3, r1
 8002cea:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6818      	ldr	r0, [r3, #0]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	f7ff fd83 	bl	8002802 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6818      	ldr	r0, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d04:	461a      	mov	r2, r3
 8002d06:	4920      	ldr	r1, [pc, #128]	; (8002d88 <HAL_ADC_Init+0x2f0>)
 8002d08:	f7ff fd7b 	bl	8002802 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	691b      	ldr	r3, [r3, #16]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d108      	bne.n	8002d26 <HAL_ADC_Init+0x28e>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f062 020f 	orn	r2, r2, #15
 8002d22:	629a      	str	r2, [r3, #40]	; 0x28
 8002d24:	e045      	b.n	8002db2 <HAL_ADC_Init+0x31a>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	691b      	ldr	r3, [r3, #16]
 8002d2a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002d2e:	d140      	bne.n	8002db2 <HAL_ADC_Init+0x31a>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002d30:	2300      	movs	r3, #0
 8002d32:	613b      	str	r3, [r7, #16]
 8002d34:	e00c      	b.n	8002d50 <HAL_ADC_Init+0x2b8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d42:	f003 030f 	and.w	r3, r3, #15
 8002d46:	2b0f      	cmp	r3, #15
 8002d48:	d006      	beq.n	8002d58 <HAL_ADC_Init+0x2c0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	613b      	str	r3, [r7, #16]
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	2b07      	cmp	r3, #7
 8002d54:	d9ef      	bls.n	8002d36 <HAL_ADC_Init+0x29e>
 8002d56:	e000      	b.n	8002d5a <HAL_ADC_Init+0x2c2>
            ADC_CHSELR_SQ1)
        {
          break;
 8002d58:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d115      	bne.n	8002d8c <HAL_ADC_Init+0x2f4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f062 020f 	orn	r2, r2, #15
 8002d6e:	629a      	str	r2, [r3, #40]	; 0x28
 8002d70:	e01f      	b.n	8002db2 <HAL_ADC_Init+0x31a>
 8002d72:	bf00      	nop
 8002d74:	20000030 	.word	0x20000030
 8002d78:	053e2d63 	.word	0x053e2d63
 8002d7c:	1ffffc02 	.word	0x1ffffc02
 8002d80:	40012708 	.word	0x40012708
 8002d84:	dffffc02 	.word	0xdffffc02
 8002d88:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	3b01      	subs	r3, #1
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	f003 031c 	and.w	r3, r3, #28
 8002d9e:	f06f 020f 	mvn.w	r2, #15
 8002da2:	fa02 f103 	lsl.w	r1, r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	430a      	orrs	r2, r1
 8002db0:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	68da      	ldr	r2, [r3, #12]
 8002db8:	4b17      	ldr	r3, [pc, #92]	; (8002e18 <HAL_ADC_Init+0x380>)
 8002dba:	4013      	ands	r3, r2
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d10b      	bne.n	8002dda <HAL_ADC_Init+0x342>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dcc:	f023 0303 	bic.w	r3, r3, #3
 8002dd0:	f043 0201 	orr.w	r2, r3, #1
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002dd8:	e018      	b.n	8002e0c <HAL_ADC_Init+0x374>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dde:	f023 0312 	bic.w	r3, r3, #18
 8002de2:	f043 0210 	orr.w	r2, r3, #16
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dee:	f043 0201 	orr.w	r2, r3, #1
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002dfa:	e007      	b.n	8002e0c <HAL_ADC_Init+0x374>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e00:	f043 0210 	orr.w	r2, r3, #16
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e0c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3720      	adds	r7, #32
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	833fffe7 	.word	0x833fffe7

08002e1c <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d101      	bne.n	8002e2e <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e06a      	b.n	8002f04 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e32:	f043 0202 	orr.w	r2, r3, #2
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f000 fab6 	bl	80033ac <ADC_ConversionStop>
 8002e40:	4603      	mov	r3, r0
 8002e42:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002e44:	7bfb      	ldrb	r3, [r7, #15]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d10f      	bne.n	8002e6a <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 fb6a 	bl	8003524 <ADC_Disable>
 8002e50:	4603      	mov	r3, r0
 8002e52:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002e54:	7bfb      	ldrb	r3, [r7, #15]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d102      	bne.n	8002e60 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7ff fd71 	bl	800294c <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	6812      	ldr	r2, [r2, #0]
 8002e74:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 8002e78:	f023 0303 	bic.w	r3, r3, #3
 8002e7c:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f240 329f 	movw	r2, #927	; 0x39f
 8002e86:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	68d9      	ldr	r1, [r3, #12]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	4b1e      	ldr	r3, [pc, #120]	; (8002f0c <HAL_ADC_DeInit+0xf0>)
 8002e94:	400b      	ands	r3, r1
 8002e96:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	691a      	ldr	r2, [r3, #16]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8002ea6:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	695a      	ldr	r2, [r3, #20]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f022 0207 	bic.w	r2, r2, #7
 8002eb6:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	6a1a      	ldr	r2, [r3, #32]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 8002ec6:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8002ed6:	4b0e      	ldr	r3, [pc, #56]	; (8002f10 <HAL_ADC_DeInit+0xf4>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a0d      	ldr	r2, [pc, #52]	; (8002f10 <HAL_ADC_DeInit+0xf4>)
 8002edc:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8002ee0:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7fe f840 	bl	8000f68 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3710      	adds	r7, #16
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	833e0200 	.word	0x833e0200
 8002f10:	40012708 	.word	0x40012708

08002f14 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4618      	mov	r0, r3
 8002f22:	f7ff fda7 	bl	8002a74 <LL_ADC_REG_IsConversionOngoing>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d132      	bne.n	8002f92 <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d101      	bne.n	8002f3a <HAL_ADC_Start+0x26>
 8002f36:	2302      	movs	r3, #2
 8002f38:	e02e      	b.n	8002f98 <HAL_ADC_Start+0x84>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f000 fa70 	bl	8003428 <ADC_Enable>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f4c:	7bfb      	ldrb	r3, [r7, #15]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d11a      	bne.n	8002f88 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f56:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f5a:	f023 0301 	bic.w	r3, r3, #1
 8002f5e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	221c      	movs	r2, #28
 8002f72:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff fd51 	bl	8002a28 <LL_ADC_REG_StartConversion>
 8002f86:	e006      	b.n	8002f96 <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8002f90:	e001      	b.n	8002f96 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002f92:	2302      	movs	r3, #2
 8002f94:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f96:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3710      	adds	r7, #16
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d101      	bne.n	8002fb6 <HAL_ADC_Stop+0x16>
 8002fb2:	2302      	movs	r3, #2
 8002fb4:	e022      	b.n	8002ffc <HAL_ADC_Stop+0x5c>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f000 f9f4 	bl	80033ac <ADC_ConversionStop>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002fc8:	7bfb      	ldrb	r3, [r7, #15]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d111      	bne.n	8002ff2 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f000 faa8 	bl	8003524 <ADC_Disable>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d109      	bne.n	8002ff2 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fe6:	f023 0301 	bic.w	r3, r3, #1
 8002fea:	f043 0201 	orr.w	r2, r3, #1
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	695b      	ldr	r3, [r3, #20]
 8003012:	2b08      	cmp	r3, #8
 8003014:	d102      	bne.n	800301c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003016:	2308      	movs	r3, #8
 8003018:	60fb      	str	r3, [r7, #12]
 800301a:	e010      	b.n	800303e <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	2b00      	cmp	r3, #0
 8003028:	d007      	beq.n	800303a <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800302e:	f043 0220 	orr.w	r2, r3, #32
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e070      	b.n	800311c <HAL_ADC_PollForConversion+0x118>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 800303a:	2304      	movs	r3, #4
 800303c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800303e:	f7fe fe3b 	bl	8001cb8 <HAL_GetTick>
 8003042:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003044:	e01a      	b.n	800307c <HAL_ADC_PollForConversion+0x78>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800304c:	d016      	beq.n	800307c <HAL_ADC_PollForConversion+0x78>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800304e:	f7fe fe33 	bl	8001cb8 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	683a      	ldr	r2, [r7, #0]
 800305a:	429a      	cmp	r2, r3
 800305c:	d302      	bcc.n	8003064 <HAL_ADC_PollForConversion+0x60>
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d10b      	bne.n	800307c <HAL_ADC_PollForConversion+0x78>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003068:	f043 0204 	orr.w	r2, r3, #4
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e04f      	b.n	800311c <HAL_ADC_PollForConversion+0x118>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	4013      	ands	r3, r2
 8003086:	2b00      	cmp	r3, #0
 8003088:	d0dd      	beq.n	8003046 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800308e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4618      	mov	r0, r3
 800309c:	f7ff fbcf 	bl	800283e <LL_ADC_REG_IsTriggerSourceSWStart>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d031      	beq.n	800310a <HAL_ADC_PollForConversion+0x106>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	7e9b      	ldrb	r3, [r3, #26]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d12d      	bne.n	800310a <HAL_ADC_PollForConversion+0x106>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0308 	and.w	r3, r3, #8
 80030b8:	2b08      	cmp	r3, #8
 80030ba:	d126      	bne.n	800310a <HAL_ADC_PollForConversion+0x106>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff fcd7 	bl	8002a74 <LL_ADC_REG_IsConversionOngoing>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d112      	bne.n	80030f2 <HAL_ADC_PollForConversion+0xee>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 020c 	bic.w	r2, r2, #12
 80030da:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80030e4:	f023 0301 	bic.w	r3, r3, #1
 80030e8:	f043 0201 	orr.w	r2, r3, #1
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	659a      	str	r2, [r3, #88]	; 0x58
 80030f0:	e00b      	b.n	800310a <HAL_ADC_PollForConversion+0x106>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030f6:	f043 0220 	orr.w	r2, r3, #32
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003102:	f043 0201 	orr.w	r2, r3, #1
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	7e1b      	ldrb	r3, [r3, #24]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d103      	bne.n	800311a <HAL_ADC_PollForConversion+0x116>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	220c      	movs	r2, #12
 8003118:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	4618      	mov	r0, r3
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003132:	4618      	mov	r0, r3
 8003134:	370c      	adds	r7, #12
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr

0800313c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b088      	sub	sp, #32
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003146:	2300      	movs	r3, #0
 8003148:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800314a:	2300      	movs	r3, #0
 800314c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800315c:	2b01      	cmp	r3, #1
 800315e:	d101      	bne.n	8003164 <HAL_ADC_ConfigChannel+0x28>
 8003160:	2302      	movs	r3, #2
 8003162:	e110      	b.n	8003386 <HAL_ADC_ConfigChannel+0x24a>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4618      	mov	r0, r3
 8003172:	f7ff fc7f 	bl	8002a74 <LL_ADC_REG_IsConversionOngoing>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	f040 80f7 	bne.w	800336c <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	2b02      	cmp	r3, #2
 8003184:	f000 80b1 	beq.w	80032ea <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	691b      	ldr	r3, [r3, #16]
 800318c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003190:	d004      	beq.n	800319c <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003196:	4a7e      	ldr	r2, [pc, #504]	; (8003390 <HAL_ADC_ConfigChannel+0x254>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d108      	bne.n	80031ae <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4619      	mov	r1, r3
 80031a6:	4610      	mov	r0, r2
 80031a8:	f7ff fb7c 	bl	80028a4 <LL_ADC_REG_SetSequencerChAdd>
 80031ac:	e041      	b.n	8003232 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f003 031f 	and.w	r3, r3, #31
 80031ba:	210f      	movs	r1, #15
 80031bc:	fa01 f303 	lsl.w	r3, r1, r3
 80031c0:	43db      	mvns	r3, r3
 80031c2:	401a      	ands	r2, r3
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d105      	bne.n	80031dc <HAL_ADC_ConfigChannel+0xa0>
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	0e9b      	lsrs	r3, r3, #26
 80031d6:	f003 031f 	and.w	r3, r3, #31
 80031da:	e011      	b.n	8003200 <HAL_ADC_ConfigChannel+0xc4>
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	fa93 f3a3 	rbit	r3, r3
 80031e8:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d101      	bne.n	80031f8 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 80031f4:	2320      	movs	r3, #32
 80031f6:	e003      	b.n	8003200 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	fab3 f383 	clz	r3, r3
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	6839      	ldr	r1, [r7, #0]
 8003202:	6849      	ldr	r1, [r1, #4]
 8003204:	f001 011f 	and.w	r1, r1, #31
 8003208:	408b      	lsls	r3, r1
 800320a:	431a      	orrs	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	089b      	lsrs	r3, r3, #2
 8003216:	1c5a      	adds	r2, r3, #1
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	69db      	ldr	r3, [r3, #28]
 800321c:	429a      	cmp	r2, r3
 800321e:	d808      	bhi.n	8003232 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6818      	ldr	r0, [r3, #0]
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	6859      	ldr	r1, [r3, #4]
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	461a      	mov	r2, r3
 800322e:	f7ff fb18 	bl	8002862 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6818      	ldr	r0, [r3, #0]
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	6819      	ldr	r1, [r3, #0]
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	461a      	mov	r2, r3
 8003240:	f7ff fb55 	bl	80028ee <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	f280 8097 	bge.w	800337c <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800324e:	4851      	ldr	r0, [pc, #324]	; (8003394 <HAL_ADC_ConfigChannel+0x258>)
 8003250:	f7ff faca 	bl	80027e8 <LL_ADC_GetCommonPathInternalCh>
 8003254:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a4f      	ldr	r2, [pc, #316]	; (8003398 <HAL_ADC_ConfigChannel+0x25c>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d120      	bne.n	80032a2 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003266:	2b00      	cmp	r3, #0
 8003268:	d11b      	bne.n	80032a2 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003270:	4619      	mov	r1, r3
 8003272:	4848      	ldr	r0, [pc, #288]	; (8003394 <HAL_ADC_ConfigChannel+0x258>)
 8003274:	f7ff faa6 	bl	80027c4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8003278:	4b48      	ldr	r3, [pc, #288]	; (800339c <HAL_ADC_ConfigChannel+0x260>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	099b      	lsrs	r3, r3, #6
 800327e:	4a48      	ldr	r2, [pc, #288]	; (80033a0 <HAL_ADC_ConfigChannel+0x264>)
 8003280:	fba2 2303 	umull	r2, r3, r2, r3
 8003284:	099a      	lsrs	r2, r3, #6
 8003286:	4613      	mov	r3, r2
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	4413      	add	r3, r2
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	3301      	adds	r3, #1
 8003290:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003292:	e002      	b.n	800329a <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	3b01      	subs	r3, #1
 8003298:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d1f9      	bne.n	8003294 <HAL_ADC_ConfigChannel+0x158>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80032a0:	e06c      	b.n	800337c <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a3f      	ldr	r2, [pc, #252]	; (80033a4 <HAL_ADC_ConfigChannel+0x268>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d10c      	bne.n	80032c6 <HAL_ADC_ConfigChannel+0x18a>
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d107      	bne.n	80032c6 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032b6:	69bb      	ldr	r3, [r7, #24]
 80032b8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032bc:	4619      	mov	r1, r3
 80032be:	4835      	ldr	r0, [pc, #212]	; (8003394 <HAL_ADC_ConfigChannel+0x258>)
 80032c0:	f7ff fa80 	bl	80027c4 <LL_ADC_SetCommonPathInternalCh>
 80032c4:	e05a      	b.n	800337c <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a37      	ldr	r2, [pc, #220]	; (80033a8 <HAL_ADC_ConfigChannel+0x26c>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d155      	bne.n	800337c <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d150      	bne.n	800337c <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80032e0:	4619      	mov	r1, r3
 80032e2:	482c      	ldr	r0, [pc, #176]	; (8003394 <HAL_ADC_ConfigChannel+0x258>)
 80032e4:	f7ff fa6e 	bl	80027c4 <LL_ADC_SetCommonPathInternalCh>
 80032e8:	e048      	b.n	800337c <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80032f2:	d004      	beq.n	80032fe <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80032f8:	4a25      	ldr	r2, [pc, #148]	; (8003390 <HAL_ADC_ConfigChannel+0x254>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d107      	bne.n	800330e <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4619      	mov	r1, r3
 8003308:	4610      	mov	r0, r2
 800330a:	f7ff fadd 	bl	80028c8 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2b00      	cmp	r3, #0
 8003314:	da32      	bge.n	800337c <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003316:	481f      	ldr	r0, [pc, #124]	; (8003394 <HAL_ADC_ConfigChannel+0x258>)
 8003318:	f7ff fa66 	bl	80027e8 <LL_ADC_GetCommonPathInternalCh>
 800331c:	61b8      	str	r0, [r7, #24]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a1d      	ldr	r2, [pc, #116]	; (8003398 <HAL_ADC_ConfigChannel+0x25c>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d107      	bne.n	8003338 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003328:	69bb      	ldr	r3, [r7, #24]
 800332a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800332e:	4619      	mov	r1, r3
 8003330:	4818      	ldr	r0, [pc, #96]	; (8003394 <HAL_ADC_ConfigChannel+0x258>)
 8003332:	f7ff fa47 	bl	80027c4 <LL_ADC_SetCommonPathInternalCh>
 8003336:	e021      	b.n	800337c <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a19      	ldr	r2, [pc, #100]	; (80033a4 <HAL_ADC_ConfigChannel+0x268>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d107      	bne.n	8003352 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003348:	4619      	mov	r1, r3
 800334a:	4812      	ldr	r0, [pc, #72]	; (8003394 <HAL_ADC_ConfigChannel+0x258>)
 800334c:	f7ff fa3a 	bl	80027c4 <LL_ADC_SetCommonPathInternalCh>
 8003350:	e014      	b.n	800337c <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a14      	ldr	r2, [pc, #80]	; (80033a8 <HAL_ADC_ConfigChannel+0x26c>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d10f      	bne.n	800337c <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003362:	4619      	mov	r1, r3
 8003364:	480b      	ldr	r0, [pc, #44]	; (8003394 <HAL_ADC_ConfigChannel+0x258>)
 8003366:	f7ff fa2d 	bl	80027c4 <LL_ADC_SetCommonPathInternalCh>
 800336a:	e007      	b.n	800337c <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003370:	f043 0220 	orr.w	r2, r3, #32
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003384:	7ffb      	ldrb	r3, [r7, #31]
}
 8003386:	4618      	mov	r0, r3
 8003388:	3720      	adds	r7, #32
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	80000004 	.word	0x80000004
 8003394:	40012708 	.word	0x40012708
 8003398:	b0001000 	.word	0xb0001000
 800339c:	20000030 	.word	0x20000030
 80033a0:	053e2d63 	.word	0x053e2d63
 80033a4:	b8004000 	.word	0xb8004000
 80033a8:	b4002000 	.word	0xb4002000

080033ac <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7ff fb5b 	bl	8002a74 <LL_ADC_REG_IsConversionOngoing>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d02c      	beq.n	800341e <ADC_ConversionStop+0x72>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7ff fb1b 	bl	8002a04 <LL_ADC_IsDisableOngoing>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d104      	bne.n	80033de <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4618      	mov	r0, r3
 80033da:	f7ff fb38 	bl	8002a4e <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80033de:	f7fe fc6b 	bl	8001cb8 <HAL_GetTick>
 80033e2:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80033e4:	e014      	b.n	8003410 <ADC_ConversionStop+0x64>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80033e6:	f7fe fc67 	bl	8001cb8 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	2b02      	cmp	r3, #2
 80033f2:	d90d      	bls.n	8003410 <ADC_ConversionStop+0x64>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033f8:	f043 0210 	orr.w	r2, r3, #16
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003404:	f043 0201 	orr.w	r2, r3, #1
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e007      	b.n	8003420 <ADC_ConversionStop+0x74>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f003 0304 	and.w	r3, r3, #4
 800341a:	2b00      	cmp	r3, #0
 800341c:	d1e3      	bne.n	80033e6 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800341e:	2300      	movs	r3, #0
}
 8003420:	4618      	mov	r0, r3
 8003422:	3710      	adds	r7, #16
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003430:	2300      	movs	r3, #0
 8003432:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4618      	mov	r0, r3
 800343a:	f7ff fad1 	bl	80029e0 <LL_ADC_IsEnabled>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d162      	bne.n	800350a <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	689a      	ldr	r2, [r3, #8]
 800344a:	4b32      	ldr	r3, [pc, #200]	; (8003514 <ADC_Enable+0xec>)
 800344c:	4013      	ands	r3, r2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00d      	beq.n	800346e <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003456:	f043 0210 	orr.w	r2, r3, #16
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003462:	f043 0201 	orr.w	r2, r3, #1
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e04e      	b.n	800350c <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4618      	mov	r0, r3
 8003474:	f7ff fa8e 	bl	8002994 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003478:	4827      	ldr	r0, [pc, #156]	; (8003518 <ADC_Enable+0xf0>)
 800347a:	f7ff f9b5 	bl	80027e8 <LL_ADC_GetCommonPathInternalCh>
 800347e:	4603      	mov	r3, r0
 8003480:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d00f      	beq.n	80034a8 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8003488:	4b24      	ldr	r3, [pc, #144]	; (800351c <ADC_Enable+0xf4>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	099b      	lsrs	r3, r3, #6
 800348e:	4a24      	ldr	r2, [pc, #144]	; (8003520 <ADC_Enable+0xf8>)
 8003490:	fba2 2303 	umull	r2, r3, r2, r3
 8003494:	099b      	lsrs	r3, r3, #6
 8003496:	3301      	adds	r3, #1
 8003498:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800349a:	e002      	b.n	80034a2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	3b01      	subs	r3, #1
 80034a0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d1f9      	bne.n	800349c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	7e5b      	ldrb	r3, [r3, #25]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d02c      	beq.n	800350a <ADC_Enable+0xe2>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80034b0:	f7fe fc02 	bl	8001cb8 <HAL_GetTick>
 80034b4:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80034b6:	e021      	b.n	80034fc <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff fa8f 	bl	80029e0 <LL_ADC_IsEnabled>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d104      	bne.n	80034d2 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7ff fa61 	bl	8002994 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80034d2:	f7fe fbf1 	bl	8001cb8 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d90d      	bls.n	80034fc <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034e4:	f043 0210 	orr.w	r2, r3, #16
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f0:	f043 0201 	orr.w	r2, r3, #1
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e007      	b.n	800350c <ADC_Enable+0xe4>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	2b01      	cmp	r3, #1
 8003508:	d1d6      	bne.n	80034b8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800350a:	2300      	movs	r3, #0
}
 800350c:	4618      	mov	r0, r3
 800350e:	3710      	adds	r7, #16
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}
 8003514:	80000017 	.word	0x80000017
 8003518:	40012708 	.word	0x40012708
 800351c:	20000030 	.word	0x20000030
 8003520:	053e2d63 	.word	0x053e2d63

08003524 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4618      	mov	r0, r3
 8003532:	f7ff fa67 	bl	8002a04 <LL_ADC_IsDisableOngoing>
 8003536:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff fa4f 	bl	80029e0 <LL_ADC_IsEnabled>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d040      	beq.n	80035ca <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d13d      	bne.n	80035ca <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f003 0305 	and.w	r3, r3, #5
 8003558:	2b01      	cmp	r3, #1
 800355a:	d10c      	bne.n	8003576 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4618      	mov	r0, r3
 8003562:	f7ff fa2a 	bl	80029ba <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2203      	movs	r2, #3
 800356c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800356e:	f7fe fba3 	bl	8001cb8 <HAL_GetTick>
 8003572:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003574:	e022      	b.n	80035bc <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800357a:	f043 0210 	orr.w	r2, r3, #16
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003586:	f043 0201 	orr.w	r2, r3, #1
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e01c      	b.n	80035cc <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003592:	f7fe fb91 	bl	8001cb8 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d90d      	bls.n	80035bc <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035a4:	f043 0210 	orr.w	r2, r3, #16
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b0:	f043 0201 	orr.w	r2, r3, #1
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e007      	b.n	80035cc <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d1e3      	bne.n	8003592 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <LL_ADC_IsEnabled>:
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d101      	bne.n	80035ec <LL_ADC_IsEnabled+0x18>
 80035e8:	2301      	movs	r3, #1
 80035ea:	e000      	b.n	80035ee <LL_ADC_IsEnabled+0x1a>
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bc80      	pop	{r7}
 80035f6:	4770      	bx	lr

080035f8 <LL_ADC_IsCalibrationOnGoing>:
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003608:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800360c:	d101      	bne.n	8003612 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800360e:	2301      	movs	r3, #1
 8003610:	e000      	b.n	8003614 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003612:	2300      	movs	r3, #0
}
 8003614:	4618      	mov	r0, r3
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	bc80      	pop	{r7}
 800361c:	4770      	bx	lr

0800361e <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b086      	sub	sp, #24
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003626:	2300      	movs	r3, #0
 8003628:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003630:	2b01      	cmp	r3, #1
 8003632:	d101      	bne.n	8003638 <HAL_ADCEx_Calibration_Start+0x1a>
 8003634:	2302      	movs	r3, #2
 8003636:	e068      	b.n	800370a <HAL_ADCEx_Calibration_Start+0xec>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f7ff ff6f 	bl	8003524 <ADC_Disable>
 8003646:	4603      	mov	r3, r0
 8003648:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4618      	mov	r0, r3
 8003650:	f7ff ffc0 	bl	80035d4 <LL_ADC_IsEnabled>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d14c      	bne.n	80036f4 <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800365e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003662:	f043 0202 	orr.w	r2, r3, #2
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	f003 0303 	and.w	r3, r3, #3
 8003674:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	68da      	ldr	r2, [r3, #12]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f022 0203 	bic.w	r2, r2, #3
 8003684:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	689a      	ldr	r2, [r3, #8]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003694:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003696:	e014      	b.n	80036c2 <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	3301      	adds	r3, #1
 800369c:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 80036a4:	d30d      	bcc.n	80036c2 <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036aa:	f023 0312 	bic.w	r3, r3, #18
 80036ae:	f043 0210 	orr.w	r2, r3, #16
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e023      	b.n	800370a <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7ff ff96 	bl	80035f8 <LL_ADC_IsCalibrationOnGoing>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d1e2      	bne.n	8003698 <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	68d9      	ldr	r1, [r3, #12]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	693a      	ldr	r2, [r7, #16]
 80036de:	430a      	orrs	r2, r1
 80036e0:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e6:	f023 0303 	bic.w	r3, r3, #3
 80036ea:	f043 0201 	orr.w	r2, r3, #1
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	659a      	str	r2, [r3, #88]	; 0x58
 80036f2:	e005      	b.n	8003700 <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036f8:	f043 0210 	orr.w	r2, r3, #16
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003708:	7dfb      	ldrb	r3, [r7, #23]
}
 800370a:	4618      	mov	r0, r3
 800370c:	3718      	adds	r7, #24
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
	...

08003714 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003714:	b480      	push	{r7}
 8003716:	b085      	sub	sp, #20
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f003 0307 	and.w	r3, r3, #7
 8003722:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003724:	4b0c      	ldr	r3, [pc, #48]	; (8003758 <__NVIC_SetPriorityGrouping+0x44>)
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800372a:	68ba      	ldr	r2, [r7, #8]
 800372c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003730:	4013      	ands	r3, r2
 8003732:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800373c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003740:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003744:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003746:	4a04      	ldr	r2, [pc, #16]	; (8003758 <__NVIC_SetPriorityGrouping+0x44>)
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	60d3      	str	r3, [r2, #12]
}
 800374c:	bf00      	nop
 800374e:	3714      	adds	r7, #20
 8003750:	46bd      	mov	sp, r7
 8003752:	bc80      	pop	{r7}
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	e000ed00 	.word	0xe000ed00

0800375c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800375c:	b480      	push	{r7}
 800375e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003760:	4b04      	ldr	r3, [pc, #16]	; (8003774 <__NVIC_GetPriorityGrouping+0x18>)
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	0a1b      	lsrs	r3, r3, #8
 8003766:	f003 0307 	and.w	r3, r3, #7
}
 800376a:	4618      	mov	r0, r3
 800376c:	46bd      	mov	sp, r7
 800376e:	bc80      	pop	{r7}
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	e000ed00 	.word	0xe000ed00

08003778 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	4603      	mov	r3, r0
 8003780:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003786:	2b00      	cmp	r3, #0
 8003788:	db0b      	blt.n	80037a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800378a:	79fb      	ldrb	r3, [r7, #7]
 800378c:	f003 021f 	and.w	r2, r3, #31
 8003790:	4906      	ldr	r1, [pc, #24]	; (80037ac <__NVIC_EnableIRQ+0x34>)
 8003792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003796:	095b      	lsrs	r3, r3, #5
 8003798:	2001      	movs	r0, #1
 800379a:	fa00 f202 	lsl.w	r2, r0, r2
 800379e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80037a2:	bf00      	nop
 80037a4:	370c      	adds	r7, #12
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bc80      	pop	{r7}
 80037aa:	4770      	bx	lr
 80037ac:	e000e100 	.word	0xe000e100

080037b0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	4603      	mov	r3, r0
 80037b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	db12      	blt.n	80037e8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037c2:	79fb      	ldrb	r3, [r7, #7]
 80037c4:	f003 021f 	and.w	r2, r3, #31
 80037c8:	490a      	ldr	r1, [pc, #40]	; (80037f4 <__NVIC_DisableIRQ+0x44>)
 80037ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ce:	095b      	lsrs	r3, r3, #5
 80037d0:	2001      	movs	r0, #1
 80037d2:	fa00 f202 	lsl.w	r2, r0, r2
 80037d6:	3320      	adds	r3, #32
 80037d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80037dc:	f3bf 8f4f 	dsb	sy
}
 80037e0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80037e2:	f3bf 8f6f 	isb	sy
}
 80037e6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80037e8:	bf00      	nop
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bc80      	pop	{r7}
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	e000e100 	.word	0xe000e100

080037f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	4603      	mov	r3, r0
 8003800:	6039      	str	r1, [r7, #0]
 8003802:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003808:	2b00      	cmp	r3, #0
 800380a:	db0a      	blt.n	8003822 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	b2da      	uxtb	r2, r3
 8003810:	490c      	ldr	r1, [pc, #48]	; (8003844 <__NVIC_SetPriority+0x4c>)
 8003812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003816:	0112      	lsls	r2, r2, #4
 8003818:	b2d2      	uxtb	r2, r2
 800381a:	440b      	add	r3, r1
 800381c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003820:	e00a      	b.n	8003838 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	b2da      	uxtb	r2, r3
 8003826:	4908      	ldr	r1, [pc, #32]	; (8003848 <__NVIC_SetPriority+0x50>)
 8003828:	79fb      	ldrb	r3, [r7, #7]
 800382a:	f003 030f 	and.w	r3, r3, #15
 800382e:	3b04      	subs	r3, #4
 8003830:	0112      	lsls	r2, r2, #4
 8003832:	b2d2      	uxtb	r2, r2
 8003834:	440b      	add	r3, r1
 8003836:	761a      	strb	r2, [r3, #24]
}
 8003838:	bf00      	nop
 800383a:	370c      	adds	r7, #12
 800383c:	46bd      	mov	sp, r7
 800383e:	bc80      	pop	{r7}
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	e000e100 	.word	0xe000e100
 8003848:	e000ed00 	.word	0xe000ed00

0800384c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800384c:	b480      	push	{r7}
 800384e:	b089      	sub	sp, #36	; 0x24
 8003850:	af00      	add	r7, sp, #0
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f003 0307 	and.w	r3, r3, #7
 800385e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	f1c3 0307 	rsb	r3, r3, #7
 8003866:	2b04      	cmp	r3, #4
 8003868:	bf28      	it	cs
 800386a:	2304      	movcs	r3, #4
 800386c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	3304      	adds	r3, #4
 8003872:	2b06      	cmp	r3, #6
 8003874:	d902      	bls.n	800387c <NVIC_EncodePriority+0x30>
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	3b03      	subs	r3, #3
 800387a:	e000      	b.n	800387e <NVIC_EncodePriority+0x32>
 800387c:	2300      	movs	r3, #0
 800387e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003880:	f04f 32ff 	mov.w	r2, #4294967295
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	fa02 f303 	lsl.w	r3, r2, r3
 800388a:	43da      	mvns	r2, r3
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	401a      	ands	r2, r3
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003894:	f04f 31ff 	mov.w	r1, #4294967295
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	fa01 f303 	lsl.w	r3, r1, r3
 800389e:	43d9      	mvns	r1, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038a4:	4313      	orrs	r3, r2
         );
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3724      	adds	r7, #36	; 0x24
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bc80      	pop	{r7}
 80038ae:	4770      	bx	lr

080038b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f7ff ff2b 	bl	8003714 <__NVIC_SetPriorityGrouping>
}
 80038be:	bf00      	nop
 80038c0:	3708      	adds	r7, #8
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b086      	sub	sp, #24
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	4603      	mov	r3, r0
 80038ce:	60b9      	str	r1, [r7, #8]
 80038d0:	607a      	str	r2, [r7, #4]
 80038d2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80038d4:	f7ff ff42 	bl	800375c <__NVIC_GetPriorityGrouping>
 80038d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	68b9      	ldr	r1, [r7, #8]
 80038de:	6978      	ldr	r0, [r7, #20]
 80038e0:	f7ff ffb4 	bl	800384c <NVIC_EncodePriority>
 80038e4:	4602      	mov	r2, r0
 80038e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038ea:	4611      	mov	r1, r2
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff ff83 	bl	80037f8 <__NVIC_SetPriority>
}
 80038f2:	bf00      	nop
 80038f4:	3718      	adds	r7, #24
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038fa:	b580      	push	{r7, lr}
 80038fc:	b082      	sub	sp, #8
 80038fe:	af00      	add	r7, sp, #0
 8003900:	4603      	mov	r3, r0
 8003902:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003908:	4618      	mov	r0, r3
 800390a:	f7ff ff35 	bl	8003778 <__NVIC_EnableIRQ>
}
 800390e:	bf00      	nop
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}

08003916 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003916:	b580      	push	{r7, lr}
 8003918:	b082      	sub	sp, #8
 800391a:	af00      	add	r7, sp, #0
 800391c:	4603      	mov	r3, r0
 800391e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003924:	4618      	mov	r0, r3
 8003926:	f7ff ff43 	bl	80037b0 <__NVIC_DisableIRQ>
}
 800392a:	bf00      	nop
 800392c:	3708      	adds	r7, #8
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
	...

08003934 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b082      	sub	sp, #8
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d101      	bne.n	8003946 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e08e      	b.n	8003a64 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	461a      	mov	r2, r3
 800394c:	4b47      	ldr	r3, [pc, #284]	; (8003a6c <HAL_DMA_Init+0x138>)
 800394e:	429a      	cmp	r2, r3
 8003950:	d80f      	bhi.n	8003972 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	461a      	mov	r2, r3
 8003958:	4b45      	ldr	r3, [pc, #276]	; (8003a70 <HAL_DMA_Init+0x13c>)
 800395a:	4413      	add	r3, r2
 800395c:	4a45      	ldr	r2, [pc, #276]	; (8003a74 <HAL_DMA_Init+0x140>)
 800395e:	fba2 2303 	umull	r2, r3, r2, r3
 8003962:	091b      	lsrs	r3, r3, #4
 8003964:	009a      	lsls	r2, r3, #2
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a42      	ldr	r2, [pc, #264]	; (8003a78 <HAL_DMA_Init+0x144>)
 800396e:	641a      	str	r2, [r3, #64]	; 0x40
 8003970:	e00e      	b.n	8003990 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	461a      	mov	r2, r3
 8003978:	4b40      	ldr	r3, [pc, #256]	; (8003a7c <HAL_DMA_Init+0x148>)
 800397a:	4413      	add	r3, r2
 800397c:	4a3d      	ldr	r2, [pc, #244]	; (8003a74 <HAL_DMA_Init+0x140>)
 800397e:	fba2 2303 	umull	r2, r3, r2, r3
 8003982:	091b      	lsrs	r3, r3, #4
 8003984:	009a      	lsls	r2, r3, #2
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a3c      	ldr	r2, [pc, #240]	; (8003a80 <HAL_DMA_Init+0x14c>)
 800398e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2202      	movs	r2, #2
 8003994:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	6812      	ldr	r2, [r2, #0]
 80039a2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80039a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039aa:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	6819      	ldr	r1, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	689a      	ldr	r2, [r3, #8]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	431a      	orrs	r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	431a      	orrs	r2, r3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	699b      	ldr	r3, [r3, #24]
 80039cc:	431a      	orrs	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	69db      	ldr	r3, [r3, #28]
 80039d2:	431a      	orrs	r2, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a1b      	ldr	r3, [r3, #32]
 80039d8:	431a      	orrs	r2, r3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	430a      	orrs	r2, r1
 80039e0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f000 fb52 	bl	800408c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039f0:	d102      	bne.n	80039f8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685a      	ldr	r2, [r3, #4]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a00:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003a04:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a0a:	687a      	ldr	r2, [r7, #4]
 8003a0c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003a0e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d010      	beq.n	8003a3a <HAL_DMA_Init+0x106>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	2b04      	cmp	r3, #4
 8003a1e:	d80c      	bhi.n	8003a3a <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f000 fb7b 	bl	800411c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003a36:	605a      	str	r2, [r3, #4]
 8003a38:	e008      	b.n	8003a4c <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2201      	movs	r2, #1
 8003a56:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003a62:	2300      	movs	r3, #0
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3708      	adds	r7, #8
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	40020407 	.word	0x40020407
 8003a70:	bffdfff8 	.word	0xbffdfff8
 8003a74:	cccccccd 	.word	0xcccccccd
 8003a78:	40020000 	.word	0x40020000
 8003a7c:	bffdfbf8 	.word	0xbffdfbf8
 8003a80:	40020400 	.word	0x40020400

08003a84 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d101      	bne.n	8003a96 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e07b      	b.n	8003b8e <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f022 0201 	bic.w	r2, r2, #1
 8003aa4:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	461a      	mov	r2, r3
 8003aac:	4b3a      	ldr	r3, [pc, #232]	; (8003b98 <HAL_DMA_DeInit+0x114>)
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d80f      	bhi.n	8003ad2 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	4b38      	ldr	r3, [pc, #224]	; (8003b9c <HAL_DMA_DeInit+0x118>)
 8003aba:	4413      	add	r3, r2
 8003abc:	4a38      	ldr	r2, [pc, #224]	; (8003ba0 <HAL_DMA_DeInit+0x11c>)
 8003abe:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac2:	091b      	lsrs	r3, r3, #4
 8003ac4:	009a      	lsls	r2, r3, #2
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a35      	ldr	r2, [pc, #212]	; (8003ba4 <HAL_DMA_DeInit+0x120>)
 8003ace:	641a      	str	r2, [r3, #64]	; 0x40
 8003ad0:	e00e      	b.n	8003af0 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	4b33      	ldr	r3, [pc, #204]	; (8003ba8 <HAL_DMA_DeInit+0x124>)
 8003ada:	4413      	add	r3, r2
 8003adc:	4a30      	ldr	r2, [pc, #192]	; (8003ba0 <HAL_DMA_DeInit+0x11c>)
 8003ade:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae2:	091b      	lsrs	r3, r3, #4
 8003ae4:	009a      	lsls	r2, r3, #2
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a2f      	ldr	r2, [pc, #188]	; (8003bac <HAL_DMA_DeInit+0x128>)
 8003aee:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2200      	movs	r2, #0
 8003af6:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afc:	f003 021c 	and.w	r2, r3, #28
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b04:	2101      	movs	r1, #1
 8003b06:	fa01 f202 	lsl.w	r2, r1, r2
 8003b0a:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f000 fabd 	bl	800408c <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b16:	2200      	movs	r2, #0
 8003b18:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003b22:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d00f      	beq.n	8003b4c <HAL_DMA_DeInit+0xc8>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	2b04      	cmp	r3, #4
 8003b32:	d80b      	bhi.n	8003b4c <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 faf1 	bl	800411c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b3e:	2200      	movs	r2, #0
 8003b40:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003b4a:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2200      	movs	r2, #0
 8003b68:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3708      	adds	r7, #8
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	40020407 	.word	0x40020407
 8003b9c:	bffdfff8 	.word	0xbffdfff8
 8003ba0:	cccccccd 	.word	0xcccccccd
 8003ba4:	40020000 	.word	0x40020000
 8003ba8:	bffdfbf8 	.word	0xbffdfbf8
 8003bac:	40020400 	.word	0x40020400

08003bb0 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b086      	sub	sp, #24
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	607a      	str	r2, [r7, #4]
 8003bbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d101      	bne.n	8003bd0 <HAL_DMA_Start_IT+0x20>
 8003bcc:	2302      	movs	r3, #2
 8003bce:	e069      	b.n	8003ca4 <HAL_DMA_Start_IT+0xf4>
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d155      	bne.n	8003c90 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2202      	movs	r2, #2
 8003be8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f022 0201 	bic.w	r2, r2, #1
 8003c00:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	68b9      	ldr	r1, [r7, #8]
 8003c08:	68f8      	ldr	r0, [r7, #12]
 8003c0a:	f000 fa02 	bl	8004012 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d008      	beq.n	8003c28 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f042 020e 	orr.w	r2, r2, #14
 8003c24:	601a      	str	r2, [r3, #0]
 8003c26:	e00f      	b.n	8003c48 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 0204 	bic.w	r2, r2, #4
 8003c36:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 020a 	orr.w	r2, r2, #10
 8003c46:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d007      	beq.n	8003c66 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c64:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d007      	beq.n	8003c7e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c7c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f042 0201 	orr.w	r2, r2, #1
 8003c8c:	601a      	str	r2, [r3, #0]
 8003c8e:	e008      	b.n	8003ca2 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2280      	movs	r2, #128	; 0x80
 8003c94:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003ca2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3718      	adds	r7, #24
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d101      	bne.n	8003cbe <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e04f      	b.n	8003d5e <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d008      	beq.n	8003cdc <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2204      	movs	r2, #4
 8003cce:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e040      	b.n	8003d5e <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f022 020e 	bic.w	r2, r2, #14
 8003cea:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cf6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003cfa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f022 0201 	bic.w	r2, r2, #1
 8003d0a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d10:	f003 021c 	and.w	r2, r3, #28
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d18:	2101      	movs	r1, #1
 8003d1a:	fa01 f202 	lsl.w	r2, r1, r2
 8003d1e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003d28:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00c      	beq.n	8003d4c <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d40:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003d4a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8003d5c:	2300      	movs	r3, #0
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	370c      	adds	r7, #12
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bc80      	pop	{r7}
 8003d66:	4770      	bx	lr

08003d68 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d70:	2300      	movs	r3, #0
 8003d72:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d005      	beq.n	8003d8c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2204      	movs	r2, #4
 8003d84:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	73fb      	strb	r3, [r7, #15]
 8003d8a:	e047      	b.n	8003e1c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 020e 	bic.w	r2, r2, #14
 8003d9a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 0201 	bic.w	r2, r2, #1
 8003daa:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003db6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003dba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc0:	f003 021c 	and.w	r2, r3, #28
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc8:	2101      	movs	r1, #1
 8003dca:	fa01 f202 	lsl.w	r2, r1, r2
 8003dce:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003dd8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00c      	beq.n	8003dfc <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003df0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003dfa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d003      	beq.n	8003e1c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	4798      	blx	r3
    }
  }
  return status;
 8003e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
	...

08003e28 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e44:	f003 031c 	and.w	r3, r3, #28
 8003e48:	2204      	movs	r2, #4
 8003e4a:	409a      	lsls	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	4013      	ands	r3, r2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d027      	beq.n	8003ea4 <HAL_DMA_IRQHandler+0x7c>
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	f003 0304 	and.w	r3, r3, #4
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d022      	beq.n	8003ea4 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0320 	and.w	r3, r3, #32
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d107      	bne.n	8003e7c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f022 0204 	bic.w	r2, r2, #4
 8003e7a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e80:	f003 021c 	and.w	r2, r3, #28
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e88:	2104      	movs	r1, #4
 8003e8a:	fa01 f202 	lsl.w	r2, r1, r2
 8003e8e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	f000 8081 	beq.w	8003f9c <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003ea2:	e07b      	b.n	8003f9c <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea8:	f003 031c 	and.w	r3, r3, #28
 8003eac:	2202      	movs	r2, #2
 8003eae:	409a      	lsls	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d03d      	beq.n	8003f34 <HAL_DMA_IRQHandler+0x10c>
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d038      	beq.n	8003f34 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0320 	and.w	r3, r3, #32
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d10b      	bne.n	8003ee8 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 020a 	bic.w	r2, r2, #10
 8003ede:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	461a      	mov	r2, r3
 8003eee:	4b2e      	ldr	r3, [pc, #184]	; (8003fa8 <HAL_DMA_IRQHandler+0x180>)
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	d909      	bls.n	8003f08 <HAL_DMA_IRQHandler+0xe0>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ef8:	f003 031c 	and.w	r3, r3, #28
 8003efc:	4a2b      	ldr	r2, [pc, #172]	; (8003fac <HAL_DMA_IRQHandler+0x184>)
 8003efe:	2102      	movs	r1, #2
 8003f00:	fa01 f303 	lsl.w	r3, r1, r3
 8003f04:	6053      	str	r3, [r2, #4]
 8003f06:	e008      	b.n	8003f1a <HAL_DMA_IRQHandler+0xf2>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f0c:	f003 031c 	and.w	r3, r3, #28
 8003f10:	4a27      	ldr	r2, [pc, #156]	; (8003fb0 <HAL_DMA_IRQHandler+0x188>)
 8003f12:	2102      	movs	r1, #2
 8003f14:	fa01 f303 	lsl.w	r3, r1, r3
 8003f18:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d038      	beq.n	8003f9c <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8003f32:	e033      	b.n	8003f9c <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f38:	f003 031c 	and.w	r3, r3, #28
 8003f3c:	2208      	movs	r2, #8
 8003f3e:	409a      	lsls	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	4013      	ands	r3, r2
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d02a      	beq.n	8003f9e <HAL_DMA_IRQHandler+0x176>
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	f003 0308 	and.w	r3, r3, #8
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d025      	beq.n	8003f9e <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f022 020e 	bic.w	r2, r2, #14
 8003f60:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f66:	f003 021c 	and.w	r2, r3, #28
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6e:	2101      	movs	r1, #1
 8003f70:	fa01 f202 	lsl.w	r2, r1, r2
 8003f74:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2201      	movs	r2, #1
 8003f7a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d004      	beq.n	8003f9e <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003f9c:	bf00      	nop
 8003f9e:	bf00      	nop
}
 8003fa0:	3710      	adds	r7, #16
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	40020080 	.word	0x40020080
 8003fac:	40020400 	.word	0x40020400
 8003fb0:	40020000 	.word	0x40020000

08003fb4 <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b085      	sub	sp, #20
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d103      	bne.n	8003fd0 <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	72fb      	strb	r3, [r7, #11]
    return status;
 8003fcc:	7afb      	ldrb	r3, [r7, #11]
 8003fce:	e01b      	b.n	8004008 <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	f003 0310 	and.w	r3, r3, #16
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00d      	beq.n	8003ffe <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d004      	beq.n	8003ff6 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ff2:	60fb      	str	r3, [r7, #12]
 8003ff4:	e003      	b.n	8003ffe <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003ffc:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	68fa      	ldr	r2, [r7, #12]
 8004004:	601a      	str	r2, [r3, #0]

  return status;
 8004006:	7afb      	ldrb	r3, [r7, #11]
}
 8004008:	4618      	mov	r0, r3
 800400a:	3714      	adds	r7, #20
 800400c:	46bd      	mov	sp, r7
 800400e:	bc80      	pop	{r7}
 8004010:	4770      	bx	lr

08004012 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004012:	b480      	push	{r7}
 8004014:	b085      	sub	sp, #20
 8004016:	af00      	add	r7, sp, #0
 8004018:	60f8      	str	r0, [r7, #12]
 800401a:	60b9      	str	r1, [r7, #8]
 800401c:	607a      	str	r2, [r7, #4]
 800401e:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004028:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800402e:	2b00      	cmp	r3, #0
 8004030:	d004      	beq.n	800403c <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004036:	68fa      	ldr	r2, [r7, #12]
 8004038:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800403a:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004040:	f003 021c 	and.w	r2, r3, #28
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004048:	2101      	movs	r1, #1
 800404a:	fa01 f202 	lsl.w	r2, r1, r2
 800404e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	2b10      	cmp	r3, #16
 800405e:	d108      	bne.n	8004072 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68ba      	ldr	r2, [r7, #8]
 800406e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004070:	e007      	b.n	8004082 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	68ba      	ldr	r2, [r7, #8]
 8004078:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	60da      	str	r2, [r3, #12]
}
 8004082:	bf00      	nop
 8004084:	3714      	adds	r7, #20
 8004086:	46bd      	mov	sp, r7
 8004088:	bc80      	pop	{r7}
 800408a:	4770      	bx	lr

0800408c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800408c:	b480      	push	{r7}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	461a      	mov	r2, r3
 800409a:	4b1c      	ldr	r3, [pc, #112]	; (800410c <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 800409c:	429a      	cmp	r2, r3
 800409e:	d813      	bhi.n	80040c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a4:	089b      	lsrs	r3, r3, #2
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80040ac:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	3b08      	subs	r3, #8
 80040bc:	4a14      	ldr	r2, [pc, #80]	; (8004110 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80040be:	fba2 2303 	umull	r2, r3, r2, r3
 80040c2:	091b      	lsrs	r3, r3, #4
 80040c4:	60fb      	str	r3, [r7, #12]
 80040c6:	e011      	b.n	80040ec <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040cc:	089b      	lsrs	r3, r3, #2
 80040ce:	009a      	lsls	r2, r3, #2
 80040d0:	4b10      	ldr	r3, [pc, #64]	; (8004114 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80040d2:	4413      	add	r3, r2
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	3b08      	subs	r3, #8
 80040e0:	4a0b      	ldr	r2, [pc, #44]	; (8004110 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80040e2:	fba2 2303 	umull	r2, r3, r2, r3
 80040e6:	091b      	lsrs	r3, r3, #4
 80040e8:	3307      	adds	r3, #7
 80040ea:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a0a      	ldr	r2, [pc, #40]	; (8004118 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80040f0:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f003 031f 	and.w	r3, r3, #31
 80040f8:	2201      	movs	r2, #1
 80040fa:	409a      	lsls	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004100:	bf00      	nop
 8004102:	3714      	adds	r7, #20
 8004104:	46bd      	mov	sp, r7
 8004106:	bc80      	pop	{r7}
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop
 800410c:	40020407 	.word	0x40020407
 8004110:	cccccccd 	.word	0xcccccccd
 8004114:	4002081c 	.word	0x4002081c
 8004118:	40020880 	.word	0x40020880

0800411c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800411c:	b480      	push	{r7}
 800411e:	b085      	sub	sp, #20
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800412c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800412e:	68fa      	ldr	r2, [r7, #12]
 8004130:	4b0a      	ldr	r3, [pc, #40]	; (800415c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004132:	4413      	add	r3, r2
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	461a      	mov	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	4a08      	ldr	r2, [pc, #32]	; (8004160 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004140:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	3b01      	subs	r3, #1
 8004146:	f003 0303 	and.w	r3, r3, #3
 800414a:	2201      	movs	r2, #1
 800414c:	409a      	lsls	r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004152:	bf00      	nop
 8004154:	3714      	adds	r7, #20
 8004156:	46bd      	mov	sp, r7
 8004158:	bc80      	pop	{r7}
 800415a:	4770      	bx	lr
 800415c:	1000823f 	.word	0x1000823f
 8004160:	40020940 	.word	0x40020940

08004164 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004164:	b480      	push	{r7}
 8004166:	b087      	sub	sp, #28
 8004168:	af00      	add	r7, sp, #0
 800416a:	60f8      	str	r0, [r7, #12]
 800416c:	460b      	mov	r3, r1
 800416e:	607a      	str	r2, [r7, #4]
 8004170:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8004172:	2300      	movs	r3, #0
 8004174:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8004176:	7afb      	ldrb	r3, [r7, #11]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d103      	bne.n	8004184 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	605a      	str	r2, [r3, #4]
      break;
 8004182:	e002      	b.n	800418a <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	75fb      	strb	r3, [r7, #23]
      break;
 8004188:	bf00      	nop
  }

  return status;
 800418a:	7dfb      	ldrb	r3, [r7, #23]
}
 800418c:	4618      	mov	r0, r3
 800418e:	371c      	adds	r7, #28
 8004190:	46bd      	mov	sp, r7
 8004192:	bc80      	pop	{r7}
 8004194:	4770      	bx	lr

08004196 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004196:	b480      	push	{r7}
 8004198:	b083      	sub	sp, #12
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
 800419e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e003      	b.n	80041b2 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	683a      	ldr	r2, [r7, #0]
 80041ae:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80041b0:	2300      	movs	r3, #0
  }
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	370c      	adds	r7, #12
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bc80      	pop	{r7}
 80041ba:	4770      	bx	lr

080041bc <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041bc:	b480      	push	{r7}
 80041be:	b087      	sub	sp, #28
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80041c6:	2300      	movs	r3, #0
 80041c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041ca:	e140      	b.n	800444e <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	2101      	movs	r1, #1
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	fa01 f303 	lsl.w	r3, r1, r3
 80041d8:	4013      	ands	r3, r2
 80041da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	f000 8132 	beq.w	8004448 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d00b      	beq.n	8004204 <HAL_GPIO_Init+0x48>
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d007      	beq.n	8004204 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041f8:	2b11      	cmp	r3, #17
 80041fa:	d003      	beq.n	8004204 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	2b12      	cmp	r3, #18
 8004202:	d130      	bne.n	8004266 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	2203      	movs	r2, #3
 8004210:	fa02 f303 	lsl.w	r3, r2, r3
 8004214:	43db      	mvns	r3, r3
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	4013      	ands	r3, r2
 800421a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	68da      	ldr	r2, [r3, #12]
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	005b      	lsls	r3, r3, #1
 8004224:	fa02 f303 	lsl.w	r3, r2, r3
 8004228:	693a      	ldr	r2, [r7, #16]
 800422a:	4313      	orrs	r3, r2
 800422c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	693a      	ldr	r2, [r7, #16]
 8004232:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800423a:	2201      	movs	r2, #1
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	fa02 f303 	lsl.w	r3, r2, r3
 8004242:	43db      	mvns	r3, r3
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	4013      	ands	r3, r2
 8004248:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	091b      	lsrs	r3, r3, #4
 8004250:	f003 0201 	and.w	r2, r3, #1
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	fa02 f303 	lsl.w	r3, r2, r3
 800425a:	693a      	ldr	r2, [r7, #16]
 800425c:	4313      	orrs	r3, r2
 800425e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	005b      	lsls	r3, r3, #1
 8004270:	2203      	movs	r2, #3
 8004272:	fa02 f303 	lsl.w	r3, r2, r3
 8004276:	43db      	mvns	r3, r3
 8004278:	693a      	ldr	r2, [r7, #16]
 800427a:	4013      	ands	r3, r2
 800427c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	689a      	ldr	r2, [r3, #8]
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	005b      	lsls	r3, r3, #1
 8004286:	fa02 f303 	lsl.w	r3, r2, r3
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	4313      	orrs	r3, r2
 800428e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	2b02      	cmp	r3, #2
 800429c:	d003      	beq.n	80042a6 <HAL_GPIO_Init+0xea>
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	2b12      	cmp	r3, #18
 80042a4:	d123      	bne.n	80042ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	08da      	lsrs	r2, r3, #3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	3208      	adds	r2, #8
 80042ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	f003 0307 	and.w	r3, r3, #7
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	220f      	movs	r2, #15
 80042be:	fa02 f303 	lsl.w	r3, r2, r3
 80042c2:	43db      	mvns	r3, r3
 80042c4:	693a      	ldr	r2, [r7, #16]
 80042c6:	4013      	ands	r3, r2
 80042c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	691a      	ldr	r2, [r3, #16]
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	f003 0307 	and.w	r3, r3, #7
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	fa02 f303 	lsl.w	r3, r2, r3
 80042da:	693a      	ldr	r2, [r7, #16]
 80042dc:	4313      	orrs	r3, r2
 80042de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	08da      	lsrs	r2, r3, #3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	3208      	adds	r2, #8
 80042e8:	6939      	ldr	r1, [r7, #16]
 80042ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	005b      	lsls	r3, r3, #1
 80042f8:	2203      	movs	r2, #3
 80042fa:	fa02 f303 	lsl.w	r3, r2, r3
 80042fe:	43db      	mvns	r3, r3
 8004300:	693a      	ldr	r2, [r7, #16]
 8004302:	4013      	ands	r3, r2
 8004304:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	f003 0203 	and.w	r2, r3, #3
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	005b      	lsls	r3, r3, #1
 8004312:	fa02 f303 	lsl.w	r3, r2, r3
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	4313      	orrs	r3, r2
 800431a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	693a      	ldr	r2, [r7, #16]
 8004320:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800432a:	2b00      	cmp	r3, #0
 800432c:	f000 808c 	beq.w	8004448 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004330:	4a4e      	ldr	r2, [pc, #312]	; (800446c <HAL_GPIO_Init+0x2b0>)
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	089b      	lsrs	r3, r3, #2
 8004336:	3302      	adds	r3, #2
 8004338:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800433c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	f003 0303 	and.w	r3, r3, #3
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	2207      	movs	r2, #7
 8004348:	fa02 f303 	lsl.w	r3, r2, r3
 800434c:	43db      	mvns	r3, r3
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	4013      	ands	r3, r2
 8004352:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800435a:	d00d      	beq.n	8004378 <HAL_GPIO_Init+0x1bc>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	4a44      	ldr	r2, [pc, #272]	; (8004470 <HAL_GPIO_Init+0x2b4>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d007      	beq.n	8004374 <HAL_GPIO_Init+0x1b8>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a43      	ldr	r2, [pc, #268]	; (8004474 <HAL_GPIO_Init+0x2b8>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d101      	bne.n	8004370 <HAL_GPIO_Init+0x1b4>
 800436c:	2302      	movs	r3, #2
 800436e:	e004      	b.n	800437a <HAL_GPIO_Init+0x1be>
 8004370:	2307      	movs	r3, #7
 8004372:	e002      	b.n	800437a <HAL_GPIO_Init+0x1be>
 8004374:	2301      	movs	r3, #1
 8004376:	e000      	b.n	800437a <HAL_GPIO_Init+0x1be>
 8004378:	2300      	movs	r3, #0
 800437a:	697a      	ldr	r2, [r7, #20]
 800437c:	f002 0203 	and.w	r2, r2, #3
 8004380:	0092      	lsls	r2, r2, #2
 8004382:	4093      	lsls	r3, r2
 8004384:	693a      	ldr	r2, [r7, #16]
 8004386:	4313      	orrs	r3, r2
 8004388:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800438a:	4938      	ldr	r1, [pc, #224]	; (800446c <HAL_GPIO_Init+0x2b0>)
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	089b      	lsrs	r3, r3, #2
 8004390:	3302      	adds	r3, #2
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8004398:	4b37      	ldr	r3, [pc, #220]	; (8004478 <HAL_GPIO_Init+0x2bc>)
 800439a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800439e:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	43db      	mvns	r3, r3
 80043a4:	693a      	ldr	r2, [r7, #16]
 80043a6:	4013      	ands	r3, r2
 80043a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80043be:	4a2e      	ldr	r2, [pc, #184]	; (8004478 <HAL_GPIO_Init+0x2bc>)
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80043c6:	4b2c      	ldr	r3, [pc, #176]	; (8004478 <HAL_GPIO_Init+0x2bc>)
 80043c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043cc:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	43db      	mvns	r3, r3
 80043d2:	693a      	ldr	r2, [r7, #16]
 80043d4:	4013      	ands	r3, r2
 80043d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d003      	beq.n	80043ec <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80043e4:	693a      	ldr	r2, [r7, #16]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 80043ec:	4a22      	ldr	r2, [pc, #136]	; (8004478 <HAL_GPIO_Init+0x2bc>)
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80043f4:	4b20      	ldr	r3, [pc, #128]	; (8004478 <HAL_GPIO_Init+0x2bc>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	43db      	mvns	r3, r3
 80043fe:	693a      	ldr	r2, [r7, #16]
 8004400:	4013      	ands	r3, r2
 8004402:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800440c:	2b00      	cmp	r3, #0
 800440e:	d003      	beq.n	8004418 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8004410:	693a      	ldr	r2, [r7, #16]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	4313      	orrs	r3, r2
 8004416:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004418:	4a17      	ldr	r2, [pc, #92]	; (8004478 <HAL_GPIO_Init+0x2bc>)
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800441e:	4b16      	ldr	r3, [pc, #88]	; (8004478 <HAL_GPIO_Init+0x2bc>)
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	43db      	mvns	r3, r3
 8004428:	693a      	ldr	r2, [r7, #16]
 800442a:	4013      	ands	r3, r2
 800442c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004436:	2b00      	cmp	r3, #0
 8004438:	d003      	beq.n	8004442 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800443a:	693a      	ldr	r2, [r7, #16]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	4313      	orrs	r3, r2
 8004440:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004442:	4a0d      	ldr	r2, [pc, #52]	; (8004478 <HAL_GPIO_Init+0x2bc>)
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	3301      	adds	r3, #1
 800444c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	fa22 f303 	lsr.w	r3, r2, r3
 8004458:	2b00      	cmp	r3, #0
 800445a:	f47f aeb7 	bne.w	80041cc <HAL_GPIO_Init+0x10>
  }
}
 800445e:	bf00      	nop
 8004460:	bf00      	nop
 8004462:	371c      	adds	r7, #28
 8004464:	46bd      	mov	sp, r7
 8004466:	bc80      	pop	{r7}
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	40010000 	.word	0x40010000
 8004470:	48000400 	.word	0x48000400
 8004474:	48000800 	.word	0x48000800
 8004478:	58000800 	.word	0x58000800

0800447c <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800447c:	b480      	push	{r7}
 800447e:	b087      	sub	sp, #28
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004486:	2300      	movs	r3, #0
 8004488:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800448a:	e0af      	b.n	80045ec <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800448c:	2201      	movs	r2, #1
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	fa02 f303 	lsl.w	r3, r2, r3
 8004494:	683a      	ldr	r2, [r7, #0]
 8004496:	4013      	ands	r3, r2
 8004498:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	2b00      	cmp	r3, #0
 800449e:	f000 80a2 	beq.w	80045e6 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80044a2:	4a59      	ldr	r2, [pc, #356]	; (8004608 <HAL_GPIO_DeInit+0x18c>)
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	089b      	lsrs	r3, r3, #2
 80044a8:	3302      	adds	r3, #2
 80044aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044ae:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	f003 0303 	and.w	r3, r3, #3
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	2207      	movs	r2, #7
 80044ba:	fa02 f303 	lsl.w	r3, r2, r3
 80044be:	68fa      	ldr	r2, [r7, #12]
 80044c0:	4013      	ands	r3, r2
 80044c2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80044ca:	d00d      	beq.n	80044e8 <HAL_GPIO_DeInit+0x6c>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a4f      	ldr	r2, [pc, #316]	; (800460c <HAL_GPIO_DeInit+0x190>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d007      	beq.n	80044e4 <HAL_GPIO_DeInit+0x68>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4a4e      	ldr	r2, [pc, #312]	; (8004610 <HAL_GPIO_DeInit+0x194>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d101      	bne.n	80044e0 <HAL_GPIO_DeInit+0x64>
 80044dc:	2302      	movs	r3, #2
 80044de:	e004      	b.n	80044ea <HAL_GPIO_DeInit+0x6e>
 80044e0:	2307      	movs	r3, #7
 80044e2:	e002      	b.n	80044ea <HAL_GPIO_DeInit+0x6e>
 80044e4:	2301      	movs	r3, #1
 80044e6:	e000      	b.n	80044ea <HAL_GPIO_DeInit+0x6e>
 80044e8:	2300      	movs	r3, #0
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	f002 0203 	and.w	r2, r2, #3
 80044f0:	0092      	lsls	r2, r2, #2
 80044f2:	4093      	lsls	r3, r2
 80044f4:	68fa      	ldr	r2, [r7, #12]
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d136      	bne.n	8004568 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 80044fa:	4b46      	ldr	r3, [pc, #280]	; (8004614 <HAL_GPIO_DeInit+0x198>)
 80044fc:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	43db      	mvns	r3, r3
 8004504:	4943      	ldr	r1, [pc, #268]	; (8004614 <HAL_GPIO_DeInit+0x198>)
 8004506:	4013      	ands	r3, r2
 8004508:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 800450c:	4b41      	ldr	r3, [pc, #260]	; (8004614 <HAL_GPIO_DeInit+0x198>)
 800450e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	43db      	mvns	r3, r3
 8004516:	493f      	ldr	r1, [pc, #252]	; (8004614 <HAL_GPIO_DeInit+0x198>)
 8004518:	4013      	ands	r3, r2
 800451a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800451e:	4b3d      	ldr	r3, [pc, #244]	; (8004614 <HAL_GPIO_DeInit+0x198>)
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	43db      	mvns	r3, r3
 8004526:	493b      	ldr	r1, [pc, #236]	; (8004614 <HAL_GPIO_DeInit+0x198>)
 8004528:	4013      	ands	r3, r2
 800452a:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800452c:	4b39      	ldr	r3, [pc, #228]	; (8004614 <HAL_GPIO_DeInit+0x198>)
 800452e:	685a      	ldr	r2, [r3, #4]
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	43db      	mvns	r3, r3
 8004534:	4937      	ldr	r1, [pc, #220]	; (8004614 <HAL_GPIO_DeInit+0x198>)
 8004536:	4013      	ands	r3, r2
 8004538:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	f003 0303 	and.w	r3, r3, #3
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	2207      	movs	r2, #7
 8004544:	fa02 f303 	lsl.w	r3, r2, r3
 8004548:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800454a:	4a2f      	ldr	r2, [pc, #188]	; (8004608 <HAL_GPIO_DeInit+0x18c>)
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	089b      	lsrs	r3, r3, #2
 8004550:	3302      	adds	r3, #2
 8004552:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	43da      	mvns	r2, r3
 800455a:	482b      	ldr	r0, [pc, #172]	; (8004608 <HAL_GPIO_DeInit+0x18c>)
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	089b      	lsrs	r3, r3, #2
 8004560:	400a      	ands	r2, r1
 8004562:	3302      	adds	r3, #2
 8004564:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	005b      	lsls	r3, r3, #1
 8004570:	2103      	movs	r1, #3
 8004572:	fa01 f303 	lsl.w	r3, r1, r3
 8004576:	431a      	orrs	r2, r3
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	08da      	lsrs	r2, r3, #3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	3208      	adds	r2, #8
 8004584:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	f003 0307 	and.w	r3, r3, #7
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	220f      	movs	r2, #15
 8004592:	fa02 f303 	lsl.w	r3, r2, r3
 8004596:	43db      	mvns	r3, r3
 8004598:	697a      	ldr	r2, [r7, #20]
 800459a:	08d2      	lsrs	r2, r2, #3
 800459c:	4019      	ands	r1, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	3208      	adds	r2, #8
 80045a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	689a      	ldr	r2, [r3, #8]
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	005b      	lsls	r3, r3, #1
 80045ae:	2103      	movs	r1, #3
 80045b0:	fa01 f303 	lsl.w	r3, r1, r3
 80045b4:	43db      	mvns	r3, r3
 80045b6:	401a      	ands	r2, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	2101      	movs	r1, #1
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	fa01 f303 	lsl.w	r3, r1, r3
 80045c8:	43db      	mvns	r3, r3
 80045ca:	401a      	ands	r2, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	68da      	ldr	r2, [r3, #12]
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	005b      	lsls	r3, r3, #1
 80045d8:	2103      	movs	r1, #3
 80045da:	fa01 f303 	lsl.w	r3, r1, r3
 80045de:	43db      	mvns	r3, r3
 80045e0:	401a      	ands	r2, r3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	60da      	str	r2, [r3, #12]
    }

    position++;
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	3301      	adds	r3, #1
 80045ea:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80045ec:	683a      	ldr	r2, [r7, #0]
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	fa22 f303 	lsr.w	r3, r2, r3
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	f47f af49 	bne.w	800448c <HAL_GPIO_DeInit+0x10>
  }
}
 80045fa:	bf00      	nop
 80045fc:	bf00      	nop
 80045fe:	371c      	adds	r7, #28
 8004600:	46bd      	mov	sp, r7
 8004602:	bc80      	pop	{r7}
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop
 8004608:	40010000 	.word	0x40010000
 800460c:	48000400 	.word	0x48000400
 8004610:	48000800 	.word	0x48000800
 8004614:	58000800 	.word	0x58000800

08004618 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	460b      	mov	r3, r1
 8004622:	807b      	strh	r3, [r7, #2]
 8004624:	4613      	mov	r3, r2
 8004626:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004628:	787b      	ldrb	r3, [r7, #1]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d003      	beq.n	8004636 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800462e:	887a      	ldrh	r2, [r7, #2]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004634:	e002      	b.n	800463c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004636:	887a      	ldrh	r2, [r7, #2]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800463c:	bf00      	nop
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	bc80      	pop	{r7}
 8004644:	4770      	bx	lr

08004646 <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004646:	b480      	push	{r7}
 8004648:	b085      	sub	sp, #20
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
 800464e:	460b      	mov	r3, r1
 8004650:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	695b      	ldr	r3, [r3, #20]
 8004656:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004658:	887a      	ldrh	r2, [r7, #2]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	4013      	ands	r3, r2
 800465e:	041a      	lsls	r2, r3, #16
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	43d9      	mvns	r1, r3
 8004664:	887b      	ldrh	r3, [r7, #2]
 8004666:	400b      	ands	r3, r1
 8004668:	431a      	orrs	r2, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	619a      	str	r2, [r3, #24]
}
 800466e:	bf00      	nop
 8004670:	3714      	adds	r7, #20
 8004672:	46bd      	mov	sp, r7
 8004674:	bc80      	pop	{r7}
 8004676:	4770      	bx	lr

08004678 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	4603      	mov	r3, r0
 8004680:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004682:	4b08      	ldr	r3, [pc, #32]	; (80046a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004684:	68da      	ldr	r2, [r3, #12]
 8004686:	88fb      	ldrh	r3, [r7, #6]
 8004688:	4013      	ands	r3, r2
 800468a:	2b00      	cmp	r3, #0
 800468c:	d006      	beq.n	800469c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800468e:	4a05      	ldr	r2, [pc, #20]	; (80046a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004690:	88fb      	ldrh	r3, [r7, #6]
 8004692:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004694:	88fb      	ldrh	r3, [r7, #6]
 8004696:	4618      	mov	r0, r3
 8004698:	f004 fbd4 	bl	8008e44 <HAL_GPIO_EXTI_Callback>
  }
}
 800469c:	bf00      	nop
 800469e:	3708      	adds	r7, #8
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	58000800 	.word	0x58000800

080046a8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80046a8:	b480      	push	{r7}
 80046aa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046ac:	4b04      	ldr	r3, [pc, #16]	; (80046c0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a03      	ldr	r2, [pc, #12]	; (80046c0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80046b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046b6:	6013      	str	r3, [r2, #0]
}
 80046b8:	bf00      	nop
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bc80      	pop	{r7}
 80046be:	4770      	bx	lr
 80046c0:	58000400 	.word	0x58000400

080046c4 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	460b      	mov	r3, r1
 80046ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d10c      	bne.n	80046f0 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80046d6:	4b13      	ldr	r3, [pc, #76]	; (8004724 <HAL_PWR_EnterSLEEPMode+0x60>)
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046e2:	d10d      	bne.n	8004700 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 80046e4:	f000 f83c 	bl	8004760 <HAL_PWREx_DisableLowPowerRunMode>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d008      	beq.n	8004700 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 80046ee:	e015      	b.n	800471c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 80046f0:	4b0c      	ldr	r3, [pc, #48]	; (8004724 <HAL_PWR_EnterSLEEPMode+0x60>)
 80046f2:	695b      	ldr	r3, [r3, #20]
 80046f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d101      	bne.n	8004700 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 80046fc:	f000 f822 	bl	8004744 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004700:	4b09      	ldr	r3, [pc, #36]	; (8004728 <HAL_PWR_EnterSLEEPMode+0x64>)
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	4a08      	ldr	r2, [pc, #32]	; (8004728 <HAL_PWR_EnterSLEEPMode+0x64>)
 8004706:	f023 0304 	bic.w	r3, r3, #4
 800470a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800470c:	78fb      	ldrb	r3, [r7, #3]
 800470e:	2b01      	cmp	r3, #1
 8004710:	d101      	bne.n	8004716 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004712:	bf30      	wfi
 8004714:	e002      	b.n	800471c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004716:	bf40      	sev
    __WFE();
 8004718:	bf20      	wfe
    __WFE();
 800471a:	bf20      	wfe
  }
}
 800471c:	3708      	adds	r7, #8
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	58000400 	.word	0x58000400
 8004728:	e000ed00 	.word	0xe000ed00

0800472c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800472c:	b480      	push	{r7}
 800472e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004730:	4b03      	ldr	r3, [pc, #12]	; (8004740 <HAL_PWREx_GetVoltageRange+0x14>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8004738:	4618      	mov	r0, r3
 800473a:	46bd      	mov	sp, r7
 800473c:	bc80      	pop	{r7}
 800473e:	4770      	bx	lr
 8004740:	58000400 	.word	0x58000400

08004744 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8004744:	b480      	push	{r7}
 8004746:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8004748:	4b04      	ldr	r3, [pc, #16]	; (800475c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a03      	ldr	r2, [pc, #12]	; (800475c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800474e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004752:	6013      	str	r3, [r2, #0]
}
 8004754:	bf00      	nop
 8004756:	46bd      	mov	sp, r7
 8004758:	bc80      	pop	{r7}
 800475a:	4770      	bx	lr
 800475c:	58000400 	.word	0x58000400

08004760 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8004766:	4b16      	ldr	r3, [pc, #88]	; (80047c0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a15      	ldr	r2, [pc, #84]	; (80047c0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800476c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004770:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8004772:	4b14      	ldr	r3, [pc, #80]	; (80047c4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2232      	movs	r2, #50	; 0x32
 8004778:	fb02 f303 	mul.w	r3, r2, r3
 800477c:	4a12      	ldr	r2, [pc, #72]	; (80047c8 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 800477e:	fba2 2303 	umull	r2, r3, r2, r3
 8004782:	0c9b      	lsrs	r3, r3, #18
 8004784:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004786:	e002      	b.n	800478e <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	3b01      	subs	r3, #1
 800478c:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800478e:	4b0c      	ldr	r3, [pc, #48]	; (80047c0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004790:	695b      	ldr	r3, [r3, #20]
 8004792:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004796:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800479a:	d102      	bne.n	80047a2 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1f2      	bne.n	8004788 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80047a2:	4b07      	ldr	r3, [pc, #28]	; (80047c0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047ae:	d101      	bne.n	80047b4 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	e000      	b.n	80047b6 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 80047b4:	2300      	movs	r3, #0
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	370c      	adds	r7, #12
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bc80      	pop	{r7}
 80047be:	4770      	bx	lr
 80047c0:	58000400 	.word	0x58000400
 80047c4:	20000030 	.word	0x20000030
 80047c8:	431bde83 	.word	0x431bde83

080047cc <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	4603      	mov	r3, r0
 80047d4:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 80047d6:	4b10      	ldr	r3, [pc, #64]	; (8004818 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f023 0307 	bic.w	r3, r3, #7
 80047de:	4a0e      	ldr	r2, [pc, #56]	; (8004818 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 80047e0:	f043 0302 	orr.w	r3, r3, #2
 80047e4:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80047e6:	4b0d      	ldr	r3, [pc, #52]	; (800481c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	4a0c      	ldr	r2, [pc, #48]	; (800481c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 80047ec:	f043 0304 	orr.w	r3, r3, #4
 80047f0:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 80047f2:	79fb      	ldrb	r3, [r7, #7]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d101      	bne.n	80047fc <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80047f8:	bf30      	wfi
 80047fa:	e002      	b.n	8004802 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80047fc:	bf40      	sev
    __WFE();
 80047fe:	bf20      	wfe
    __WFE();
 8004800:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004802:	4b06      	ldr	r3, [pc, #24]	; (800481c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004804:	691b      	ldr	r3, [r3, #16]
 8004806:	4a05      	ldr	r2, [pc, #20]	; (800481c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004808:	f023 0304 	bic.w	r3, r3, #4
 800480c:	6113      	str	r3, [r2, #16]
}
 800480e:	bf00      	nop
 8004810:	370c      	adds	r7, #12
 8004812:	46bd      	mov	sp, r7
 8004814:	bc80      	pop	{r7}
 8004816:	4770      	bx	lr
 8004818:	58000400 	.word	0x58000400
 800481c:	e000ed00 	.word	0xe000ed00

08004820 <LL_PWR_IsEnabledBkUpAccess>:
{
 8004820:	b480      	push	{r7}
 8004822:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8004824:	4b06      	ldr	r3, [pc, #24]	; (8004840 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800482c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004830:	d101      	bne.n	8004836 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8004832:	2301      	movs	r3, #1
 8004834:	e000      	b.n	8004838 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8004836:	2300      	movs	r3, #0
}
 8004838:	4618      	mov	r0, r3
 800483a:	46bd      	mov	sp, r7
 800483c:	bc80      	pop	{r7}
 800483e:	4770      	bx	lr
 8004840:	58000400 	.word	0x58000400

08004844 <LL_RCC_HSE_EnableTcxo>:
{
 8004844:	b480      	push	{r7}
 8004846:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8004848:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004852:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004856:	6013      	str	r3, [r2, #0]
}
 8004858:	bf00      	nop
 800485a:	46bd      	mov	sp, r7
 800485c:	bc80      	pop	{r7}
 800485e:	4770      	bx	lr

08004860 <LL_RCC_HSE_DisableTcxo>:
{
 8004860:	b480      	push	{r7}
 8004862:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8004864:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800486e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004872:	6013      	str	r3, [r2, #0]
}
 8004874:	bf00      	nop
 8004876:	46bd      	mov	sp, r7
 8004878:	bc80      	pop	{r7}
 800487a:	4770      	bx	lr

0800487c <LL_RCC_HSE_IsEnabledDiv2>:
{
 800487c:	b480      	push	{r7}
 800487e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8004880:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800488a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800488e:	d101      	bne.n	8004894 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8004890:	2301      	movs	r3, #1
 8004892:	e000      	b.n	8004896 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	46bd      	mov	sp, r7
 800489a:	bc80      	pop	{r7}
 800489c:	4770      	bx	lr

0800489e <LL_RCC_HSE_Enable>:
{
 800489e:	b480      	push	{r7}
 80048a0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80048a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80048ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048b0:	6013      	str	r3, [r2, #0]
}
 80048b2:	bf00      	nop
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bc80      	pop	{r7}
 80048b8:	4770      	bx	lr

080048ba <LL_RCC_HSE_Disable>:
{
 80048ba:	b480      	push	{r7}
 80048bc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80048be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80048c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048cc:	6013      	str	r3, [r2, #0]
}
 80048ce:	bf00      	nop
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bc80      	pop	{r7}
 80048d4:	4770      	bx	lr

080048d6 <LL_RCC_HSE_IsReady>:
{
 80048d6:	b480      	push	{r7}
 80048d8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80048da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80048e8:	d101      	bne.n	80048ee <LL_RCC_HSE_IsReady+0x18>
 80048ea:	2301      	movs	r3, #1
 80048ec:	e000      	b.n	80048f0 <LL_RCC_HSE_IsReady+0x1a>
 80048ee:	2300      	movs	r3, #0
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bc80      	pop	{r7}
 80048f6:	4770      	bx	lr

080048f8 <LL_RCC_HSI_Enable>:
{
 80048f8:	b480      	push	{r7}
 80048fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80048fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004906:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800490a:	6013      	str	r3, [r2, #0]
}
 800490c:	bf00      	nop
 800490e:	46bd      	mov	sp, r7
 8004910:	bc80      	pop	{r7}
 8004912:	4770      	bx	lr

08004914 <LL_RCC_HSI_Disable>:
{
 8004914:	b480      	push	{r7}
 8004916:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004918:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004922:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004926:	6013      	str	r3, [r2, #0]
}
 8004928:	bf00      	nop
 800492a:	46bd      	mov	sp, r7
 800492c:	bc80      	pop	{r7}
 800492e:	4770      	bx	lr

08004930 <LL_RCC_HSI_IsReady>:
{
 8004930:	b480      	push	{r7}
 8004932:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004934:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800493e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004942:	d101      	bne.n	8004948 <LL_RCC_HSI_IsReady+0x18>
 8004944:	2301      	movs	r3, #1
 8004946:	e000      	b.n	800494a <LL_RCC_HSI_IsReady+0x1a>
 8004948:	2300      	movs	r3, #0
}
 800494a:	4618      	mov	r0, r3
 800494c:	46bd      	mov	sp, r7
 800494e:	bc80      	pop	{r7}
 8004950:	4770      	bx	lr

08004952 <LL_RCC_HSI_SetCalibTrimming>:
{
 8004952:	b480      	push	{r7}
 8004954:	b083      	sub	sp, #12
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800495a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	061b      	lsls	r3, r3, #24
 8004968:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800496c:	4313      	orrs	r3, r2
 800496e:	604b      	str	r3, [r1, #4]
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	bc80      	pop	{r7}
 8004978:	4770      	bx	lr

0800497a <LL_RCC_LSE_IsReady>:
{
 800497a:	b480      	push	{r7}
 800497c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800497e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004986:	f003 0302 	and.w	r3, r3, #2
 800498a:	2b02      	cmp	r3, #2
 800498c:	d101      	bne.n	8004992 <LL_RCC_LSE_IsReady+0x18>
 800498e:	2301      	movs	r3, #1
 8004990:	e000      	b.n	8004994 <LL_RCC_LSE_IsReady+0x1a>
 8004992:	2300      	movs	r3, #0
}
 8004994:	4618      	mov	r0, r3
 8004996:	46bd      	mov	sp, r7
 8004998:	bc80      	pop	{r7}
 800499a:	4770      	bx	lr

0800499c <LL_RCC_LSI_Enable>:
{
 800499c:	b480      	push	{r7}
 800499e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80049a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049a8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80049ac:	f043 0301 	orr.w	r3, r3, #1
 80049b0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80049b4:	bf00      	nop
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bc80      	pop	{r7}
 80049ba:	4770      	bx	lr

080049bc <LL_RCC_LSI_Disable>:
{
 80049bc:	b480      	push	{r7}
 80049be:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80049c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80049cc:	f023 0301 	bic.w	r3, r3, #1
 80049d0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80049d4:	bf00      	nop
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bc80      	pop	{r7}
 80049da:	4770      	bx	lr

080049dc <LL_RCC_LSI_IsReady>:
{
 80049dc:	b480      	push	{r7}
 80049de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80049e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049e8:	f003 0302 	and.w	r3, r3, #2
 80049ec:	2b02      	cmp	r3, #2
 80049ee:	d101      	bne.n	80049f4 <LL_RCC_LSI_IsReady+0x18>
 80049f0:	2301      	movs	r3, #1
 80049f2:	e000      	b.n	80049f6 <LL_RCC_LSI_IsReady+0x1a>
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bc80      	pop	{r7}
 80049fc:	4770      	bx	lr

080049fe <LL_RCC_MSI_Enable>:
{
 80049fe:	b480      	push	{r7}
 8004a00:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8004a02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004a0c:	f043 0301 	orr.w	r3, r3, #1
 8004a10:	6013      	str	r3, [r2, #0]
}
 8004a12:	bf00      	nop
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bc80      	pop	{r7}
 8004a18:	4770      	bx	lr

08004a1a <LL_RCC_MSI_Disable>:
{
 8004a1a:	b480      	push	{r7}
 8004a1c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8004a1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004a28:	f023 0301 	bic.w	r3, r3, #1
 8004a2c:	6013      	str	r3, [r2, #0]
}
 8004a2e:	bf00      	nop
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bc80      	pop	{r7}
 8004a34:	4770      	bx	lr

08004a36 <LL_RCC_MSI_IsReady>:
{
 8004a36:	b480      	push	{r7}
 8004a38:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8004a3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d101      	bne.n	8004a4c <LL_RCC_MSI_IsReady+0x16>
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e000      	b.n	8004a4e <LL_RCC_MSI_IsReady+0x18>
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bc80      	pop	{r7}
 8004a54:	4770      	bx	lr

08004a56 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8004a56:	b480      	push	{r7}
 8004a58:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8004a5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0308 	and.w	r3, r3, #8
 8004a64:	2b08      	cmp	r3, #8
 8004a66:	d101      	bne.n	8004a6c <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e000      	b.n	8004a6e <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bc80      	pop	{r7}
 8004a74:	4770      	bx	lr

08004a76 <LL_RCC_MSI_GetRange>:
{
 8004a76:	b480      	push	{r7}
 8004a78:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8004a7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bc80      	pop	{r7}
 8004a8a:	4770      	bx	lr

08004a8c <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8004a90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a98:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bc80      	pop	{r7}
 8004aa2:	4770      	bx	lr

08004aa4 <LL_RCC_MSI_SetCalibTrimming>:
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8004aac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	021b      	lsls	r3, r3, #8
 8004aba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	604b      	str	r3, [r1, #4]
}
 8004ac2:	bf00      	nop
 8004ac4:	370c      	adds	r7, #12
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bc80      	pop	{r7}
 8004aca:	4770      	bx	lr

08004acc <LL_RCC_SetSysClkSource>:
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004ad4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	f023 0203 	bic.w	r2, r3, #3
 8004ade:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	608b      	str	r3, [r1, #8]
}
 8004ae8:	bf00      	nop
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bc80      	pop	{r7}
 8004af0:	4770      	bx	lr

08004af2 <LL_RCC_GetSysClkSource>:
{
 8004af2:	b480      	push	{r7}
 8004af4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004af6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	f003 030c 	and.w	r3, r3, #12
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bc80      	pop	{r7}
 8004b06:	4770      	bx	lr

08004b08 <LL_RCC_SetAHBPrescaler>:
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b083      	sub	sp, #12
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004b10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b1a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	608b      	str	r3, [r1, #8]
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bc80      	pop	{r7}
 8004b2c:	4770      	bx	lr

08004b2e <LL_C2_RCC_SetAHBPrescaler>:
{
 8004b2e:	b480      	push	{r7}
 8004b30:	b083      	sub	sp, #12
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8004b36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b3a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004b3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b42:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004b4e:	bf00      	nop
 8004b50:	370c      	adds	r7, #12
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bc80      	pop	{r7}
 8004b56:	4770      	bx	lr

08004b58 <LL_RCC_SetAHB3Prescaler>:
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8004b60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b64:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004b68:	f023 020f 	bic.w	r2, r3, #15
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	091b      	lsrs	r3, r3, #4
 8004b70:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b74:	4313      	orrs	r3, r2
 8004b76:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004b7a:	bf00      	nop
 8004b7c:	370c      	adds	r7, #12
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bc80      	pop	{r7}
 8004b82:	4770      	bx	lr

08004b84 <LL_RCC_SetAPB1Prescaler>:
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004b8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004b96:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	608b      	str	r3, [r1, #8]
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bc80      	pop	{r7}
 8004ba8:	4770      	bx	lr

08004baa <LL_RCC_SetAPB2Prescaler>:
{
 8004baa:	b480      	push	{r7}
 8004bac:	b083      	sub	sp, #12
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8004bb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004bbc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	608b      	str	r3, [r1, #8]
}
 8004bc6:	bf00      	nop
 8004bc8:	370c      	adds	r7, #12
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bc80      	pop	{r7}
 8004bce:	4770      	bx	lr

08004bd0 <LL_RCC_GetAHBPrescaler>:
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004bd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bc80      	pop	{r7}
 8004be4:	4770      	bx	lr

08004be6 <LL_RCC_GetAHB3Prescaler>:
{
 8004be6:	b480      	push	{r7}
 8004be8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8004bea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bee:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004bf2:	011b      	lsls	r3, r3, #4
 8004bf4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bc80      	pop	{r7}
 8004bfe:	4770      	bx	lr

08004c00 <LL_RCC_GetAPB1Prescaler>:
{
 8004c00:	b480      	push	{r7}
 8004c02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004c04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bc80      	pop	{r7}
 8004c14:	4770      	bx	lr

08004c16 <LL_RCC_GetAPB2Prescaler>:
{
 8004c16:	b480      	push	{r7}
 8004c18:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004c1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bc80      	pop	{r7}
 8004c2a:	4770      	bx	lr

08004c2c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8004c30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004c3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c3e:	6013      	str	r3, [r2, #0]
}
 8004c40:	bf00      	nop
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bc80      	pop	{r7}
 8004c46:	4770      	bx	lr

08004c48 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8004c4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004c56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c5a:	6013      	str	r3, [r2, #0]
}
 8004c5c:	bf00      	nop
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bc80      	pop	{r7}
 8004c62:	4770      	bx	lr

08004c64 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8004c64:	b480      	push	{r7}
 8004c66:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8004c68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c72:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004c76:	d101      	bne.n	8004c7c <LL_RCC_PLL_IsReady+0x18>
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e000      	b.n	8004c7e <LL_RCC_PLL_IsReady+0x1a>
 8004c7c:	2300      	movs	r3, #0
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bc80      	pop	{r7}
 8004c84:	4770      	bx	lr

08004c86 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8004c86:	b480      	push	{r7}
 8004c88:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004c8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	0a1b      	lsrs	r3, r3, #8
 8004c92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bc80      	pop	{r7}
 8004c9c:	4770      	bx	lr

08004c9e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8004c9e:	b480      	push	{r7}
 8004ca0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8004ca2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bc80      	pop	{r7}
 8004cb2:	4770      	bx	lr

08004cb4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004cb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bc80      	pop	{r7}
 8004cc8:	4770      	bx	lr

08004cca <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004cca:	b480      	push	{r7}
 8004ccc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004cce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	f003 0303 	and.w	r3, r3, #3
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bc80      	pop	{r7}
 8004cde:	4770      	bx	lr

08004ce0 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8004ce4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cf2:	d101      	bne.n	8004cf8 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e000      	b.n	8004cfa <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8004cf8:	2300      	movs	r3, #0
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bc80      	pop	{r7}
 8004d00:	4770      	bx	lr

08004d02 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8004d02:	b480      	push	{r7}
 8004d04:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8004d06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d0a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d12:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004d16:	d101      	bne.n	8004d1c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e000      	b.n	8004d1e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bc80      	pop	{r7}
 8004d24:	4770      	bx	lr

08004d26 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8004d26:	b480      	push	{r7}
 8004d28:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8004d2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d2e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004d32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d3a:	d101      	bne.n	8004d40 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e000      	b.n	8004d42 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bc80      	pop	{r7}
 8004d48:	4770      	bx	lr

08004d4a <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8004d4a:	b480      	push	{r7}
 8004d4c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8004d4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d58:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004d5c:	d101      	bne.n	8004d62 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e000      	b.n	8004d64 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8004d62:	2300      	movs	r3, #0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bc80      	pop	{r7}
 8004d6a:	4770      	bx	lr

08004d6c <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8004d70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d7a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004d7e:	d101      	bne.n	8004d84 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8004d80:	2301      	movs	r3, #1
 8004d82:	e000      	b.n	8004d86 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bc80      	pop	{r7}
 8004d8c:	4770      	bx	lr
	...

08004d90 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b088      	sub	sp, #32
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d101      	bne.n	8004da2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e38a      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004da2:	f7ff fea6 	bl	8004af2 <LL_RCC_GetSysClkSource>
 8004da6:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004da8:	f7ff ff8f 	bl	8004cca <LL_RCC_PLL_GetMainSource>
 8004dac:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 0320 	and.w	r3, r3, #32
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	f000 80c9 	beq.w	8004f4e <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d005      	beq.n	8004dce <HAL_RCC_OscConfig+0x3e>
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	2b0c      	cmp	r3, #12
 8004dc6:	d17b      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d178      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004dce:	f7ff fe32 	bl	8004a36 <LL_RCC_MSI_IsReady>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d005      	beq.n	8004de4 <HAL_RCC_OscConfig+0x54>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6a1b      	ldr	r3, [r3, #32]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d101      	bne.n	8004de4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	e369      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004de8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0308 	and.w	r3, r3, #8
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d005      	beq.n	8004e02 <HAL_RCC_OscConfig+0x72>
 8004df6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e00:	e006      	b.n	8004e10 <HAL_RCC_OscConfig+0x80>
 8004e02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e0a:	091b      	lsrs	r3, r3, #4
 8004e0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d222      	bcs.n	8004e5a <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f000 fd6d 	bl	80058f8 <RCC_SetFlashLatencyFromMSIRange>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d001      	beq.n	8004e28 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e347      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e32:	f043 0308 	orr.w	r3, r3, #8
 8004e36:	6013      	str	r3, [r2, #0]
 8004e38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7ff fe26 	bl	8004aa4 <LL_RCC_MSI_SetCalibTrimming>
 8004e58:	e021      	b.n	8004e9e <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e64:	f043 0308 	orr.w	r3, r3, #8
 8004e68:	6013      	str	r3, [r2, #0]
 8004e6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e78:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e84:	4618      	mov	r0, r3
 8004e86:	f7ff fe0d 	bl	8004aa4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f000 fd32 	bl	80058f8 <RCC_SetFlashLatencyFromMSIRange>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d001      	beq.n	8004e9e <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e30c      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004e9e:	f000 fcf3 	bl	8005888 <HAL_RCC_GetHCLKFreq>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	4ab4      	ldr	r2, [pc, #720]	; (8005178 <HAL_RCC_OscConfig+0x3e8>)
 8004ea6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004ea8:	4bb4      	ldr	r3, [pc, #720]	; (800517c <HAL_RCC_OscConfig+0x3ec>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4618      	mov	r0, r3
 8004eae:	f7fc fef9 	bl	8001ca4 <HAL_InitTick>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8004eb6:	7cfb      	ldrb	r3, [r7, #19]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d047      	beq.n	8004f4c <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8004ebc:	7cfb      	ldrb	r3, [r7, #19]
 8004ebe:	e2fb      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a1b      	ldr	r3, [r3, #32]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d02c      	beq.n	8004f22 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004ec8:	f7ff fd99 	bl	80049fe <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004ecc:	f7fc fef4 	bl	8001cb8 <HAL_GetTick>
 8004ed0:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8004ed2:	e008      	b.n	8004ee6 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ed4:	f7fc fef0 	bl	8001cb8 <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	2b02      	cmp	r3, #2
 8004ee0:	d901      	bls.n	8004ee6 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	e2e8      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 8004ee6:	f7ff fda6 	bl	8004a36 <LL_RCC_MSI_IsReady>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d0f1      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ef0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004efa:	f043 0308 	orr.w	r3, r3, #8
 8004efe:	6013      	str	r3, [r2, #0]
 8004f00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f0e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f12:	4313      	orrs	r3, r2
 8004f14:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f7ff fdc2 	bl	8004aa4 <LL_RCC_MSI_SetCalibTrimming>
 8004f20:	e015      	b.n	8004f4e <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004f22:	f7ff fd7a 	bl	8004a1a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004f26:	f7fc fec7 	bl	8001cb8 <HAL_GetTick>
 8004f2a:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8004f2c:	e008      	b.n	8004f40 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f2e:	f7fc fec3 	bl	8001cb8 <HAL_GetTick>
 8004f32:	4602      	mov	r2, r0
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d901      	bls.n	8004f40 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e2bb      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 8004f40:	f7ff fd79 	bl	8004a36 <LL_RCC_MSI_IsReady>
 8004f44:	4603      	mov	r3, r0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d1f1      	bne.n	8004f2e <HAL_RCC_OscConfig+0x19e>
 8004f4a:	e000      	b.n	8004f4e <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004f4c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 0301 	and.w	r3, r3, #1
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d05f      	beq.n	800501a <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	2b08      	cmp	r3, #8
 8004f5e:	d005      	beq.n	8004f6c <HAL_RCC_OscConfig+0x1dc>
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	2b0c      	cmp	r3, #12
 8004f64:	d10d      	bne.n	8004f82 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004f66:	69bb      	ldr	r3, [r7, #24]
 8004f68:	2b03      	cmp	r3, #3
 8004f6a:	d10a      	bne.n	8004f82 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f6c:	f7ff fcb3 	bl	80048d6 <LL_RCC_HSE_IsReady>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d050      	beq.n	8005018 <HAL_RCC_OscConfig+0x288>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d14c      	bne.n	8005018 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e29a      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8004f82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f94:	4313      	orrs	r3, r2
 8004f96:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fa0:	d102      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x218>
 8004fa2:	f7ff fc7c 	bl	800489e <LL_RCC_HSE_Enable>
 8004fa6:	e00d      	b.n	8004fc4 <HAL_RCC_OscConfig+0x234>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8004fb0:	d104      	bne.n	8004fbc <HAL_RCC_OscConfig+0x22c>
 8004fb2:	f7ff fc47 	bl	8004844 <LL_RCC_HSE_EnableTcxo>
 8004fb6:	f7ff fc72 	bl	800489e <LL_RCC_HSE_Enable>
 8004fba:	e003      	b.n	8004fc4 <HAL_RCC_OscConfig+0x234>
 8004fbc:	f7ff fc7d 	bl	80048ba <LL_RCC_HSE_Disable>
 8004fc0:	f7ff fc4e 	bl	8004860 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d012      	beq.n	8004ff2 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fcc:	f7fc fe74 	bl	8001cb8 <HAL_GetTick>
 8004fd0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8004fd2:	e008      	b.n	8004fe6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fd4:	f7fc fe70 	bl	8001cb8 <HAL_GetTick>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	2b64      	cmp	r3, #100	; 0x64
 8004fe0:	d901      	bls.n	8004fe6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e268      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 8004fe6:	f7ff fc76 	bl	80048d6 <LL_RCC_HSE_IsReady>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d0f1      	beq.n	8004fd4 <HAL_RCC_OscConfig+0x244>
 8004ff0:	e013      	b.n	800501a <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ff2:	f7fc fe61 	bl	8001cb8 <HAL_GetTick>
 8004ff6:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8004ff8:	e008      	b.n	800500c <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ffa:	f7fc fe5d 	bl	8001cb8 <HAL_GetTick>
 8004ffe:	4602      	mov	r2, r0
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	1ad3      	subs	r3, r2, r3
 8005004:	2b64      	cmp	r3, #100	; 0x64
 8005006:	d901      	bls.n	800500c <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e255      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 800500c:	f7ff fc63 	bl	80048d6 <LL_RCC_HSE_IsReady>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d1f1      	bne.n	8004ffa <HAL_RCC_OscConfig+0x26a>
 8005016:	e000      	b.n	800501a <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005018:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0302 	and.w	r3, r3, #2
 8005022:	2b00      	cmp	r3, #0
 8005024:	d04b      	beq.n	80050be <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	2b04      	cmp	r3, #4
 800502a:	d005      	beq.n	8005038 <HAL_RCC_OscConfig+0x2a8>
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	2b0c      	cmp	r3, #12
 8005030:	d113      	bne.n	800505a <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005032:	69bb      	ldr	r3, [r7, #24]
 8005034:	2b02      	cmp	r3, #2
 8005036:	d110      	bne.n	800505a <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005038:	f7ff fc7a 	bl	8004930 <LL_RCC_HSI_IsReady>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d005      	beq.n	800504e <HAL_RCC_OscConfig+0x2be>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d101      	bne.n	800504e <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e234      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	695b      	ldr	r3, [r3, #20]
 8005052:	4618      	mov	r0, r3
 8005054:	f7ff fc7d 	bl	8004952 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005058:	e031      	b.n	80050be <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	691b      	ldr	r3, [r3, #16]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d019      	beq.n	8005096 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005062:	f7ff fc49 	bl	80048f8 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005066:	f7fc fe27 	bl	8001cb8 <HAL_GetTick>
 800506a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800506c:	e008      	b.n	8005080 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800506e:	f7fc fe23 	bl	8001cb8 <HAL_GetTick>
 8005072:	4602      	mov	r2, r0
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	2b02      	cmp	r3, #2
 800507a:	d901      	bls.n	8005080 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 800507c:	2303      	movs	r3, #3
 800507e:	e21b      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 8005080:	f7ff fc56 	bl	8004930 <LL_RCC_HSI_IsReady>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d0f1      	beq.n	800506e <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	4618      	mov	r0, r3
 8005090:	f7ff fc5f 	bl	8004952 <LL_RCC_HSI_SetCalibTrimming>
 8005094:	e013      	b.n	80050be <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005096:	f7ff fc3d 	bl	8004914 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800509a:	f7fc fe0d 	bl	8001cb8 <HAL_GetTick>
 800509e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80050a0:	e008      	b.n	80050b4 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050a2:	f7fc fe09 	bl	8001cb8 <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d901      	bls.n	80050b4 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e201      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 80050b4:	f7ff fc3c 	bl	8004930 <LL_RCC_HSI_IsReady>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d1f1      	bne.n	80050a2 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0308 	and.w	r3, r3, #8
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d06e      	beq.n	80051a8 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	699b      	ldr	r3, [r3, #24]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d056      	beq.n	8005180 <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 80050d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050da:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	69da      	ldr	r2, [r3, #28]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f003 0310 	and.w	r3, r3, #16
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d031      	beq.n	800514e <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	f003 0302 	and.w	r3, r3, #2
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d006      	beq.n	8005102 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d101      	bne.n	8005102 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e1da      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	f003 0301 	and.w	r3, r3, #1
 8005108:	2b00      	cmp	r3, #0
 800510a:	d013      	beq.n	8005134 <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 800510c:	f7ff fc56 	bl	80049bc <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005110:	f7fc fdd2 	bl	8001cb8 <HAL_GetTick>
 8005114:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8005116:	e008      	b.n	800512a <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005118:	f7fc fdce 	bl	8001cb8 <HAL_GetTick>
 800511c:	4602      	mov	r2, r0
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	2b11      	cmp	r3, #17
 8005124:	d901      	bls.n	800512a <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e1c6      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 800512a:	f7ff fc57 	bl	80049dc <LL_RCC_LSI_IsReady>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d1f1      	bne.n	8005118 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8005134:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005138:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800513c:	f023 0210 	bic.w	r2, r3, #16
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	69db      	ldr	r3, [r3, #28]
 8005144:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005148:	4313      	orrs	r3, r2
 800514a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800514e:	f7ff fc25 	bl	800499c <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005152:	f7fc fdb1 	bl	8001cb8 <HAL_GetTick>
 8005156:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8005158:	e008      	b.n	800516c <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800515a:	f7fc fdad 	bl	8001cb8 <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	2b11      	cmp	r3, #17
 8005166:	d901      	bls.n	800516c <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e1a5      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 800516c:	f7ff fc36 	bl	80049dc <LL_RCC_LSI_IsReady>
 8005170:	4603      	mov	r3, r0
 8005172:	2b00      	cmp	r3, #0
 8005174:	d0f1      	beq.n	800515a <HAL_RCC_OscConfig+0x3ca>
 8005176:	e017      	b.n	80051a8 <HAL_RCC_OscConfig+0x418>
 8005178:	20000030 	.word	0x20000030
 800517c:	20000034 	.word	0x20000034
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005180:	f7ff fc1c 	bl	80049bc <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005184:	f7fc fd98 	bl	8001cb8 <HAL_GetTick>
 8005188:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 800518a:	e008      	b.n	800519e <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800518c:	f7fc fd94 	bl	8001cb8 <HAL_GetTick>
 8005190:	4602      	mov	r2, r0
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	2b11      	cmp	r3, #17
 8005198:	d901      	bls.n	800519e <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 800519a:	2303      	movs	r3, #3
 800519c:	e18c      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 800519e:	f7ff fc1d 	bl	80049dc <LL_RCC_LSI_IsReady>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d1f1      	bne.n	800518c <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f003 0304 	and.w	r3, r3, #4
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	f000 80d8 	beq.w	8005366 <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80051b6:	f7ff fb33 	bl	8004820 <LL_PWR_IsEnabledBkUpAccess>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d113      	bne.n	80051e8 <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80051c0:	f7ff fa72 	bl	80046a8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051c4:	f7fc fd78 	bl	8001cb8 <HAL_GetTick>
 80051c8:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80051ca:	e008      	b.n	80051de <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051cc:	f7fc fd74 	bl	8001cb8 <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d901      	bls.n	80051de <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e16c      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80051de:	f7ff fb1f 	bl	8004820 <LL_PWR_IsEnabledBkUpAccess>
 80051e2:	4603      	mov	r3, r0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d0f1      	beq.n	80051cc <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d07b      	beq.n	80052e8 <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	2b85      	cmp	r3, #133	; 0x85
 80051f6:	d003      	beq.n	8005200 <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	2b05      	cmp	r3, #5
 80051fe:	d109      	bne.n	8005214 <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005200:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005204:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005208:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800520c:	f043 0304 	orr.w	r3, r3, #4
 8005210:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005214:	f7fc fd50 	bl	8001cb8 <HAL_GetTick>
 8005218:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800521a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800521e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005222:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005226:	f043 0301 	orr.w	r3, r3, #1
 800522a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800522e:	e00a      	b.n	8005246 <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005230:	f7fc fd42 	bl	8001cb8 <HAL_GetTick>
 8005234:	4602      	mov	r2, r0
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	f241 3288 	movw	r2, #5000	; 0x1388
 800523e:	4293      	cmp	r3, r2
 8005240:	d901      	bls.n	8005246 <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 8005242:	2303      	movs	r3, #3
 8005244:	e138      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 8005246:	f7ff fb98 	bl	800497a <LL_RCC_LSE_IsReady>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d0ef      	beq.n	8005230 <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	2b81      	cmp	r3, #129	; 0x81
 8005256:	d003      	beq.n	8005260 <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	68db      	ldr	r3, [r3, #12]
 800525c:	2b85      	cmp	r3, #133	; 0x85
 800525e:	d121      	bne.n	80052a4 <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005260:	f7fc fd2a 	bl	8001cb8 <HAL_GetTick>
 8005264:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005266:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800526a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800526e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005272:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005276:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800527a:	e00a      	b.n	8005292 <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800527c:	f7fc fd1c 	bl	8001cb8 <HAL_GetTick>
 8005280:	4602      	mov	r2, r0
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	f241 3288 	movw	r2, #5000	; 0x1388
 800528a:	4293      	cmp	r3, r2
 800528c:	d901      	bls.n	8005292 <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 800528e:	2303      	movs	r3, #3
 8005290:	e112      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005292:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005296:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800529a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d0ec      	beq.n	800527c <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80052a2:	e060      	b.n	8005366 <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052a4:	f7fc fd08 	bl	8001cb8 <HAL_GetTick>
 80052a8:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80052aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052b2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80052b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80052be:	e00a      	b.n	80052d6 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052c0:	f7fc fcfa 	bl	8001cb8 <HAL_GetTick>
 80052c4:	4602      	mov	r2, r0
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d901      	bls.n	80052d6 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80052d2:	2303      	movs	r3, #3
 80052d4:	e0f0      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80052d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1ec      	bne.n	80052c0 <HAL_RCC_OscConfig+0x530>
 80052e6:	e03e      	b.n	8005366 <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052e8:	f7fc fce6 	bl	8001cb8 <HAL_GetTick>
 80052ec:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80052ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052f6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80052fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005302:	e00a      	b.n	800531a <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005304:	f7fc fcd8 	bl	8001cb8 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005312:	4293      	cmp	r3, r2
 8005314:	d901      	bls.n	800531a <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	e0ce      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800531a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800531e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005322:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005326:	2b00      	cmp	r3, #0
 8005328:	d1ec      	bne.n	8005304 <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800532a:	f7fc fcc5 	bl	8001cb8 <HAL_GetTick>
 800532e:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005330:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005334:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005338:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800533c:	f023 0301 	bic.w	r3, r3, #1
 8005340:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8005344:	e00a      	b.n	800535c <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005346:	f7fc fcb7 	bl	8001cb8 <HAL_GetTick>
 800534a:	4602      	mov	r2, r0
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	f241 3288 	movw	r2, #5000	; 0x1388
 8005354:	4293      	cmp	r3, r2
 8005356:	d901      	bls.n	800535c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8005358:	2303      	movs	r3, #3
 800535a:	e0ad      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 800535c:	f7ff fb0d 	bl	800497a <LL_RCC_LSE_IsReady>
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d1ef      	bne.n	8005346 <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800536a:	2b00      	cmp	r3, #0
 800536c:	f000 80a3 	beq.w	80054b6 <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	2b0c      	cmp	r3, #12
 8005374:	d076      	beq.n	8005464 <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800537a:	2b02      	cmp	r3, #2
 800537c:	d14b      	bne.n	8005416 <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800537e:	f7ff fc63 	bl	8004c48 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005382:	f7fc fc99 	bl	8001cb8 <HAL_GetTick>
 8005386:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8005388:	e008      	b.n	800539c <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800538a:	f7fc fc95 	bl	8001cb8 <HAL_GetTick>
 800538e:	4602      	mov	r2, r0
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	2b0a      	cmp	r3, #10
 8005396:	d901      	bls.n	800539c <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e08d      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 800539c:	f7ff fc62 	bl	8004c64 <LL_RCC_PLL_IsReady>
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d1f1      	bne.n	800538a <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053aa:	68da      	ldr	r2, [r3, #12]
 80053ac:	4b44      	ldr	r3, [pc, #272]	; (80054c0 <HAL_RCC_OscConfig+0x730>)
 80053ae:	4013      	ands	r3, r2
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80053b8:	4311      	orrs	r1, r2
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80053be:	0212      	lsls	r2, r2, #8
 80053c0:	4311      	orrs	r1, r2
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80053c6:	4311      	orrs	r1, r2
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80053cc:	4311      	orrs	r1, r2
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80053d2:	430a      	orrs	r2, r1
 80053d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053d8:	4313      	orrs	r3, r2
 80053da:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053dc:	f7ff fc26 	bl	8004c2c <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80053e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80053ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053ee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f0:	f7fc fc62 	bl	8001cb8 <HAL_GetTick>
 80053f4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80053f6:	e008      	b.n	800540a <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053f8:	f7fc fc5e 	bl	8001cb8 <HAL_GetTick>
 80053fc:	4602      	mov	r2, r0
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	1ad3      	subs	r3, r2, r3
 8005402:	2b0a      	cmp	r3, #10
 8005404:	d901      	bls.n	800540a <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 8005406:	2303      	movs	r3, #3
 8005408:	e056      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 800540a:	f7ff fc2b 	bl	8004c64 <LL_RCC_PLL_IsReady>
 800540e:	4603      	mov	r3, r0
 8005410:	2b00      	cmp	r3, #0
 8005412:	d0f1      	beq.n	80053f8 <HAL_RCC_OscConfig+0x668>
 8005414:	e04f      	b.n	80054b6 <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005416:	f7ff fc17 	bl	8004c48 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800541a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005424:	f023 0303 	bic.w	r3, r3, #3
 8005428:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 800542a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005434:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8005438:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800543c:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800543e:	f7fc fc3b 	bl	8001cb8 <HAL_GetTick>
 8005442:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8005444:	e008      	b.n	8005458 <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005446:	f7fc fc37 	bl	8001cb8 <HAL_GetTick>
 800544a:	4602      	mov	r2, r0
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	2b0a      	cmp	r3, #10
 8005452:	d901      	bls.n	8005458 <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 8005454:	2303      	movs	r3, #3
 8005456:	e02f      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8005458:	f7ff fc04 	bl	8004c64 <LL_RCC_PLL_IsReady>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d1f1      	bne.n	8005446 <HAL_RCC_OscConfig+0x6b6>
 8005462:	e028      	b.n	80054b6 <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005468:	2b01      	cmp	r3, #1
 800546a:	d101      	bne.n	8005470 <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e023      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005470:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	f003 0203 	and.w	r2, r3, #3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005482:	429a      	cmp	r2, r3
 8005484:	d115      	bne.n	80054b2 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8005486:	69bb      	ldr	r3, [r7, #24]
 8005488:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005490:	429a      	cmp	r2, r3
 8005492:	d10e      	bne.n	80054b2 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8005494:	69bb      	ldr	r3, [r7, #24]
 8005496:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800549e:	021b      	lsls	r3, r3, #8
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d106      	bne.n	80054b2 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 80054a4:	69bb      	ldr	r3, [r7, #24]
 80054a6:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d001      	beq.n	80054b6 <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e000      	b.n	80054b8 <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 80054b6:	2300      	movs	r3, #0
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	3720      	adds	r7, #32
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	11c1808c 	.word	0x11c1808c

080054c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b084      	sub	sp, #16
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d101      	bne.n	80054d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e12c      	b.n	8005732 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80054d8:	4b98      	ldr	r3, [pc, #608]	; (800573c <HAL_RCC_ClockConfig+0x278>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0307 	and.w	r3, r3, #7
 80054e0:	683a      	ldr	r2, [r7, #0]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d91b      	bls.n	800551e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054e6:	4b95      	ldr	r3, [pc, #596]	; (800573c <HAL_RCC_ClockConfig+0x278>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f023 0207 	bic.w	r2, r3, #7
 80054ee:	4993      	ldr	r1, [pc, #588]	; (800573c <HAL_RCC_ClockConfig+0x278>)
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	4313      	orrs	r3, r2
 80054f4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054f6:	f7fc fbdf 	bl	8001cb8 <HAL_GetTick>
 80054fa:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054fc:	e008      	b.n	8005510 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80054fe:	f7fc fbdb 	bl	8001cb8 <HAL_GetTick>
 8005502:	4602      	mov	r2, r0
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	1ad3      	subs	r3, r2, r3
 8005508:	2b02      	cmp	r3, #2
 800550a:	d901      	bls.n	8005510 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800550c:	2303      	movs	r3, #3
 800550e:	e110      	b.n	8005732 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005510:	4b8a      	ldr	r3, [pc, #552]	; (800573c <HAL_RCC_ClockConfig+0x278>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 0307 	and.w	r3, r3, #7
 8005518:	683a      	ldr	r2, [r7, #0]
 800551a:	429a      	cmp	r2, r3
 800551c:	d1ef      	bne.n	80054fe <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 0302 	and.w	r3, r3, #2
 8005526:	2b00      	cmp	r3, #0
 8005528:	d016      	beq.n	8005558 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	4618      	mov	r0, r3
 8005530:	f7ff faea 	bl	8004b08 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005534:	f7fc fbc0 	bl	8001cb8 <HAL_GetTick>
 8005538:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800553a:	e008      	b.n	800554e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800553c:	f7fc fbbc 	bl	8001cb8 <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	2b02      	cmp	r3, #2
 8005548:	d901      	bls.n	800554e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800554a:	2303      	movs	r3, #3
 800554c:	e0f1      	b.n	8005732 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800554e:	f7ff fbc7 	bl	8004ce0 <LL_RCC_IsActiveFlag_HPRE>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d0f1      	beq.n	800553c <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0320 	and.w	r3, r3, #32
 8005560:	2b00      	cmp	r3, #0
 8005562:	d016      	beq.n	8005592 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	695b      	ldr	r3, [r3, #20]
 8005568:	4618      	mov	r0, r3
 800556a:	f7ff fae0 	bl	8004b2e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800556e:	f7fc fba3 	bl	8001cb8 <HAL_GetTick>
 8005572:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005574:	e008      	b.n	8005588 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005576:	f7fc fb9f 	bl	8001cb8 <HAL_GetTick>
 800557a:	4602      	mov	r2, r0
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	2b02      	cmp	r3, #2
 8005582:	d901      	bls.n	8005588 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e0d4      	b.n	8005732 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005588:	f7ff fbbb 	bl	8004d02 <LL_RCC_IsActiveFlag_C2HPRE>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d0f1      	beq.n	8005576 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800559a:	2b00      	cmp	r3, #0
 800559c:	d016      	beq.n	80055cc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	699b      	ldr	r3, [r3, #24]
 80055a2:	4618      	mov	r0, r3
 80055a4:	f7ff fad8 	bl	8004b58 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80055a8:	f7fc fb86 	bl	8001cb8 <HAL_GetTick>
 80055ac:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80055ae:	e008      	b.n	80055c2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80055b0:	f7fc fb82 	bl	8001cb8 <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d901      	bls.n	80055c2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e0b7      	b.n	8005732 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80055c2:	f7ff fbb0 	bl	8004d26 <LL_RCC_IsActiveFlag_SHDHPRE>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d0f1      	beq.n	80055b0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0304 	and.w	r3, r3, #4
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d016      	beq.n	8005606 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	4618      	mov	r0, r3
 80055de:	f7ff fad1 	bl	8004b84 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80055e2:	f7fc fb69 	bl	8001cb8 <HAL_GetTick>
 80055e6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80055e8:	e008      	b.n	80055fc <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80055ea:	f7fc fb65 	bl	8001cb8 <HAL_GetTick>
 80055ee:	4602      	mov	r2, r0
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	2b02      	cmp	r3, #2
 80055f6:	d901      	bls.n	80055fc <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e09a      	b.n	8005732 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80055fc:	f7ff fba5 	bl	8004d4a <LL_RCC_IsActiveFlag_PPRE1>
 8005600:	4603      	mov	r3, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d0f1      	beq.n	80055ea <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f003 0308 	and.w	r3, r3, #8
 800560e:	2b00      	cmp	r3, #0
 8005610:	d017      	beq.n	8005642 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	691b      	ldr	r3, [r3, #16]
 8005616:	00db      	lsls	r3, r3, #3
 8005618:	4618      	mov	r0, r3
 800561a:	f7ff fac6 	bl	8004baa <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800561e:	f7fc fb4b 	bl	8001cb8 <HAL_GetTick>
 8005622:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005624:	e008      	b.n	8005638 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005626:	f7fc fb47 	bl	8001cb8 <HAL_GetTick>
 800562a:	4602      	mov	r2, r0
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	2b02      	cmp	r3, #2
 8005632:	d901      	bls.n	8005638 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	e07c      	b.n	8005732 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005638:	f7ff fb98 	bl	8004d6c <LL_RCC_IsActiveFlag_PPRE2>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d0f1      	beq.n	8005626 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	2b00      	cmp	r3, #0
 800564c:	d043      	beq.n	80056d6 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	2b02      	cmp	r3, #2
 8005654:	d106      	bne.n	8005664 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8005656:	f7ff f93e 	bl	80048d6 <LL_RCC_HSE_IsReady>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d11e      	bne.n	800569e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	e066      	b.n	8005732 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	2b03      	cmp	r3, #3
 800566a:	d106      	bne.n	800567a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800566c:	f7ff fafa 	bl	8004c64 <LL_RCC_PLL_IsReady>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	d113      	bne.n	800569e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e05b      	b.n	8005732 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d106      	bne.n	8005690 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8005682:	f7ff f9d8 	bl	8004a36 <LL_RCC_MSI_IsReady>
 8005686:	4603      	mov	r3, r0
 8005688:	2b00      	cmp	r3, #0
 800568a:	d108      	bne.n	800569e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	e050      	b.n	8005732 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005690:	f7ff f94e 	bl	8004930 <LL_RCC_HSI_IsReady>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d101      	bne.n	800569e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e049      	b.n	8005732 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	4618      	mov	r0, r3
 80056a4:	f7ff fa12 	bl	8004acc <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056a8:	f7fc fb06 	bl	8001cb8 <HAL_GetTick>
 80056ac:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056ae:	e00a      	b.n	80056c6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056b0:	f7fc fb02 	bl	8001cb8 <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80056be:	4293      	cmp	r3, r2
 80056c0:	d901      	bls.n	80056c6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80056c2:	2303      	movs	r3, #3
 80056c4:	e035      	b.n	8005732 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056c6:	f7ff fa14 	bl	8004af2 <LL_RCC_GetSysClkSource>
 80056ca:	4602      	mov	r2, r0
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d1ec      	bne.n	80056b0 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056d6:	4b19      	ldr	r3, [pc, #100]	; (800573c <HAL_RCC_ClockConfig+0x278>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0307 	and.w	r3, r3, #7
 80056de:	683a      	ldr	r2, [r7, #0]
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d21b      	bcs.n	800571c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056e4:	4b15      	ldr	r3, [pc, #84]	; (800573c <HAL_RCC_ClockConfig+0x278>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f023 0207 	bic.w	r2, r3, #7
 80056ec:	4913      	ldr	r1, [pc, #76]	; (800573c <HAL_RCC_ClockConfig+0x278>)
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056f4:	f7fc fae0 	bl	8001cb8 <HAL_GetTick>
 80056f8:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056fa:	e008      	b.n	800570e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80056fc:	f7fc fadc 	bl	8001cb8 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	2b02      	cmp	r3, #2
 8005708:	d901      	bls.n	800570e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e011      	b.n	8005732 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800570e:	4b0b      	ldr	r3, [pc, #44]	; (800573c <HAL_RCC_ClockConfig+0x278>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 0307 	and.w	r3, r3, #7
 8005716:	683a      	ldr	r2, [r7, #0]
 8005718:	429a      	cmp	r2, r3
 800571a:	d1ef      	bne.n	80056fc <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800571c:	f000 f8b4 	bl	8005888 <HAL_RCC_GetHCLKFreq>
 8005720:	4603      	mov	r3, r0
 8005722:	4a07      	ldr	r2, [pc, #28]	; (8005740 <HAL_RCC_ClockConfig+0x27c>)
 8005724:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005726:	4b07      	ldr	r3, [pc, #28]	; (8005744 <HAL_RCC_ClockConfig+0x280>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4618      	mov	r0, r3
 800572c:	f7fc faba 	bl	8001ca4 <HAL_InitTick>
 8005730:	4603      	mov	r3, r0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3710      	adds	r7, #16
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	58004000 	.word	0x58004000
 8005740:	20000030 	.word	0x20000030
 8005744:	20000034 	.word	0x20000034

08005748 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005748:	b590      	push	{r4, r7, lr}
 800574a:	b087      	sub	sp, #28
 800574c:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 800574e:	2300      	movs	r3, #0
 8005750:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8005752:	2300      	movs	r3, #0
 8005754:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005756:	f7ff f9cc 	bl	8004af2 <LL_RCC_GetSysClkSource>
 800575a:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800575c:	f7ff fab5 	bl	8004cca <LL_RCC_PLL_GetMainSource>
 8005760:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d005      	beq.n	8005774 <HAL_RCC_GetSysClockFreq+0x2c>
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	2b0c      	cmp	r3, #12
 800576c:	d139      	bne.n	80057e2 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2b01      	cmp	r3, #1
 8005772:	d136      	bne.n	80057e2 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8005774:	f7ff f96f 	bl	8004a56 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005778:	4603      	mov	r3, r0
 800577a:	2b00      	cmp	r3, #0
 800577c:	d115      	bne.n	80057aa <HAL_RCC_GetSysClockFreq+0x62>
 800577e:	f7ff f96a 	bl	8004a56 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005782:	4603      	mov	r3, r0
 8005784:	2b01      	cmp	r3, #1
 8005786:	d106      	bne.n	8005796 <HAL_RCC_GetSysClockFreq+0x4e>
 8005788:	f7ff f975 	bl	8004a76 <LL_RCC_MSI_GetRange>
 800578c:	4603      	mov	r3, r0
 800578e:	0a1b      	lsrs	r3, r3, #8
 8005790:	f003 030f 	and.w	r3, r3, #15
 8005794:	e005      	b.n	80057a2 <HAL_RCC_GetSysClockFreq+0x5a>
 8005796:	f7ff f979 	bl	8004a8c <LL_RCC_MSI_GetRangeAfterStandby>
 800579a:	4603      	mov	r3, r0
 800579c:	0a1b      	lsrs	r3, r3, #8
 800579e:	f003 030f 	and.w	r3, r3, #15
 80057a2:	4a36      	ldr	r2, [pc, #216]	; (800587c <HAL_RCC_GetSysClockFreq+0x134>)
 80057a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057a8:	e014      	b.n	80057d4 <HAL_RCC_GetSysClockFreq+0x8c>
 80057aa:	f7ff f954 	bl	8004a56 <LL_RCC_MSI_IsEnabledRangeSelect>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d106      	bne.n	80057c2 <HAL_RCC_GetSysClockFreq+0x7a>
 80057b4:	f7ff f95f 	bl	8004a76 <LL_RCC_MSI_GetRange>
 80057b8:	4603      	mov	r3, r0
 80057ba:	091b      	lsrs	r3, r3, #4
 80057bc:	f003 030f 	and.w	r3, r3, #15
 80057c0:	e005      	b.n	80057ce <HAL_RCC_GetSysClockFreq+0x86>
 80057c2:	f7ff f963 	bl	8004a8c <LL_RCC_MSI_GetRangeAfterStandby>
 80057c6:	4603      	mov	r3, r0
 80057c8:	091b      	lsrs	r3, r3, #4
 80057ca:	f003 030f 	and.w	r3, r3, #15
 80057ce:	4a2b      	ldr	r2, [pc, #172]	; (800587c <HAL_RCC_GetSysClockFreq+0x134>)
 80057d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057d4:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d115      	bne.n	8005808 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80057e0:	e012      	b.n	8005808 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	2b04      	cmp	r3, #4
 80057e6:	d102      	bne.n	80057ee <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80057e8:	4b25      	ldr	r3, [pc, #148]	; (8005880 <HAL_RCC_GetSysClockFreq+0x138>)
 80057ea:	617b      	str	r3, [r7, #20]
 80057ec:	e00c      	b.n	8005808 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	2b08      	cmp	r3, #8
 80057f2:	d109      	bne.n	8005808 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80057f4:	f7ff f842 	bl	800487c <LL_RCC_HSE_IsEnabledDiv2>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d102      	bne.n	8005804 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80057fe:	4b20      	ldr	r3, [pc, #128]	; (8005880 <HAL_RCC_GetSysClockFreq+0x138>)
 8005800:	617b      	str	r3, [r7, #20]
 8005802:	e001      	b.n	8005808 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8005804:	4b1f      	ldr	r3, [pc, #124]	; (8005884 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005806:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005808:	f7ff f973 	bl	8004af2 <LL_RCC_GetSysClkSource>
 800580c:	4603      	mov	r3, r0
 800580e:	2b0c      	cmp	r3, #12
 8005810:	d12f      	bne.n	8005872 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8005812:	f7ff fa5a 	bl	8004cca <LL_RCC_PLL_GetMainSource>
 8005816:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2b02      	cmp	r3, #2
 800581c:	d003      	beq.n	8005826 <HAL_RCC_GetSysClockFreq+0xde>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2b03      	cmp	r3, #3
 8005822:	d003      	beq.n	800582c <HAL_RCC_GetSysClockFreq+0xe4>
 8005824:	e00d      	b.n	8005842 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005826:	4b16      	ldr	r3, [pc, #88]	; (8005880 <HAL_RCC_GetSysClockFreq+0x138>)
 8005828:	60fb      	str	r3, [r7, #12]
        break;
 800582a:	e00d      	b.n	8005848 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800582c:	f7ff f826 	bl	800487c <LL_RCC_HSE_IsEnabledDiv2>
 8005830:	4603      	mov	r3, r0
 8005832:	2b01      	cmp	r3, #1
 8005834:	d102      	bne.n	800583c <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005836:	4b12      	ldr	r3, [pc, #72]	; (8005880 <HAL_RCC_GetSysClockFreq+0x138>)
 8005838:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800583a:	e005      	b.n	8005848 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 800583c:	4b11      	ldr	r3, [pc, #68]	; (8005884 <HAL_RCC_GetSysClockFreq+0x13c>)
 800583e:	60fb      	str	r3, [r7, #12]
        break;
 8005840:	e002      	b.n	8005848 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	60fb      	str	r3, [r7, #12]
        break;
 8005846:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8005848:	f7ff fa1d 	bl	8004c86 <LL_RCC_PLL_GetN>
 800584c:	4602      	mov	r2, r0
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	fb03 f402 	mul.w	r4, r3, r2
 8005854:	f7ff fa2e 	bl	8004cb4 <LL_RCC_PLL_GetDivider>
 8005858:	4603      	mov	r3, r0
 800585a:	091b      	lsrs	r3, r3, #4
 800585c:	3301      	adds	r3, #1
 800585e:	fbb4 f4f3 	udiv	r4, r4, r3
 8005862:	f7ff fa1c 	bl	8004c9e <LL_RCC_PLL_GetR>
 8005866:	4603      	mov	r3, r0
 8005868:	0f5b      	lsrs	r3, r3, #29
 800586a:	3301      	adds	r3, #1
 800586c:	fbb4 f3f3 	udiv	r3, r4, r3
 8005870:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8005872:	697b      	ldr	r3, [r7, #20]
}
 8005874:	4618      	mov	r0, r3
 8005876:	371c      	adds	r7, #28
 8005878:	46bd      	mov	sp, r7
 800587a:	bd90      	pop	{r4, r7, pc}
 800587c:	0801b45c 	.word	0x0801b45c
 8005880:	00f42400 	.word	0x00f42400
 8005884:	01e84800 	.word	0x01e84800

08005888 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005888:	b598      	push	{r3, r4, r7, lr}
 800588a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800588c:	f7ff ff5c 	bl	8005748 <HAL_RCC_GetSysClockFreq>
 8005890:	4604      	mov	r4, r0
 8005892:	f7ff f99d 	bl	8004bd0 <LL_RCC_GetAHBPrescaler>
 8005896:	4603      	mov	r3, r0
 8005898:	091b      	lsrs	r3, r3, #4
 800589a:	f003 030f 	and.w	r3, r3, #15
 800589e:	4a03      	ldr	r2, [pc, #12]	; (80058ac <HAL_RCC_GetHCLKFreq+0x24>)
 80058a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058a4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	bd98      	pop	{r3, r4, r7, pc}
 80058ac:	0801b3fc 	.word	0x0801b3fc

080058b0 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058b0:	b598      	push	{r3, r4, r7, lr}
 80058b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80058b4:	f7ff ffe8 	bl	8005888 <HAL_RCC_GetHCLKFreq>
 80058b8:	4604      	mov	r4, r0
 80058ba:	f7ff f9a1 	bl	8004c00 <LL_RCC_GetAPB1Prescaler>
 80058be:	4603      	mov	r3, r0
 80058c0:	0a1b      	lsrs	r3, r3, #8
 80058c2:	4a03      	ldr	r2, [pc, #12]	; (80058d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80058c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058c8:	fa24 f303 	lsr.w	r3, r4, r3
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	bd98      	pop	{r3, r4, r7, pc}
 80058d0:	0801b43c 	.word	0x0801b43c

080058d4 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058d4:	b598      	push	{r3, r4, r7, lr}
 80058d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80058d8:	f7ff ffd6 	bl	8005888 <HAL_RCC_GetHCLKFreq>
 80058dc:	4604      	mov	r4, r0
 80058de:	f7ff f99a 	bl	8004c16 <LL_RCC_GetAPB2Prescaler>
 80058e2:	4603      	mov	r3, r0
 80058e4:	0adb      	lsrs	r3, r3, #11
 80058e6:	4a03      	ldr	r2, [pc, #12]	; (80058f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80058e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058ec:	fa24 f303 	lsr.w	r3, r4, r3
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	bd98      	pop	{r3, r4, r7, pc}
 80058f4:	0801b43c 	.word	0x0801b43c

080058f8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80058f8:	b590      	push	{r4, r7, lr}
 80058fa:	b085      	sub	sp, #20
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	091b      	lsrs	r3, r3, #4
 8005904:	f003 030f 	and.w	r3, r3, #15
 8005908:	4a10      	ldr	r2, [pc, #64]	; (800594c <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800590a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800590e:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8005910:	f7ff f969 	bl	8004be6 <LL_RCC_GetAHB3Prescaler>
 8005914:	4603      	mov	r3, r0
 8005916:	091b      	lsrs	r3, r3, #4
 8005918:	f003 030f 	and.w	r3, r3, #15
 800591c:	4a0c      	ldr	r2, [pc, #48]	; (8005950 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800591e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	fbb2 f3f3 	udiv	r3, r2, r3
 8005928:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	4a09      	ldr	r2, [pc, #36]	; (8005954 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800592e:	fba2 2303 	umull	r2, r3, r2, r3
 8005932:	0c9c      	lsrs	r4, r3, #18
 8005934:	f7fe fefa 	bl	800472c <HAL_PWREx_GetVoltageRange>
 8005938:	4603      	mov	r3, r0
 800593a:	4619      	mov	r1, r3
 800593c:	4620      	mov	r0, r4
 800593e:	f000 f80b 	bl	8005958 <RCC_SetFlashLatency>
 8005942:	4603      	mov	r3, r0
}
 8005944:	4618      	mov	r0, r3
 8005946:	3714      	adds	r7, #20
 8005948:	46bd      	mov	sp, r7
 800594a:	bd90      	pop	{r4, r7, pc}
 800594c:	0801b45c 	.word	0x0801b45c
 8005950:	0801b3fc 	.word	0x0801b3fc
 8005954:	431bde83 	.word	0x431bde83

08005958 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b08e      	sub	sp, #56	; 0x38
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
 8005960:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8005962:	4a3c      	ldr	r2, [pc, #240]	; (8005a54 <RCC_SetFlashLatency+0xfc>)
 8005964:	f107 0320 	add.w	r3, r7, #32
 8005968:	e892 0003 	ldmia.w	r2, {r0, r1}
 800596c:	6018      	str	r0, [r3, #0]
 800596e:	3304      	adds	r3, #4
 8005970:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8005972:	4a39      	ldr	r2, [pc, #228]	; (8005a58 <RCC_SetFlashLatency+0x100>)
 8005974:	f107 0318 	add.w	r3, r7, #24
 8005978:	e892 0003 	ldmia.w	r2, {r0, r1}
 800597c:	6018      	str	r0, [r3, #0]
 800597e:	3304      	adds	r3, #4
 8005980:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8005982:	4a36      	ldr	r2, [pc, #216]	; (8005a5c <RCC_SetFlashLatency+0x104>)
 8005984:	f107 030c 	add.w	r3, r7, #12
 8005988:	ca07      	ldmia	r2, {r0, r1, r2}
 800598a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800598e:	2300      	movs	r3, #0
 8005990:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005998:	d11d      	bne.n	80059d6 <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800599a:	2300      	movs	r3, #0
 800599c:	633b      	str	r3, [r7, #48]	; 0x30
 800599e:	e016      	b.n	80059ce <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80059a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a2:	005b      	lsls	r3, r3, #1
 80059a4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80059a8:	4413      	add	r3, r2
 80059aa:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80059ae:	461a      	mov	r2, r3
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d808      	bhi.n	80059c8 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80059b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80059be:	4413      	add	r3, r2
 80059c0:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80059c4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80059c6:	e023      	b.n	8005a10 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80059c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ca:	3301      	adds	r3, #1
 80059cc:	633b      	str	r3, [r7, #48]	; 0x30
 80059ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d9e5      	bls.n	80059a0 <RCC_SetFlashLatency+0x48>
 80059d4:	e01c      	b.n	8005a10 <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80059d6:	2300      	movs	r3, #0
 80059d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059da:	e016      	b.n	8005a0a <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80059dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059de:	005b      	lsls	r3, r3, #1
 80059e0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80059e4:	4413      	add	r3, r2
 80059e6:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80059ea:	461a      	mov	r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d808      	bhi.n	8005a04 <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80059f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80059fa:	4413      	add	r3, r2
 80059fc:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005a00:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005a02:	e005      	b.n	8005a10 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a06:	3301      	adds	r3, #1
 8005a08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d9e5      	bls.n	80059dc <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005a10:	4b13      	ldr	r3, [pc, #76]	; (8005a60 <RCC_SetFlashLatency+0x108>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f023 0207 	bic.w	r2, r3, #7
 8005a18:	4911      	ldr	r1, [pc, #68]	; (8005a60 <RCC_SetFlashLatency+0x108>)
 8005a1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005a20:	f7fc f94a 	bl	8001cb8 <HAL_GetTick>
 8005a24:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005a26:	e008      	b.n	8005a3a <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005a28:	f7fc f946 	bl	8001cb8 <HAL_GetTick>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	2b02      	cmp	r3, #2
 8005a34:	d901      	bls.n	8005a3a <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 8005a36:	2303      	movs	r3, #3
 8005a38:	e007      	b.n	8005a4a <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005a3a:	4b09      	ldr	r3, [pc, #36]	; (8005a60 <RCC_SetFlashLatency+0x108>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 0307 	and.w	r3, r3, #7
 8005a42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d1ef      	bne.n	8005a28 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3738      	adds	r7, #56	; 0x38
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	0801ac4c 	.word	0x0801ac4c
 8005a58:	0801ac54 	.word	0x0801ac54
 8005a5c:	0801ac5c 	.word	0x0801ac5c
 8005a60:	58004000 	.word	0x58004000

08005a64 <LL_RCC_LSE_IsReady>:
{
 8005a64:	b480      	push	{r7}
 8005a66:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005a68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a70:	f003 0302 	and.w	r3, r3, #2
 8005a74:	2b02      	cmp	r3, #2
 8005a76:	d101      	bne.n	8005a7c <LL_RCC_LSE_IsReady+0x18>
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e000      	b.n	8005a7e <LL_RCC_LSE_IsReady+0x1a>
 8005a7c:	2300      	movs	r3, #0
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bc80      	pop	{r7}
 8005a84:	4770      	bx	lr

08005a86 <LL_RCC_SetUSARTClockSource>:
{
 8005a86:	b480      	push	{r7}
 8005a88:	b083      	sub	sp, #12
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8005a8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a92:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	0c1b      	lsrs	r3, r3, #16
 8005a9a:	43db      	mvns	r3, r3
 8005a9c:	401a      	ands	r2, r3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005aac:	bf00      	nop
 8005aae:	370c      	adds	r7, #12
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bc80      	pop	{r7}
 8005ab4:	4770      	bx	lr

08005ab6 <LL_RCC_SetI2SClockSource>:
{
 8005ab6:	b480      	push	{r7}
 8005ab8:	b083      	sub	sp, #12
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8005abe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ac6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005aca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005ad6:	bf00      	nop
 8005ad8:	370c      	adds	r7, #12
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bc80      	pop	{r7}
 8005ade:	4770      	bx	lr

08005ae0 <LL_RCC_SetLPUARTClockSource>:
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b083      	sub	sp, #12
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8005ae8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005af0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005af4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005b00:	bf00      	nop
 8005b02:	370c      	adds	r7, #12
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bc80      	pop	{r7}
 8005b08:	4770      	bx	lr

08005b0a <LL_RCC_SetI2CClockSource>:
{
 8005b0a:	b480      	push	{r7}
 8005b0c:	b083      	sub	sp, #12
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8005b12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b16:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	091b      	lsrs	r3, r3, #4
 8005b1e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005b22:	43db      	mvns	r3, r3
 8005b24:	401a      	ands	r2, r3
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	011b      	lsls	r3, r3, #4
 8005b2a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005b2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b32:	4313      	orrs	r3, r2
 8005b34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005b38:	bf00      	nop
 8005b3a:	370c      	adds	r7, #12
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bc80      	pop	{r7}
 8005b40:	4770      	bx	lr

08005b42 <LL_RCC_SetLPTIMClockSource>:
{
 8005b42:	b480      	push	{r7}
 8005b44:	b083      	sub	sp, #12
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8005b4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b4e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	0c1b      	lsrs	r3, r3, #16
 8005b56:	041b      	lsls	r3, r3, #16
 8005b58:	43db      	mvns	r3, r3
 8005b5a:	401a      	ands	r2, r3
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	041b      	lsls	r3, r3, #16
 8005b60:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b64:	4313      	orrs	r3, r2
 8005b66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005b6a:	bf00      	nop
 8005b6c:	370c      	adds	r7, #12
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bc80      	pop	{r7}
 8005b72:	4770      	bx	lr

08005b74 <LL_RCC_SetRNGClockSource>:
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8005b7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b84:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005b88:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005b94:	bf00      	nop
 8005b96:	370c      	adds	r7, #12
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bc80      	pop	{r7}
 8005b9c:	4770      	bx	lr

08005b9e <LL_RCC_SetADCClockSource>:
{
 8005b9e:	b480      	push	{r7}
 8005ba0:	b083      	sub	sp, #12
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8005ba6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bae:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005bb2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005bbe:	bf00      	nop
 8005bc0:	370c      	adds	r7, #12
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bc80      	pop	{r7}
 8005bc6:	4770      	bx	lr

08005bc8 <LL_RCC_SetRTCClockSource>:
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b083      	sub	sp, #12
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8005bd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bd8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005bdc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005be8:	bf00      	nop
 8005bea:	370c      	adds	r7, #12
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bc80      	pop	{r7}
 8005bf0:	4770      	bx	lr

08005bf2 <LL_RCC_GetRTCClockSource>:
{
 8005bf2:	b480      	push	{r7}
 8005bf4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8005bf6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bc80      	pop	{r7}
 8005c08:	4770      	bx	lr

08005c0a <LL_RCC_ForceBackupDomainReset>:
{
 8005c0a:	b480      	push	{r7}
 8005c0c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005c0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c16:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005c22:	bf00      	nop
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bc80      	pop	{r7}
 8005c28:	4770      	bx	lr

08005c2a <LL_RCC_ReleaseBackupDomainReset>:
{
 8005c2a:	b480      	push	{r7}
 8005c2c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005c2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c36:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005c42:	bf00      	nop
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bc80      	pop	{r7}
 8005c48:	4770      	bx	lr
	...

08005c4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b086      	sub	sp, #24
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8005c54:	2300      	movs	r3, #0
 8005c56:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8005c58:	2300      	movs	r3, #0
 8005c5a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d058      	beq.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8005c6c:	f7fe fd1c 	bl	80046a8 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005c70:	f7fc f822 	bl	8001cb8 <HAL_GetTick>
 8005c74:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8005c76:	e009      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c78:	f7fc f81e 	bl	8001cb8 <HAL_GetTick>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	1ad3      	subs	r3, r2, r3
 8005c82:	2b02      	cmp	r3, #2
 8005c84:	d902      	bls.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8005c86:	2303      	movs	r3, #3
 8005c88:	74fb      	strb	r3, [r7, #19]
        break;
 8005c8a:	e006      	b.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8005c8c:	4b7b      	ldr	r3, [pc, #492]	; (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c98:	d1ee      	bne.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8005c9a:	7cfb      	ldrb	r3, [r7, #19]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d13c      	bne.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8005ca0:	f7ff ffa7 	bl	8005bf2 <LL_RCC_GetRTCClockSource>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d00f      	beq.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005cae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cba:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005cbc:	f7ff ffa5 	bl	8005c0a <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005cc0:	f7ff ffb3 	bl	8005c2a <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005cc4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	f003 0302 	and.w	r3, r3, #2
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d014      	beq.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cd8:	f7fb ffee 	bl	8001cb8 <HAL_GetTick>
 8005cdc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8005cde:	e00b      	b.n	8005cf8 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ce0:	f7fb ffea 	bl	8001cb8 <HAL_GetTick>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	1ad3      	subs	r3, r2, r3
 8005cea:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d902      	bls.n	8005cf8 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	74fb      	strb	r3, [r7, #19]
            break;
 8005cf6:	e004      	b.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8005cf8:	f7ff feb4 	bl	8005a64 <LL_RCC_LSE_IsReady>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	d1ee      	bne.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8005d02:	7cfb      	ldrb	r3, [r7, #19]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d105      	bne.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f7ff ff5b 	bl	8005bc8 <LL_RCC_SetRTCClockSource>
 8005d12:	e004      	b.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005d14:	7cfb      	ldrb	r3, [r7, #19]
 8005d16:	74bb      	strb	r3, [r7, #18]
 8005d18:	e001      	b.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d1a:	7cfb      	ldrb	r3, [r7, #19]
 8005d1c:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0301 	and.w	r3, r3, #1
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d004      	beq.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7ff fea9 	bl	8005a86 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f003 0302 	and.w	r3, r3, #2
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d004      	beq.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	4618      	mov	r0, r3
 8005d46:	f7ff fe9e 	bl	8005a86 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 0320 	and.w	r3, r3, #32
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d004      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7ff fec0 	bl	8005ae0 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d004      	beq.n	8005d76 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	4618      	mov	r0, r3
 8005d72:	f7ff fee6 	bl	8005b42 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d004      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d86:	4618      	mov	r0, r3
 8005d88:	f7ff fedb 	bl	8005b42 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d004      	beq.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f7ff fed0 	bl	8005b42 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d004      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	695b      	ldr	r3, [r3, #20]
 8005db2:	4618      	mov	r0, r3
 8005db4:	f7ff fea9 	bl	8005b0a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d004      	beq.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	699b      	ldr	r3, [r3, #24]
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f7ff fe9e 	bl	8005b0a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d004      	beq.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	69db      	ldr	r3, [r3, #28]
 8005dde:	4618      	mov	r0, r3
 8005de0:	f7ff fe93 	bl	8005b0a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0310 	and.w	r3, r3, #16
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d011      	beq.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	4618      	mov	r0, r3
 8005df6:	f7ff fe5e 	bl	8005ab6 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	68db      	ldr	r3, [r3, #12]
 8005dfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e02:	d107      	bne.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8005e04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e08:	68db      	ldr	r3, [r3, #12]
 8005e0a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005e12:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d010      	beq.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e24:	4618      	mov	r0, r3
 8005e26:	f7ff fea5 	bl	8005b74 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d107      	bne.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8005e32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e3c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005e40:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d011      	beq.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e52:	4618      	mov	r0, r3
 8005e54:	f7ff fea3 	bl	8005b9e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e60:	d107      	bne.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005e62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e70:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8005e72:	7cbb      	ldrb	r3, [r7, #18]
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3718      	adds	r7, #24
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	58000400 	.word	0x58000400

08005e80 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d068      	beq.n	8005f64 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d106      	bne.n	8005eac <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f7fb fbde 	bl	8001668 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2202      	movs	r2, #2
 8005eb0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005eb4:	4b2e      	ldr	r3, [pc, #184]	; (8005f70 <HAL_RTC_Init+0xf0>)
 8005eb6:	22ca      	movs	r2, #202	; 0xca
 8005eb8:	625a      	str	r2, [r3, #36]	; 0x24
 8005eba:	4b2d      	ldr	r3, [pc, #180]	; (8005f70 <HAL_RTC_Init+0xf0>)
 8005ebc:	2253      	movs	r2, #83	; 0x53
 8005ebe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 f9fb 	bl	80062bc <RTC_EnterInitMode>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8005eca:	7bfb      	ldrb	r3, [r7, #15]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d13f      	bne.n	8005f50 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8005ed0:	4b27      	ldr	r3, [pc, #156]	; (8005f70 <HAL_RTC_Init+0xf0>)
 8005ed2:	699b      	ldr	r3, [r3, #24]
 8005ed4:	4a26      	ldr	r2, [pc, #152]	; (8005f70 <HAL_RTC_Init+0xf0>)
 8005ed6:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8005eda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ede:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8005ee0:	4b23      	ldr	r3, [pc, #140]	; (8005f70 <HAL_RTC_Init+0xf0>)
 8005ee2:	699a      	ldr	r2, [r3, #24]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6859      	ldr	r1, [r3, #4]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	691b      	ldr	r3, [r3, #16]
 8005eec:	4319      	orrs	r1, r3
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	699b      	ldr	r3, [r3, #24]
 8005ef2:	430b      	orrs	r3, r1
 8005ef4:	491e      	ldr	r1, [pc, #120]	; (8005f70 <HAL_RTC_Init+0xf0>)
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	68da      	ldr	r2, [r3, #12]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	041b      	lsls	r3, r3, #16
 8005f04:	491a      	ldr	r1, [pc, #104]	; (8005f70 <HAL_RTC_Init+0xf0>)
 8005f06:	4313      	orrs	r3, r2
 8005f08:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8005f0a:	4b19      	ldr	r3, [pc, #100]	; (8005f70 <HAL_RTC_Init+0xf0>)
 8005f0c:	68db      	ldr	r3, [r3, #12]
 8005f0e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f1a:	430b      	orrs	r3, r1
 8005f1c:	4914      	ldr	r1, [pc, #80]	; (8005f70 <HAL_RTC_Init+0xf0>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f000 f9fe 	bl	8006324 <RTC_ExitInitMode>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8005f2c:	7bfb      	ldrb	r3, [r7, #15]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d10e      	bne.n	8005f50 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 8005f32:	4b0f      	ldr	r3, [pc, #60]	; (8005f70 <HAL_RTC_Init+0xf0>)
 8005f34:	699b      	ldr	r3, [r3, #24]
 8005f36:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a19      	ldr	r1, [r3, #32]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	69db      	ldr	r3, [r3, #28]
 8005f42:	4319      	orrs	r1, r3
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	695b      	ldr	r3, [r3, #20]
 8005f48:	430b      	orrs	r3, r1
 8005f4a:	4909      	ldr	r1, [pc, #36]	; (8005f70 <HAL_RTC_Init+0xf0>)
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f50:	4b07      	ldr	r3, [pc, #28]	; (8005f70 <HAL_RTC_Init+0xf0>)
 8005f52:	22ff      	movs	r2, #255	; 0xff
 8005f54:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 8005f56:	7bfb      	ldrb	r3, [r7, #15]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d103      	bne.n	8005f64 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 8005f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3710      	adds	r7, #16
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	40002800 	.word	0x40002800

08005f74 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005f74:	b590      	push	{r4, r7, lr}
 8005f76:	b087      	sub	sp, #28
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	60f8      	str	r0, [r7, #12]
 8005f7c:	60b9      	str	r1, [r7, #8]
 8005f7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8005f80:	2300      	movs	r3, #0
 8005f82:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d101      	bne.n	8005f92 <HAL_RTC_SetAlarm_IT+0x1e>
 8005f8e:	2302      	movs	r3, #2
 8005f90:	e0e5      	b.n	800615e <HAL_RTC_SetAlarm_IT+0x1ea>
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2201      	movs	r2, #1
 8005f96:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2202      	movs	r2, #2
 8005f9e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8005fa2:	4b71      	ldr	r3, [pc, #452]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005faa:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fb2:	d05c      	beq.n	800606e <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d136      	bne.n	8006028 <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8005fba:	4b6b      	ldr	r3, [pc, #428]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8005fbc:	699b      	ldr	r3, [r3, #24]
 8005fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d102      	bne.n	8005fcc <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	781b      	ldrb	r3, [r3, #0]
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f000 f9e5 	bl	80063a0 <RTC_ByteToBcd2>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	785b      	ldrb	r3, [r3, #1]
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f000 f9de 	bl	80063a0 <RTC_ByteToBcd2>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005fe8:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	789b      	ldrb	r3, [r3, #2]
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f000 f9d6 	bl	80063a0 <RTC_ByteToBcd2>
 8005ff4:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005ff6:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	78db      	ldrb	r3, [r3, #3]
 8005ffe:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006000:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800600a:	4618      	mov	r0, r3
 800600c:	f000 f9c8 	bl	80063a0 <RTC_ByteToBcd2>
 8006010:	4603      	mov	r3, r0
 8006012:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006014:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800601c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006022:	4313      	orrs	r3, r2
 8006024:	617b      	str	r3, [r7, #20]
 8006026:	e022      	b.n	800606e <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006028:	4b4f      	ldr	r3, [pc, #316]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800602a:	699b      	ldr	r3, [r3, #24]
 800602c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006030:	2b00      	cmp	r3, #0
 8006032:	d102      	bne.n	800603a <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	2200      	movs	r2, #0
 8006038:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	781b      	ldrb	r3, [r3, #0]
 800603e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	785b      	ldrb	r3, [r3, #1]
 8006044:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006046:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006048:	68ba      	ldr	r2, [r7, #8]
 800604a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800604c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	78db      	ldrb	r3, [r3, #3]
 8006052:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006054:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800605c:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800605e:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006064:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800606a:	4313      	orrs	r3, r2
 800606c:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800606e:	4b3e      	ldr	r3, [pc, #248]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006070:	22ca      	movs	r2, #202	; 0xca
 8006072:	625a      	str	r2, [r3, #36]	; 0x24
 8006074:	4b3c      	ldr	r3, [pc, #240]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006076:	2253      	movs	r2, #83	; 0x53
 8006078:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800607e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006082:	d12c      	bne.n	80060de <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006084:	4b38      	ldr	r3, [pc, #224]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006086:	699b      	ldr	r3, [r3, #24]
 8006088:	4a37      	ldr	r2, [pc, #220]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800608a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800608e:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006090:	4b35      	ldr	r3, [pc, #212]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006092:	2201      	movs	r2, #1
 8006094:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800609c:	d107      	bne.n	80060ae <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	699a      	ldr	r2, [r3, #24]
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	69db      	ldr	r3, [r3, #28]
 80060a6:	4930      	ldr	r1, [pc, #192]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80060a8:	4313      	orrs	r3, r2
 80060aa:	644b      	str	r3, [r1, #68]	; 0x44
 80060ac:	e006      	b.n	80060bc <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 80060ae:	4a2e      	ldr	r2, [pc, #184]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80060b4:	4a2c      	ldr	r2, [pc, #176]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80060bc:	4a2a      	ldr	r2, [pc, #168]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c8:	f043 0201 	orr.w	r2, r3, #1
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80060d0:	4b25      	ldr	r3, [pc, #148]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80060d2:	699b      	ldr	r3, [r3, #24]
 80060d4:	4a24      	ldr	r2, [pc, #144]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80060d6:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 80060da:	6193      	str	r3, [r2, #24]
 80060dc:	e02b      	b.n	8006136 <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80060de:	4b22      	ldr	r3, [pc, #136]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80060e0:	699b      	ldr	r3, [r3, #24]
 80060e2:	4a21      	ldr	r2, [pc, #132]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80060e4:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 80060e8:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80060ea:	4b1f      	ldr	r3, [pc, #124]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80060ec:	2202      	movs	r2, #2
 80060ee:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060f6:	d107      	bne.n	8006108 <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	699a      	ldr	r2, [r3, #24]
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	69db      	ldr	r3, [r3, #28]
 8006100:	4919      	ldr	r1, [pc, #100]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006102:	4313      	orrs	r3, r2
 8006104:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006106:	e006      	b.n	8006116 <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8006108:	4a17      	ldr	r2, [pc, #92]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800610e:	4a16      	ldr	r2, [pc, #88]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	699b      	ldr	r3, [r3, #24]
 8006114:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8006116:	4a14      	ldr	r2, [pc, #80]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006122:	f043 0202 	orr.w	r2, r3, #2
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800612a:	4b0f      	ldr	r3, [pc, #60]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800612c:	699b      	ldr	r3, [r3, #24]
 800612e:	4a0e      	ldr	r2, [pc, #56]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006130:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 8006134:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006136:	4b0d      	ldr	r3, [pc, #52]	; (800616c <HAL_RTC_SetAlarm_IT+0x1f8>)
 8006138:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800613c:	4a0b      	ldr	r2, [pc, #44]	; (800616c <HAL_RTC_SetAlarm_IT+0x1f8>)
 800613e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006142:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006146:	4b08      	ldr	r3, [pc, #32]	; (8006168 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006148:	22ff      	movs	r2, #255	; 0xff
 800614a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2201      	movs	r2, #1
 8006150:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2200      	movs	r2, #0
 8006158:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800615c:	2300      	movs	r3, #0
}
 800615e:	4618      	mov	r0, r3
 8006160:	371c      	adds	r7, #28
 8006162:	46bd      	mov	sp, r7
 8006164:	bd90      	pop	{r4, r7, pc}
 8006166:	bf00      	nop
 8006168:	40002800 	.word	0x40002800
 800616c:	58000800 	.word	0x58000800

08006170 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8006170:	b480      	push	{r7}
 8006172:	b083      	sub	sp, #12
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006180:	2b01      	cmp	r3, #1
 8006182:	d101      	bne.n	8006188 <HAL_RTC_DeactivateAlarm+0x18>
 8006184:	2302      	movs	r3, #2
 8006186:	e042      	b.n	800620e <HAL_RTC_DeactivateAlarm+0x9e>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2202      	movs	r2, #2
 8006194:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006198:	4b1f      	ldr	r3, [pc, #124]	; (8006218 <HAL_RTC_DeactivateAlarm+0xa8>)
 800619a:	22ca      	movs	r2, #202	; 0xca
 800619c:	625a      	str	r2, [r3, #36]	; 0x24
 800619e:	4b1e      	ldr	r3, [pc, #120]	; (8006218 <HAL_RTC_DeactivateAlarm+0xa8>)
 80061a0:	2253      	movs	r2, #83	; 0x53
 80061a2:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061aa:	d112      	bne.n	80061d2 <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80061ac:	4b1a      	ldr	r3, [pc, #104]	; (8006218 <HAL_RTC_DeactivateAlarm+0xa8>)
 80061ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061b0:	4a19      	ldr	r2, [pc, #100]	; (8006218 <HAL_RTC_DeactivateAlarm+0xa8>)
 80061b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80061b6:	6453      	str	r3, [r2, #68]	; 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80061b8:	4b17      	ldr	r3, [pc, #92]	; (8006218 <HAL_RTC_DeactivateAlarm+0xa8>)
 80061ba:	699b      	ldr	r3, [r3, #24]
 80061bc:	4a16      	ldr	r2, [pc, #88]	; (8006218 <HAL_RTC_DeactivateAlarm+0xa8>)
 80061be:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80061c2:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c8:	f023 0201 	bic.w	r2, r3, #1
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	631a      	str	r2, [r3, #48]	; 0x30
 80061d0:	e011      	b.n	80061f6 <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80061d2:	4b11      	ldr	r3, [pc, #68]	; (8006218 <HAL_RTC_DeactivateAlarm+0xa8>)
 80061d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061d6:	4a10      	ldr	r2, [pc, #64]	; (8006218 <HAL_RTC_DeactivateAlarm+0xa8>)
 80061d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80061dc:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80061de:	4b0e      	ldr	r3, [pc, #56]	; (8006218 <HAL_RTC_DeactivateAlarm+0xa8>)
 80061e0:	699b      	ldr	r3, [r3, #24]
 80061e2:	4a0d      	ldr	r2, [pc, #52]	; (8006218 <HAL_RTC_DeactivateAlarm+0xa8>)
 80061e4:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 80061e8:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ee:	f023 0202 	bic.w	r2, r3, #2
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061f6:	4b08      	ldr	r3, [pc, #32]	; (8006218 <HAL_RTC_DeactivateAlarm+0xa8>)
 80061f8:	22ff      	movs	r2, #255	; 0xff
 80061fa:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	370c      	adds	r7, #12
 8006212:	46bd      	mov	sp, r7
 8006214:	bc80      	pop	{r7}
 8006216:	4770      	bx	lr
 8006218:	40002800 	.word	0x40002800

0800621c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b084      	sub	sp, #16
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8006224:	4b11      	ldr	r3, [pc, #68]	; (800626c <HAL_RTC_AlarmIRQHandler+0x50>)
 8006226:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800622c:	4013      	ands	r3, r2
 800622e:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f003 0301 	and.w	r3, r3, #1
 8006236:	2b00      	cmp	r3, #0
 8006238:	d005      	beq.n	8006246 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800623a:	4b0c      	ldr	r3, [pc, #48]	; (800626c <HAL_RTC_AlarmIRQHandler+0x50>)
 800623c:	2201      	movs	r2, #1
 800623e:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f7fb fef9 	bl	8002038 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f003 0302 	and.w	r3, r3, #2
 800624c:	2b00      	cmp	r3, #0
 800624e:	d005      	beq.n	800625c <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006250:	4b06      	ldr	r3, [pc, #24]	; (800626c <HAL_RTC_AlarmIRQHandler+0x50>)
 8006252:	2202      	movs	r2, #2
 8006254:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 f94a 	bl	80064f0 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8006264:	bf00      	nop
 8006266:	3710      	adds	r7, #16
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	40002800 	.word	0x40002800

08006270 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b084      	sub	sp, #16
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 8006278:	4b0f      	ldr	r3, [pc, #60]	; (80062b8 <HAL_RTC_WaitForSynchro+0x48>)
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	4a0e      	ldr	r2, [pc, #56]	; (80062b8 <HAL_RTC_WaitForSynchro+0x48>)
 800627e:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 8006282:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8006284:	f7fb fd18 	bl	8001cb8 <HAL_GetTick>
 8006288:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800628a:	e009      	b.n	80062a0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800628c:	f7fb fd14 	bl	8001cb8 <HAL_GetTick>
 8006290:	4602      	mov	r2, r0
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	1ad3      	subs	r3, r2, r3
 8006296:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800629a:	d901      	bls.n	80062a0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800629c:	2303      	movs	r3, #3
 800629e:	e006      	b.n	80062ae <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80062a0:	4b05      	ldr	r3, [pc, #20]	; (80062b8 <HAL_RTC_WaitForSynchro+0x48>)
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	f003 0320 	and.w	r3, r3, #32
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d0ef      	beq.n	800628c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80062ac:	2300      	movs	r3, #0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3710      	adds	r7, #16
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	bf00      	nop
 80062b8:	40002800 	.word	0x40002800

080062bc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b084      	sub	sp, #16
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80062c4:	2300      	movs	r3, #0
 80062c6:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80062c8:	4b15      	ldr	r3, [pc, #84]	; (8006320 <RTC_EnterInitMode+0x64>)
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d120      	bne.n	8006316 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80062d4:	4b12      	ldr	r3, [pc, #72]	; (8006320 <RTC_EnterInitMode+0x64>)
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	4a11      	ldr	r2, [pc, #68]	; (8006320 <RTC_EnterInitMode+0x64>)
 80062da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062de:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80062e0:	f7fb fcea 	bl	8001cb8 <HAL_GetTick>
 80062e4:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80062e6:	e00d      	b.n	8006304 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80062e8:	f7fb fce6 	bl	8001cb8 <HAL_GetTick>
 80062ec:	4602      	mov	r2, r0
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	1ad3      	subs	r3, r2, r3
 80062f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062f6:	d905      	bls.n	8006304 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80062f8:	2303      	movs	r3, #3
 80062fa:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2203      	movs	r2, #3
 8006300:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006304:	4b06      	ldr	r3, [pc, #24]	; (8006320 <RTC_EnterInitMode+0x64>)
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800630c:	2b00      	cmp	r3, #0
 800630e:	d102      	bne.n	8006316 <RTC_EnterInitMode+0x5a>
 8006310:	7bfb      	ldrb	r3, [r7, #15]
 8006312:	2b03      	cmp	r3, #3
 8006314:	d1e8      	bne.n	80062e8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8006316:	7bfb      	ldrb	r3, [r7, #15]
}
 8006318:	4618      	mov	r0, r3
 800631a:	3710      	adds	r7, #16
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}
 8006320:	40002800 	.word	0x40002800

08006324 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800632c:	2300      	movs	r3, #0
 800632e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8006330:	4b1a      	ldr	r3, [pc, #104]	; (800639c <RTC_ExitInitMode+0x78>)
 8006332:	68db      	ldr	r3, [r3, #12]
 8006334:	4a19      	ldr	r2, [pc, #100]	; (800639c <RTC_ExitInitMode+0x78>)
 8006336:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800633a:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800633c:	4b17      	ldr	r3, [pc, #92]	; (800639c <RTC_ExitInitMode+0x78>)
 800633e:	699b      	ldr	r3, [r3, #24]
 8006340:	f003 0320 	and.w	r3, r3, #32
 8006344:	2b00      	cmp	r3, #0
 8006346:	d10c      	bne.n	8006362 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f7ff ff91 	bl	8006270 <HAL_RTC_WaitForSynchro>
 800634e:	4603      	mov	r3, r0
 8006350:	2b00      	cmp	r3, #0
 8006352:	d01e      	beq.n	8006392 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2203      	movs	r2, #3
 8006358:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800635c:	2303      	movs	r3, #3
 800635e:	73fb      	strb	r3, [r7, #15]
 8006360:	e017      	b.n	8006392 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006362:	4b0e      	ldr	r3, [pc, #56]	; (800639c <RTC_ExitInitMode+0x78>)
 8006364:	699b      	ldr	r3, [r3, #24]
 8006366:	4a0d      	ldr	r2, [pc, #52]	; (800639c <RTC_ExitInitMode+0x78>)
 8006368:	f023 0320 	bic.w	r3, r3, #32
 800636c:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f7ff ff7e 	bl	8006270 <HAL_RTC_WaitForSynchro>
 8006374:	4603      	mov	r3, r0
 8006376:	2b00      	cmp	r3, #0
 8006378:	d005      	beq.n	8006386 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2203      	movs	r2, #3
 800637e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8006382:	2303      	movs	r3, #3
 8006384:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006386:	4b05      	ldr	r3, [pc, #20]	; (800639c <RTC_ExitInitMode+0x78>)
 8006388:	699b      	ldr	r3, [r3, #24]
 800638a:	4a04      	ldr	r2, [pc, #16]	; (800639c <RTC_ExitInitMode+0x78>)
 800638c:	f043 0320 	orr.w	r3, r3, #32
 8006390:	6193      	str	r3, [r2, #24]
  }

  return status;
 8006392:	7bfb      	ldrb	r3, [r7, #15]
}
 8006394:	4618      	mov	r0, r3
 8006396:	3710      	adds	r7, #16
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}
 800639c:	40002800 	.word	0x40002800

080063a0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b085      	sub	sp, #20
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	4603      	mov	r3, r0
 80063a8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80063aa:	2300      	movs	r3, #0
 80063ac:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80063ae:	79fb      	ldrb	r3, [r7, #7]
 80063b0:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 80063b2:	e005      	b.n	80063c0 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	3301      	adds	r3, #1
 80063b8:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 80063ba:	7afb      	ldrb	r3, [r7, #11]
 80063bc:	3b0a      	subs	r3, #10
 80063be:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 80063c0:	7afb      	ldrb	r3, [r7, #11]
 80063c2:	2b09      	cmp	r3, #9
 80063c4:	d8f6      	bhi.n	80063b4 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	011b      	lsls	r3, r3, #4
 80063cc:	b2da      	uxtb	r2, r3
 80063ce:	7afb      	ldrb	r3, [r7, #11]
 80063d0:	4313      	orrs	r3, r2
 80063d2:	b2db      	uxtb	r3, r3
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3714      	adds	r7, #20
 80063d8:	46bd      	mov	sp, r7
 80063da:	bc80      	pop	{r7}
 80063dc:	4770      	bx	lr
	...

080063e0 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b083      	sub	sp, #12
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d101      	bne.n	80063f6 <HAL_RTCEx_EnableBypassShadow+0x16>
 80063f2:	2302      	movs	r3, #2
 80063f4:	e01f      	b.n	8006436 <HAL_RTCEx_EnableBypassShadow+0x56>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2202      	movs	r2, #2
 8006402:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006406:	4b0e      	ldr	r3, [pc, #56]	; (8006440 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006408:	22ca      	movs	r2, #202	; 0xca
 800640a:	625a      	str	r2, [r3, #36]	; 0x24
 800640c:	4b0c      	ldr	r3, [pc, #48]	; (8006440 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800640e:	2253      	movs	r2, #83	; 0x53
 8006410:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006412:	4b0b      	ldr	r3, [pc, #44]	; (8006440 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006414:	699b      	ldr	r3, [r3, #24]
 8006416:	4a0a      	ldr	r2, [pc, #40]	; (8006440 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006418:	f043 0320 	orr.w	r3, r3, #32
 800641c:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800641e:	4b08      	ldr	r3, [pc, #32]	; (8006440 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006420:	22ff      	movs	r2, #255	; 0xff
 8006422:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2201      	movs	r2, #1
 8006428:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2200      	movs	r2, #0
 8006430:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006434:	2300      	movs	r3, #0
}
 8006436:	4618      	mov	r0, r3
 8006438:	370c      	adds	r7, #12
 800643a:	46bd      	mov	sp, r7
 800643c:	bc80      	pop	{r7}
 800643e:	4770      	bx	lr
 8006440:	40002800 	.word	0x40002800

08006444 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8006444:	b480      	push	{r7}
 8006446:	b083      	sub	sp, #12
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006452:	2b01      	cmp	r3, #1
 8006454:	d101      	bne.n	800645a <HAL_RTCEx_SetSSRU_IT+0x16>
 8006456:	2302      	movs	r3, #2
 8006458:	e027      	b.n	80064aa <HAL_RTCEx_SetSSRU_IT+0x66>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2201      	movs	r2, #1
 800645e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2202      	movs	r2, #2
 8006466:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800646a:	4b12      	ldr	r3, [pc, #72]	; (80064b4 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800646c:	22ca      	movs	r2, #202	; 0xca
 800646e:	625a      	str	r2, [r3, #36]	; 0x24
 8006470:	4b10      	ldr	r3, [pc, #64]	; (80064b4 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006472:	2253      	movs	r2, #83	; 0x53
 8006474:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8006476:	4b0f      	ldr	r3, [pc, #60]	; (80064b4 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006478:	699b      	ldr	r3, [r3, #24]
 800647a:	4a0e      	ldr	r2, [pc, #56]	; (80064b4 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800647c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006480:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8006482:	4b0d      	ldr	r3, [pc, #52]	; (80064b8 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8006484:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006488:	4a0b      	ldr	r2, [pc, #44]	; (80064b8 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800648a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800648e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006492:	4b08      	ldr	r3, [pc, #32]	; (80064b4 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006494:	22ff      	movs	r2, #255	; 0xff
 8006496:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	370c      	adds	r7, #12
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bc80      	pop	{r7}
 80064b2:	4770      	bx	lr
 80064b4:	40002800 	.word	0x40002800
 80064b8:	58000800 	.word	0x58000800

080064bc <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 80064c4:	4b09      	ldr	r3, [pc, #36]	; (80064ec <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80064c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d005      	beq.n	80064dc <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 80064d0:	4b06      	ldr	r3, [pc, #24]	; (80064ec <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80064d2:	2240      	movs	r2, #64	; 0x40
 80064d4:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f7fb fdb8 	bl	800204c <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2201      	movs	r2, #1
 80064e0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 80064e4:	bf00      	nop
 80064e6:	3708      	adds	r7, #8
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	40002800 	.word	0x40002800

080064f0 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80064f8:	bf00      	nop
 80064fa:	370c      	adds	r7, #12
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bc80      	pop	{r7}
 8006500:	4770      	bx	lr
	...

08006504 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8006504:	b480      	push	{r7}
 8006506:	b087      	sub	sp, #28
 8006508:	af00      	add	r7, sp, #0
 800650a:	60f8      	str	r0, [r7, #12]
 800650c:	60b9      	str	r1, [r7, #8]
 800650e:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8006510:	4b07      	ldr	r3, [pc, #28]	; (8006530 <HAL_RTCEx_BKUPWrite+0x2c>)
 8006512:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	009b      	lsls	r3, r3, #2
 8006518:	697a      	ldr	r2, [r7, #20]
 800651a:	4413      	add	r3, r2
 800651c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	601a      	str	r2, [r3, #0]
}
 8006524:	bf00      	nop
 8006526:	371c      	adds	r7, #28
 8006528:	46bd      	mov	sp, r7
 800652a:	bc80      	pop	{r7}
 800652c:	4770      	bx	lr
 800652e:	bf00      	nop
 8006530:	4000b100 	.word	0x4000b100

08006534 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8006534:	b480      	push	{r7}
 8006536:	b085      	sub	sp, #20
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800653e:	4b07      	ldr	r3, [pc, #28]	; (800655c <HAL_RTCEx_BKUPRead+0x28>)
 8006540:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	4413      	add	r3, r2
 800654a:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
}
 8006550:	4618      	mov	r0, r3
 8006552:	3714      	adds	r7, #20
 8006554:	46bd      	mov	sp, r7
 8006556:	bc80      	pop	{r7}
 8006558:	4770      	bx	lr
 800655a:	bf00      	nop
 800655c:	4000b100 	.word	0x4000b100

08006560 <LL_PWR_SetRadioBusyTrigger>:
{
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8006568:	4b06      	ldr	r3, [pc, #24]	; (8006584 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006570:	4904      	ldr	r1, [pc, #16]	; (8006584 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4313      	orrs	r3, r2
 8006576:	608b      	str	r3, [r1, #8]
}
 8006578:	bf00      	nop
 800657a:	370c      	adds	r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	bc80      	pop	{r7}
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	58000400 	.word	0x58000400

08006588 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8006588:	b480      	push	{r7}
 800658a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800658c:	4b05      	ldr	r3, [pc, #20]	; (80065a4 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800658e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006592:	4a04      	ldr	r2, [pc, #16]	; (80065a4 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8006594:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006598:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800659c:	bf00      	nop
 800659e:	46bd      	mov	sp, r7
 80065a0:	bc80      	pop	{r7}
 80065a2:	4770      	bx	lr
 80065a4:	58000400 	.word	0x58000400

080065a8 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 80065a8:	b480      	push	{r7}
 80065aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80065ac:	4b05      	ldr	r3, [pc, #20]	; (80065c4 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80065ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065b2:	4a04      	ldr	r2, [pc, #16]	; (80065c4 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80065b4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80065b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80065bc:	bf00      	nop
 80065be:	46bd      	mov	sp, r7
 80065c0:	bc80      	pop	{r7}
 80065c2:	4770      	bx	lr
 80065c4:	58000400 	.word	0x58000400

080065c8 <LL_PWR_ClearFlag_RFBUSY>:
{
 80065c8:	b480      	push	{r7}
 80065ca:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 80065cc:	4b03      	ldr	r3, [pc, #12]	; (80065dc <LL_PWR_ClearFlag_RFBUSY+0x14>)
 80065ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80065d2:	619a      	str	r2, [r3, #24]
}
 80065d4:	bf00      	nop
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bc80      	pop	{r7}
 80065da:	4770      	bx	lr
 80065dc:	58000400 	.word	0x58000400

080065e0 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 80065e0:	b480      	push	{r7}
 80065e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 80065e4:	4b06      	ldr	r3, [pc, #24]	; (8006600 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 80065e6:	695b      	ldr	r3, [r3, #20]
 80065e8:	f003 0302 	and.w	r3, r3, #2
 80065ec:	2b02      	cmp	r3, #2
 80065ee:	d101      	bne.n	80065f4 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 80065f0:	2301      	movs	r3, #1
 80065f2:	e000      	b.n	80065f6 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bc80      	pop	{r7}
 80065fc:	4770      	bx	lr
 80065fe:	bf00      	nop
 8006600:	58000400 	.word	0x58000400

08006604 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8006604:	b480      	push	{r7}
 8006606:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8006608:	4b06      	ldr	r3, [pc, #24]	; (8006624 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800660a:	695b      	ldr	r3, [r3, #20]
 800660c:	f003 0304 	and.w	r3, r3, #4
 8006610:	2b04      	cmp	r3, #4
 8006612:	d101      	bne.n	8006618 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8006614:	2301      	movs	r3, #1
 8006616:	e000      	b.n	800661a <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	46bd      	mov	sp, r7
 800661e:	bc80      	pop	{r7}
 8006620:	4770      	bx	lr
 8006622:	bf00      	nop
 8006624:	58000400 	.word	0x58000400

08006628 <LL_RCC_RF_DisableReset>:
{
 8006628:	b480      	push	{r7}
 800662a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800662c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006630:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006634:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006638:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800663c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006640:	bf00      	nop
 8006642:	46bd      	mov	sp, r7
 8006644:	bc80      	pop	{r7}
 8006646:	4770      	bx	lr

08006648 <LL_RCC_IsRFUnderReset>:
{
 8006648:	b480      	push	{r7}
 800664a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 800664c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006650:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006654:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006658:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800665c:	d101      	bne.n	8006662 <LL_RCC_IsRFUnderReset+0x1a>
 800665e:	2301      	movs	r3, #1
 8006660:	e000      	b.n	8006664 <LL_RCC_IsRFUnderReset+0x1c>
 8006662:	2300      	movs	r3, #0
}
 8006664:	4618      	mov	r0, r3
 8006666:	46bd      	mov	sp, r7
 8006668:	bc80      	pop	{r7}
 800666a:	4770      	bx	lr

0800666c <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 800666c:	b480      	push	{r7}
 800666e:	b083      	sub	sp, #12
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8006674:	4b06      	ldr	r3, [pc, #24]	; (8006690 <LL_EXTI_EnableIT_32_63+0x24>)
 8006676:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800667a:	4905      	ldr	r1, [pc, #20]	; (8006690 <LL_EXTI_EnableIT_32_63+0x24>)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	4313      	orrs	r3, r2
 8006680:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006684:	bf00      	nop
 8006686:	370c      	adds	r7, #12
 8006688:	46bd      	mov	sp, r7
 800668a:	bc80      	pop	{r7}
 800668c:	4770      	bx	lr
 800668e:	bf00      	nop
 8006690:	58000800 	.word	0x58000800

08006694 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b084      	sub	sp, #16
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d103      	bne.n	80066aa <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	73fb      	strb	r3, [r7, #15]
    return status;
 80066a6:	7bfb      	ldrb	r3, [r7, #15]
 80066a8:	e04b      	b.n	8006742 <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 80066aa:	2300      	movs	r3, #0
 80066ac:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	799b      	ldrb	r3, [r3, #6]
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d105      	bne.n	80066c4 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f7fb f8e0 	bl	8001884 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2202      	movs	r2, #2
 80066c8:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 80066ca:	f7ff ffad 	bl	8006628 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80066ce:	4b1f      	ldr	r3, [pc, #124]	; (800674c <HAL_SUBGHZ_Init+0xb8>)
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	4613      	mov	r3, r2
 80066d4:	00db      	lsls	r3, r3, #3
 80066d6:	1a9b      	subs	r3, r3, r2
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	0cdb      	lsrs	r3, r3, #19
 80066dc:	2264      	movs	r2, #100	; 0x64
 80066de:	fb02 f303 	mul.w	r3, r2, r3
 80066e2:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d105      	bne.n	80066f6 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2201      	movs	r2, #1
 80066f2:	609a      	str	r2, [r3, #8]
      break;
 80066f4:	e007      	b.n	8006706 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	3b01      	subs	r3, #1
 80066fa:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 80066fc:	f7ff ffa4 	bl	8006648 <LL_RCC_IsRFUnderReset>
 8006700:	4603      	mov	r3, r0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1ee      	bne.n	80066e4 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8006706:	f7ff ff3f 	bl	8006588 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 800670a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800670e:	f7ff ffad 	bl	800666c <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8006712:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006716:	f7ff ff23 	bl	8006560 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 800671a:	f7ff ff55 	bl	80065c8 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 800671e:	7bfb      	ldrb	r3, [r7, #15]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d10a      	bne.n	800673a <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4618      	mov	r0, r3
 800672a:	f000 faad 	bl	8006c88 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2201      	movs	r2, #1
 8006732:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2201      	movs	r2, #1
 800673e:	719a      	strb	r2, [r3, #6]

  return status;
 8006740:	7bfb      	ldrb	r3, [r7, #15]
}
 8006742:	4618      	mov	r0, r3
 8006744:	3710      	adds	r7, #16
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}
 800674a:	bf00      	nop
 800674c:	20000030 	.word	0x20000030

08006750 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b086      	sub	sp, #24
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	607a      	str	r2, [r7, #4]
 800675a:	461a      	mov	r2, r3
 800675c:	460b      	mov	r3, r1
 800675e:	817b      	strh	r3, [r7, #10]
 8006760:	4613      	mov	r3, r2
 8006762:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	799b      	ldrb	r3, [r3, #6]
 8006768:	b2db      	uxtb	r3, r3
 800676a:	2b01      	cmp	r3, #1
 800676c:	d14a      	bne.n	8006804 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	795b      	ldrb	r3, [r3, #5]
 8006772:	2b01      	cmp	r3, #1
 8006774:	d101      	bne.n	800677a <HAL_SUBGHZ_WriteRegisters+0x2a>
 8006776:	2302      	movs	r3, #2
 8006778:	e045      	b.n	8006806 <HAL_SUBGHZ_WriteRegisters+0xb6>
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2201      	movs	r2, #1
 800677e:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2202      	movs	r2, #2
 8006784:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006786:	68f8      	ldr	r0, [r7, #12]
 8006788:	f000 fb4c 	bl	8006e24 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800678c:	f7ff ff0c 	bl	80065a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8006790:	210d      	movs	r1, #13
 8006792:	68f8      	ldr	r0, [r7, #12]
 8006794:	f000 fa98 	bl	8006cc8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006798:	897b      	ldrh	r3, [r7, #10]
 800679a:	0a1b      	lsrs	r3, r3, #8
 800679c:	b29b      	uxth	r3, r3
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	4619      	mov	r1, r3
 80067a2:	68f8      	ldr	r0, [r7, #12]
 80067a4:	f000 fa90 	bl	8006cc8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 80067a8:	897b      	ldrh	r3, [r7, #10]
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	4619      	mov	r1, r3
 80067ae:	68f8      	ldr	r0, [r7, #12]
 80067b0:	f000 fa8a 	bl	8006cc8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80067b4:	2300      	movs	r3, #0
 80067b6:	82bb      	strh	r3, [r7, #20]
 80067b8:	e00a      	b.n	80067d0 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80067ba:	8abb      	ldrh	r3, [r7, #20]
 80067bc:	687a      	ldr	r2, [r7, #4]
 80067be:	4413      	add	r3, r2
 80067c0:	781b      	ldrb	r3, [r3, #0]
 80067c2:	4619      	mov	r1, r3
 80067c4:	68f8      	ldr	r0, [r7, #12]
 80067c6:	f000 fa7f 	bl	8006cc8 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80067ca:	8abb      	ldrh	r3, [r7, #20]
 80067cc:	3301      	adds	r3, #1
 80067ce:	82bb      	strh	r3, [r7, #20]
 80067d0:	8aba      	ldrh	r2, [r7, #20]
 80067d2:	893b      	ldrh	r3, [r7, #8]
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d3f0      	bcc.n	80067ba <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80067d8:	f7ff fed6 	bl	8006588 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80067dc:	68f8      	ldr	r0, [r7, #12]
 80067de:	f000 fb39 	bl	8006e54 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d002      	beq.n	80067f0 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	75fb      	strb	r3, [r7, #23]
 80067ee:	e001      	b.n	80067f4 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 80067f0:	2300      	movs	r3, #0
 80067f2:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2201      	movs	r2, #1
 80067f8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2200      	movs	r2, #0
 80067fe:	715a      	strb	r2, [r3, #5]

    return status;
 8006800:	7dfb      	ldrb	r3, [r7, #23]
 8006802:	e000      	b.n	8006806 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8006804:	2302      	movs	r3, #2
  }
}
 8006806:	4618      	mov	r0, r3
 8006808:	3718      	adds	r7, #24
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}

0800680e <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 800680e:	b580      	push	{r7, lr}
 8006810:	b088      	sub	sp, #32
 8006812:	af00      	add	r7, sp, #0
 8006814:	60f8      	str	r0, [r7, #12]
 8006816:	607a      	str	r2, [r7, #4]
 8006818:	461a      	mov	r2, r3
 800681a:	460b      	mov	r3, r1
 800681c:	817b      	strh	r3, [r7, #10]
 800681e:	4613      	mov	r3, r2
 8006820:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	799b      	ldrb	r3, [r3, #6]
 800682a:	b2db      	uxtb	r3, r3
 800682c:	2b01      	cmp	r3, #1
 800682e:	d14a      	bne.n	80068c6 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	795b      	ldrb	r3, [r3, #5]
 8006834:	2b01      	cmp	r3, #1
 8006836:	d101      	bne.n	800683c <HAL_SUBGHZ_ReadRegisters+0x2e>
 8006838:	2302      	movs	r3, #2
 800683a:	e045      	b.n	80068c8 <HAL_SUBGHZ_ReadRegisters+0xba>
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2201      	movs	r2, #1
 8006840:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006842:	68f8      	ldr	r0, [r7, #12]
 8006844:	f000 faee 	bl	8006e24 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006848:	f7ff feae 	bl	80065a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 800684c:	211d      	movs	r1, #29
 800684e:	68f8      	ldr	r0, [r7, #12]
 8006850:	f000 fa3a 	bl	8006cc8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006854:	897b      	ldrh	r3, [r7, #10]
 8006856:	0a1b      	lsrs	r3, r3, #8
 8006858:	b29b      	uxth	r3, r3
 800685a:	b2db      	uxtb	r3, r3
 800685c:	4619      	mov	r1, r3
 800685e:	68f8      	ldr	r0, [r7, #12]
 8006860:	f000 fa32 	bl	8006cc8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8006864:	897b      	ldrh	r3, [r7, #10]
 8006866:	b2db      	uxtb	r3, r3
 8006868:	4619      	mov	r1, r3
 800686a:	68f8      	ldr	r0, [r7, #12]
 800686c:	f000 fa2c 	bl	8006cc8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8006870:	2100      	movs	r1, #0
 8006872:	68f8      	ldr	r0, [r7, #12]
 8006874:	f000 fa28 	bl	8006cc8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006878:	2300      	movs	r3, #0
 800687a:	82fb      	strh	r3, [r7, #22]
 800687c:	e009      	b.n	8006892 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800687e:	69b9      	ldr	r1, [r7, #24]
 8006880:	68f8      	ldr	r0, [r7, #12]
 8006882:	f000 fa77 	bl	8006d74 <SUBGHZSPI_Receive>
      pData++;
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	3301      	adds	r3, #1
 800688a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800688c:	8afb      	ldrh	r3, [r7, #22]
 800688e:	3301      	adds	r3, #1
 8006890:	82fb      	strh	r3, [r7, #22]
 8006892:	8afa      	ldrh	r2, [r7, #22]
 8006894:	893b      	ldrh	r3, [r7, #8]
 8006896:	429a      	cmp	r2, r3
 8006898:	d3f1      	bcc.n	800687e <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800689a:	f7ff fe75 	bl	8006588 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f000 fad8 	bl	8006e54 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d002      	beq.n	80068b2 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	77fb      	strb	r3, [r7, #31]
 80068b0:	e001      	b.n	80068b6 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 80068b2:	2300      	movs	r3, #0
 80068b4:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2201      	movs	r2, #1
 80068ba:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2200      	movs	r2, #0
 80068c0:	715a      	strb	r2, [r3, #5]

    return status;
 80068c2:	7ffb      	ldrb	r3, [r7, #31]
 80068c4:	e000      	b.n	80068c8 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 80068c6:	2302      	movs	r3, #2
  }
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3720      	adds	r7, #32
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}

080068d0 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b086      	sub	sp, #24
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	607a      	str	r2, [r7, #4]
 80068da:	461a      	mov	r2, r3
 80068dc:	460b      	mov	r3, r1
 80068de:	72fb      	strb	r3, [r7, #11]
 80068e0:	4613      	mov	r3, r2
 80068e2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	799b      	ldrb	r3, [r3, #6]
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d14a      	bne.n	8006984 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	795b      	ldrb	r3, [r3, #5]
 80068f2:	2b01      	cmp	r3, #1
 80068f4:	d101      	bne.n	80068fa <HAL_SUBGHZ_ExecSetCmd+0x2a>
 80068f6:	2302      	movs	r3, #2
 80068f8:	e045      	b.n	8006986 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2201      	movs	r2, #1
 80068fe:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006900:	68f8      	ldr	r0, [r7, #12]
 8006902:	f000 fa8f 	bl	8006e24 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8006906:	7afb      	ldrb	r3, [r7, #11]
 8006908:	2b84      	cmp	r3, #132	; 0x84
 800690a:	d002      	beq.n	8006912 <HAL_SUBGHZ_ExecSetCmd+0x42>
 800690c:	7afb      	ldrb	r3, [r7, #11]
 800690e:	2b94      	cmp	r3, #148	; 0x94
 8006910:	d103      	bne.n	800691a <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2201      	movs	r2, #1
 8006916:	711a      	strb	r2, [r3, #4]
 8006918:	e002      	b.n	8006920 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2200      	movs	r2, #0
 800691e:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006920:	f7ff fe42 	bl	80065a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006924:	7afb      	ldrb	r3, [r7, #11]
 8006926:	4619      	mov	r1, r3
 8006928:	68f8      	ldr	r0, [r7, #12]
 800692a:	f000 f9cd 	bl	8006cc8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800692e:	2300      	movs	r3, #0
 8006930:	82bb      	strh	r3, [r7, #20]
 8006932:	e00a      	b.n	800694a <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006934:	8abb      	ldrh	r3, [r7, #20]
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	4413      	add	r3, r2
 800693a:	781b      	ldrb	r3, [r3, #0]
 800693c:	4619      	mov	r1, r3
 800693e:	68f8      	ldr	r0, [r7, #12]
 8006940:	f000 f9c2 	bl	8006cc8 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006944:	8abb      	ldrh	r3, [r7, #20]
 8006946:	3301      	adds	r3, #1
 8006948:	82bb      	strh	r3, [r7, #20]
 800694a:	8aba      	ldrh	r2, [r7, #20]
 800694c:	893b      	ldrh	r3, [r7, #8]
 800694e:	429a      	cmp	r2, r3
 8006950:	d3f0      	bcc.n	8006934 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006952:	f7ff fe19 	bl	8006588 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8006956:	7afb      	ldrb	r3, [r7, #11]
 8006958:	2b84      	cmp	r3, #132	; 0x84
 800695a:	d002      	beq.n	8006962 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f000 fa79 	bl	8006e54 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d002      	beq.n	8006970 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	75fb      	strb	r3, [r7, #23]
 800696e:	e001      	b.n	8006974 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8006970:	2300      	movs	r3, #0
 8006972:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2201      	movs	r2, #1
 8006978:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2200      	movs	r2, #0
 800697e:	715a      	strb	r2, [r3, #5]

    return status;
 8006980:	7dfb      	ldrb	r3, [r7, #23]
 8006982:	e000      	b.n	8006986 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8006984:	2302      	movs	r3, #2
  }
}
 8006986:	4618      	mov	r0, r3
 8006988:	3718      	adds	r7, #24
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}

0800698e <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800698e:	b580      	push	{r7, lr}
 8006990:	b088      	sub	sp, #32
 8006992:	af00      	add	r7, sp, #0
 8006994:	60f8      	str	r0, [r7, #12]
 8006996:	607a      	str	r2, [r7, #4]
 8006998:	461a      	mov	r2, r3
 800699a:	460b      	mov	r3, r1
 800699c:	72fb      	strb	r3, [r7, #11]
 800699e:	4613      	mov	r3, r2
 80069a0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	799b      	ldrb	r3, [r3, #6]
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d13d      	bne.n	8006a2c <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	795b      	ldrb	r3, [r3, #5]
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d101      	bne.n	80069bc <HAL_SUBGHZ_ExecGetCmd+0x2e>
 80069b8:	2302      	movs	r3, #2
 80069ba:	e038      	b.n	8006a2e <HAL_SUBGHZ_ExecGetCmd+0xa0>
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2201      	movs	r2, #1
 80069c0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80069c2:	68f8      	ldr	r0, [r7, #12]
 80069c4:	f000 fa2e 	bl	8006e24 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80069c8:	f7ff fdee 	bl	80065a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80069cc:	7afb      	ldrb	r3, [r7, #11]
 80069ce:	4619      	mov	r1, r3
 80069d0:	68f8      	ldr	r0, [r7, #12]
 80069d2:	f000 f979 	bl	8006cc8 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80069d6:	2100      	movs	r1, #0
 80069d8:	68f8      	ldr	r0, [r7, #12]
 80069da:	f000 f975 	bl	8006cc8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80069de:	2300      	movs	r3, #0
 80069e0:	82fb      	strh	r3, [r7, #22]
 80069e2:	e009      	b.n	80069f8 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80069e4:	69b9      	ldr	r1, [r7, #24]
 80069e6:	68f8      	ldr	r0, [r7, #12]
 80069e8:	f000 f9c4 	bl	8006d74 <SUBGHZSPI_Receive>
      pData++;
 80069ec:	69bb      	ldr	r3, [r7, #24]
 80069ee:	3301      	adds	r3, #1
 80069f0:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80069f2:	8afb      	ldrh	r3, [r7, #22]
 80069f4:	3301      	adds	r3, #1
 80069f6:	82fb      	strh	r3, [r7, #22]
 80069f8:	8afa      	ldrh	r2, [r7, #22]
 80069fa:	893b      	ldrh	r3, [r7, #8]
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d3f1      	bcc.n	80069e4 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006a00:	f7ff fdc2 	bl	8006588 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006a04:	68f8      	ldr	r0, [r7, #12]
 8006a06:	f000 fa25 	bl	8006e54 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d002      	beq.n	8006a18 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	77fb      	strb	r3, [r7, #31]
 8006a16:	e001      	b.n	8006a1c <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2200      	movs	r2, #0
 8006a26:	715a      	strb	r2, [r3, #5]

    return status;
 8006a28:	7ffb      	ldrb	r3, [r7, #31]
 8006a2a:	e000      	b.n	8006a2e <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006a2c:	2302      	movs	r3, #2
  }
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3720      	adds	r7, #32
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}

08006a36 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8006a36:	b580      	push	{r7, lr}
 8006a38:	b086      	sub	sp, #24
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	60f8      	str	r0, [r7, #12]
 8006a3e:	607a      	str	r2, [r7, #4]
 8006a40:	461a      	mov	r2, r3
 8006a42:	460b      	mov	r3, r1
 8006a44:	72fb      	strb	r3, [r7, #11]
 8006a46:	4613      	mov	r3, r2
 8006a48:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	799b      	ldrb	r3, [r3, #6]
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d13e      	bne.n	8006ad2 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	795b      	ldrb	r3, [r3, #5]
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d101      	bne.n	8006a60 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8006a5c:	2302      	movs	r3, #2
 8006a5e:	e039      	b.n	8006ad4 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2201      	movs	r2, #1
 8006a64:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006a66:	68f8      	ldr	r0, [r7, #12]
 8006a68:	f000 f9dc 	bl	8006e24 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006a6c:	f7ff fd9c 	bl	80065a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8006a70:	210e      	movs	r1, #14
 8006a72:	68f8      	ldr	r0, [r7, #12]
 8006a74:	f000 f928 	bl	8006cc8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8006a78:	7afb      	ldrb	r3, [r7, #11]
 8006a7a:	4619      	mov	r1, r3
 8006a7c:	68f8      	ldr	r0, [r7, #12]
 8006a7e:	f000 f923 	bl	8006cc8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006a82:	2300      	movs	r3, #0
 8006a84:	82bb      	strh	r3, [r7, #20]
 8006a86:	e00a      	b.n	8006a9e <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006a88:	8abb      	ldrh	r3, [r7, #20]
 8006a8a:	687a      	ldr	r2, [r7, #4]
 8006a8c:	4413      	add	r3, r2
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	4619      	mov	r1, r3
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	f000 f918 	bl	8006cc8 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006a98:	8abb      	ldrh	r3, [r7, #20]
 8006a9a:	3301      	adds	r3, #1
 8006a9c:	82bb      	strh	r3, [r7, #20]
 8006a9e:	8aba      	ldrh	r2, [r7, #20]
 8006aa0:	893b      	ldrh	r3, [r7, #8]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d3f0      	bcc.n	8006a88 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006aa6:	f7ff fd6f 	bl	8006588 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006aaa:	68f8      	ldr	r0, [r7, #12]
 8006aac:	f000 f9d2 	bl	8006e54 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d002      	beq.n	8006abe <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	75fb      	strb	r3, [r7, #23]
 8006abc:	e001      	b.n	8006ac2 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2200      	movs	r2, #0
 8006acc:	715a      	strb	r2, [r3, #5]

    return status;
 8006ace:	7dfb      	ldrb	r3, [r7, #23]
 8006ad0:	e000      	b.n	8006ad4 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006ad2:	2302      	movs	r3, #2
  }
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3718      	adds	r7, #24
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b088      	sub	sp, #32
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	607a      	str	r2, [r7, #4]
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	460b      	mov	r3, r1
 8006aea:	72fb      	strb	r3, [r7, #11]
 8006aec:	4613      	mov	r3, r2
 8006aee:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	799b      	ldrb	r3, [r3, #6]
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	2b01      	cmp	r3, #1
 8006afc:	d141      	bne.n	8006b82 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	795b      	ldrb	r3, [r3, #5]
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d101      	bne.n	8006b0a <HAL_SUBGHZ_ReadBuffer+0x2e>
 8006b06:	2302      	movs	r3, #2
 8006b08:	e03c      	b.n	8006b84 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2201      	movs	r2, #1
 8006b0e:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006b10:	68f8      	ldr	r0, [r7, #12]
 8006b12:	f000 f987 	bl	8006e24 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006b16:	f7ff fd47 	bl	80065a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8006b1a:	211e      	movs	r1, #30
 8006b1c:	68f8      	ldr	r0, [r7, #12]
 8006b1e:	f000 f8d3 	bl	8006cc8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8006b22:	7afb      	ldrb	r3, [r7, #11]
 8006b24:	4619      	mov	r1, r3
 8006b26:	68f8      	ldr	r0, [r7, #12]
 8006b28:	f000 f8ce 	bl	8006cc8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8006b2c:	2100      	movs	r1, #0
 8006b2e:	68f8      	ldr	r0, [r7, #12]
 8006b30:	f000 f8ca 	bl	8006cc8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006b34:	2300      	movs	r3, #0
 8006b36:	82fb      	strh	r3, [r7, #22]
 8006b38:	e009      	b.n	8006b4e <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006b3a:	69b9      	ldr	r1, [r7, #24]
 8006b3c:	68f8      	ldr	r0, [r7, #12]
 8006b3e:	f000 f919 	bl	8006d74 <SUBGHZSPI_Receive>
      pData++;
 8006b42:	69bb      	ldr	r3, [r7, #24]
 8006b44:	3301      	adds	r3, #1
 8006b46:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8006b48:	8afb      	ldrh	r3, [r7, #22]
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	82fb      	strh	r3, [r7, #22]
 8006b4e:	8afa      	ldrh	r2, [r7, #22]
 8006b50:	893b      	ldrh	r3, [r7, #8]
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d3f1      	bcc.n	8006b3a <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006b56:	f7ff fd17 	bl	8006588 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006b5a:	68f8      	ldr	r0, [r7, #12]
 8006b5c:	f000 f97a 	bl	8006e54 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d002      	beq.n	8006b6e <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	77fb      	strb	r3, [r7, #31]
 8006b6c:	e001      	b.n	8006b72 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	2201      	movs	r2, #1
 8006b76:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	715a      	strb	r2, [r3, #5]

    return status;
 8006b7e:	7ffb      	ldrb	r3, [r7, #31]
 8006b80:	e000      	b.n	8006b84 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8006b82:	2302      	movs	r3, #2
  }
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3720      	adds	r7, #32
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}

08006b8c <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b084      	sub	sp, #16
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 8006b94:	2300      	movs	r3, #0
 8006b96:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 8006b98:	f107 020c 	add.w	r2, r7, #12
 8006b9c:	2302      	movs	r3, #2
 8006b9e:	2112      	movs	r1, #18
 8006ba0:	6878      	ldr	r0, [r7, #4]
 8006ba2:	f7ff fef4 	bl	800698e <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 8006ba6:	7b3b      	ldrb	r3, [r7, #12]
 8006ba8:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 8006baa:	89fb      	ldrh	r3, [r7, #14]
 8006bac:	021b      	lsls	r3, r3, #8
 8006bae:	b21a      	sxth	r2, r3
 8006bb0:	7b7b      	ldrb	r3, [r7, #13]
 8006bb2:	b21b      	sxth	r3, r3
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	b21b      	sxth	r3, r3
 8006bb8:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8006bba:	89fb      	ldrh	r3, [r7, #14]
 8006bbc:	f003 0301 	and.w	r3, r3, #1
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d002      	beq.n	8006bca <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f012 fbe7 	bl	8019398 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8006bca:	89fb      	ldrh	r3, [r7, #14]
 8006bcc:	085b      	lsrs	r3, r3, #1
 8006bce:	f003 0301 	and.w	r3, r3, #1
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d002      	beq.n	8006bdc <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f012 fbec 	bl	80193b4 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8006bdc:	89fb      	ldrh	r3, [r7, #14]
 8006bde:	089b      	lsrs	r3, r3, #2
 8006be0:	f003 0301 	and.w	r3, r3, #1
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d002      	beq.n	8006bee <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f012 fc3b 	bl	8019464 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8006bee:	89fb      	ldrh	r3, [r7, #14]
 8006bf0:	08db      	lsrs	r3, r3, #3
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d002      	beq.n	8006c00 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f012 fc40 	bl	8019480 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8006c00:	89fb      	ldrh	r3, [r7, #14]
 8006c02:	091b      	lsrs	r3, r3, #4
 8006c04:	f003 0301 	and.w	r3, r3, #1
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d002      	beq.n	8006c12 <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f012 fc45 	bl	801949c <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8006c12:	89fb      	ldrh	r3, [r7, #14]
 8006c14:	095b      	lsrs	r3, r3, #5
 8006c16:	f003 0301 	and.w	r3, r3, #1
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d002      	beq.n	8006c24 <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f012 fc12 	bl	8019448 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8006c24:	89fb      	ldrh	r3, [r7, #14]
 8006c26:	099b      	lsrs	r3, r3, #6
 8006c28:	f003 0301 	and.w	r3, r3, #1
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d002      	beq.n	8006c36 <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f012 fbcd 	bl	80193d0 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8006c36:	89fb      	ldrh	r3, [r7, #14]
 8006c38:	09db      	lsrs	r3, r3, #7
 8006c3a:	f003 0301 	and.w	r3, r3, #1
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d00e      	beq.n	8006c60 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8006c42:	89fb      	ldrh	r3, [r7, #14]
 8006c44:	0a1b      	lsrs	r3, r3, #8
 8006c46:	f003 0301 	and.w	r3, r3, #1
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d004      	beq.n	8006c58 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8006c4e:	2101      	movs	r1, #1
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f012 fbcb 	bl	80193ec <HAL_SUBGHZ_CADStatusCallback>
 8006c56:	e003      	b.n	8006c60 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8006c58:	2100      	movs	r1, #0
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f012 fbc6 	bl	80193ec <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8006c60:	89fb      	ldrh	r3, [r7, #14]
 8006c62:	0a5b      	lsrs	r3, r3, #9
 8006c64:	f003 0301 	and.w	r3, r3, #1
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d002      	beq.n	8006c72 <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8006c6c:	6878      	ldr	r0, [r7, #4]
 8006c6e:	f012 fbdb 	bl	8019428 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 8006c72:	f107 020c 	add.w	r2, r7, #12
 8006c76:	2302      	movs	r3, #2
 8006c78:	2102      	movs	r1, #2
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f7ff fe28 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 8006c80:	bf00      	nop
 8006c82:	3710      	adds	r7, #16
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8006c90:	4b0c      	ldr	r3, [pc, #48]	; (8006cc4 <SUBGHZSPI_Init+0x3c>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a0b      	ldr	r2, [pc, #44]	; (8006cc4 <SUBGHZSPI_Init+0x3c>)
 8006c96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c9a:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8006c9c:	4a09      	ldr	r2, [pc, #36]	; (8006cc4 <SUBGHZSPI_Init+0x3c>)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8006ca4:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8006ca6:	4b07      	ldr	r3, [pc, #28]	; (8006cc4 <SUBGHZSPI_Init+0x3c>)
 8006ca8:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8006cac:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8006cae:	4b05      	ldr	r3, [pc, #20]	; (8006cc4 <SUBGHZSPI_Init+0x3c>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a04      	ldr	r2, [pc, #16]	; (8006cc4 <SUBGHZSPI_Init+0x3c>)
 8006cb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cb8:	6013      	str	r3, [r2, #0]
}
 8006cba:	bf00      	nop
 8006cbc:	370c      	adds	r7, #12
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bc80      	pop	{r7}
 8006cc2:	4770      	bx	lr
 8006cc4:	58010000 	.word	0x58010000

08006cc8 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b087      	sub	sp, #28
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	460b      	mov	r3, r1
 8006cd2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006cd8:	4b23      	ldr	r3, [pc, #140]	; (8006d68 <SUBGHZSPI_Transmit+0xa0>)
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	4613      	mov	r3, r2
 8006cde:	00db      	lsls	r3, r3, #3
 8006ce0:	1a9b      	subs	r3, r3, r2
 8006ce2:	009b      	lsls	r3, r3, #2
 8006ce4:	0cdb      	lsrs	r3, r3, #19
 8006ce6:	2264      	movs	r2, #100	; 0x64
 8006ce8:	fb02 f303 	mul.w	r3, r2, r3
 8006cec:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d105      	bne.n	8006d00 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	609a      	str	r2, [r3, #8]
      break;
 8006cfe:	e008      	b.n	8006d12 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	3b01      	subs	r3, #1
 8006d04:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8006d06:	4b19      	ldr	r3, [pc, #100]	; (8006d6c <SUBGHZSPI_Transmit+0xa4>)
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	f003 0302 	and.w	r3, r3, #2
 8006d0e:	2b02      	cmp	r3, #2
 8006d10:	d1ed      	bne.n	8006cee <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8006d12:	4b17      	ldr	r3, [pc, #92]	; (8006d70 <SUBGHZSPI_Transmit+0xa8>)
 8006d14:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8006d16:	693b      	ldr	r3, [r7, #16]
 8006d18:	78fa      	ldrb	r2, [r7, #3]
 8006d1a:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006d1c:	4b12      	ldr	r3, [pc, #72]	; (8006d68 <SUBGHZSPI_Transmit+0xa0>)
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	4613      	mov	r3, r2
 8006d22:	00db      	lsls	r3, r3, #3
 8006d24:	1a9b      	subs	r3, r3, r2
 8006d26:	009b      	lsls	r3, r3, #2
 8006d28:	0cdb      	lsrs	r3, r3, #19
 8006d2a:	2264      	movs	r2, #100	; 0x64
 8006d2c:	fb02 f303 	mul.w	r3, r2, r3
 8006d30:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d105      	bne.n	8006d44 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2201      	movs	r2, #1
 8006d40:	609a      	str	r2, [r3, #8]
      break;
 8006d42:	e008      	b.n	8006d56 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	3b01      	subs	r3, #1
 8006d48:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8006d4a:	4b08      	ldr	r3, [pc, #32]	; (8006d6c <SUBGHZSPI_Transmit+0xa4>)
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	f003 0301 	and.w	r3, r3, #1
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d1ed      	bne.n	8006d32 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8006d56:	4b05      	ldr	r3, [pc, #20]	; (8006d6c <SUBGHZSPI_Transmit+0xa4>)
 8006d58:	68db      	ldr	r3, [r3, #12]

  return status;
 8006d5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	371c      	adds	r7, #28
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bc80      	pop	{r7}
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop
 8006d68:	20000030 	.word	0x20000030
 8006d6c:	58010000 	.word	0x58010000
 8006d70:	5801000c 	.word	0x5801000c

08006d74 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b087      	sub	sp, #28
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
 8006d7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006d82:	4b25      	ldr	r3, [pc, #148]	; (8006e18 <SUBGHZSPI_Receive+0xa4>)
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	4613      	mov	r3, r2
 8006d88:	00db      	lsls	r3, r3, #3
 8006d8a:	1a9b      	subs	r3, r3, r2
 8006d8c:	009b      	lsls	r3, r3, #2
 8006d8e:	0cdb      	lsrs	r3, r3, #19
 8006d90:	2264      	movs	r2, #100	; 0x64
 8006d92:	fb02 f303 	mul.w	r3, r2, r3
 8006d96:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d105      	bne.n	8006daa <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2201      	movs	r2, #1
 8006da6:	609a      	str	r2, [r3, #8]
      break;
 8006da8:	e008      	b.n	8006dbc <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	3b01      	subs	r3, #1
 8006dae:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8006db0:	4b1a      	ldr	r3, [pc, #104]	; (8006e1c <SUBGHZSPI_Receive+0xa8>)
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	f003 0302 	and.w	r3, r3, #2
 8006db8:	2b02      	cmp	r3, #2
 8006dba:	d1ed      	bne.n	8006d98 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8006dbc:	4b18      	ldr	r3, [pc, #96]	; (8006e20 <SUBGHZSPI_Receive+0xac>)
 8006dbe:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	22ff      	movs	r2, #255	; 0xff
 8006dc4:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006dc6:	4b14      	ldr	r3, [pc, #80]	; (8006e18 <SUBGHZSPI_Receive+0xa4>)
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	4613      	mov	r3, r2
 8006dcc:	00db      	lsls	r3, r3, #3
 8006dce:	1a9b      	subs	r3, r3, r2
 8006dd0:	009b      	lsls	r3, r3, #2
 8006dd2:	0cdb      	lsrs	r3, r3, #19
 8006dd4:	2264      	movs	r2, #100	; 0x64
 8006dd6:	fb02 f303 	mul.w	r3, r2, r3
 8006dda:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d105      	bne.n	8006dee <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2201      	movs	r2, #1
 8006dea:	609a      	str	r2, [r3, #8]
      break;
 8006dec:	e008      	b.n	8006e00 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	3b01      	subs	r3, #1
 8006df2:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8006df4:	4b09      	ldr	r3, [pc, #36]	; (8006e1c <SUBGHZSPI_Receive+0xa8>)
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	f003 0301 	and.w	r3, r3, #1
 8006dfc:	2b01      	cmp	r3, #1
 8006dfe:	d1ed      	bne.n	8006ddc <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8006e00:	4b06      	ldr	r3, [pc, #24]	; (8006e1c <SUBGHZSPI_Receive+0xa8>)
 8006e02:	68db      	ldr	r3, [r3, #12]
 8006e04:	b2da      	uxtb	r2, r3
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	701a      	strb	r2, [r3, #0]

  return status;
 8006e0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	371c      	adds	r7, #28
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bc80      	pop	{r7}
 8006e14:	4770      	bx	lr
 8006e16:	bf00      	nop
 8006e18:	20000030 	.word	0x20000030
 8006e1c:	58010000 	.word	0x58010000
 8006e20:	5801000c 	.word	0x5801000c

08006e24 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b082      	sub	sp, #8
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	791b      	ldrb	r3, [r3, #4]
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d106      	bne.n	8006e42 <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006e34:	f7ff fbb8 	bl	80065a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 8006e38:	2001      	movs	r0, #1
 8006e3a:	f7fa ff44 	bl	8001cc6 <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006e3e:	f7ff fba3 	bl	8006588 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f000 f806 	bl	8006e54 <SUBGHZ_WaitOnBusy>
 8006e48:	4603      	mov	r3, r0
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3708      	adds	r7, #8
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
	...

08006e54 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b086      	sub	sp, #24
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8006e60:	4b12      	ldr	r3, [pc, #72]	; (8006eac <SUBGHZ_WaitOnBusy+0x58>)
 8006e62:	681a      	ldr	r2, [r3, #0]
 8006e64:	4613      	mov	r3, r2
 8006e66:	005b      	lsls	r3, r3, #1
 8006e68:	4413      	add	r3, r2
 8006e6a:	00db      	lsls	r3, r3, #3
 8006e6c:	0d1b      	lsrs	r3, r3, #20
 8006e6e:	2264      	movs	r2, #100	; 0x64
 8006e70:	fb02 f303 	mul.w	r3, r2, r3
 8006e74:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8006e76:	f7ff fbc5 	bl	8006604 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8006e7a:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d105      	bne.n	8006e8e <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2202      	movs	r2, #2
 8006e8a:	609a      	str	r2, [r3, #8]
      break;
 8006e8c:	e009      	b.n	8006ea2 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	3b01      	subs	r3, #1
 8006e92:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8006e94:	f7ff fba4 	bl	80065e0 <LL_PWR_IsActiveFlag_RFBUSYS>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	4013      	ands	r3, r2
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d0e9      	beq.n	8006e76 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8006ea2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	3718      	adds	r7, #24
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}
 8006eac:	20000030 	.word	0x20000030

08006eb0 <LL_RCC_GetUSARTClockSource>:
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b083      	sub	sp, #12
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8006eb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ebc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	401a      	ands	r2, r3
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	041b      	lsls	r3, r3, #16
 8006ec8:	4313      	orrs	r3, r2
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	370c      	adds	r7, #12
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bc80      	pop	{r7}
 8006ed2:	4770      	bx	lr

08006ed4 <LL_RCC_GetLPUARTClockSource>:
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8006edc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ee0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4013      	ands	r3, r2
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	370c      	adds	r7, #12
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bc80      	pop	{r7}
 8006ef0:	4770      	bx	lr

08006ef2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ef2:	b580      	push	{r7, lr}
 8006ef4:	b082      	sub	sp, #8
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d101      	bne.n	8006f04 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f00:	2301      	movs	r3, #1
 8006f02:	e042      	b.n	8006f8a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d106      	bne.n	8006f1c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2200      	movs	r2, #0
 8006f12:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f7fb f9e2 	bl	80022e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2224      	movs	r2, #36	; 0x24
 8006f20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	681a      	ldr	r2, [r3, #0]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f022 0201 	bic.w	r2, r2, #1
 8006f32:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f000 fb2d 	bl	8007594 <UART_SetConfig>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d101      	bne.n	8006f44 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	e022      	b.n	8006f8a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d002      	beq.n	8006f52 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f000 fd71 	bl	8007a34 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	685a      	ldr	r2, [r3, #4]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006f60:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	689a      	ldr	r2, [r3, #8]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006f70:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	681a      	ldr	r2, [r3, #0]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f042 0201 	orr.w	r2, r2, #1
 8006f80:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 fdf7 	bl	8007b76 <UART_CheckIdleState>
 8006f88:	4603      	mov	r3, r0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3708      	adds	r7, #8
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}

08006f92 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b084      	sub	sp, #16
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	60f8      	str	r0, [r7, #12]
 8006f9a:	60b9      	str	r1, [r7, #8]
 8006f9c:	4613      	mov	r3, r2
 8006f9e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fa6:	2b20      	cmp	r3, #32
 8006fa8:	d11d      	bne.n	8006fe6 <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d002      	beq.n	8006fb6 <HAL_UART_Receive_IT+0x24>
 8006fb0:	88fb      	ldrh	r3, [r7, #6]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d101      	bne.n	8006fba <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e016      	b.n	8006fe8 <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	d101      	bne.n	8006fc8 <HAL_UART_Receive_IT+0x36>
 8006fc4:	2302      	movs	r3, #2
 8006fc6:	e00f      	b.n	8006fe8 <HAL_UART_Receive_IT+0x56>
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006fd6:	88fb      	ldrh	r3, [r7, #6]
 8006fd8:	461a      	mov	r2, r3
 8006fda:	68b9      	ldr	r1, [r7, #8]
 8006fdc:	68f8      	ldr	r0, [r7, #12]
 8006fde:	f000 fe95 	bl	8007d0c <UART_Start_Receive_IT>
 8006fe2:	4603      	mov	r3, r0
 8006fe4:	e000      	b.n	8006fe8 <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 8006fe6:	2302      	movs	r3, #2
  }
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3710      	adds	r7, #16
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}

08006ff0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b084      	sub	sp, #16
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	4613      	mov	r3, r2
 8006ffc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007004:	2b20      	cmp	r3, #32
 8007006:	d168      	bne.n	80070da <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d002      	beq.n	8007014 <HAL_UART_Transmit_DMA+0x24>
 800700e:	88fb      	ldrh	r3, [r7, #6]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d101      	bne.n	8007018 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	e061      	b.n	80070dc <HAL_UART_Transmit_DMA+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800701e:	2b01      	cmp	r3, #1
 8007020:	d101      	bne.n	8007026 <HAL_UART_Transmit_DMA+0x36>
 8007022:	2302      	movs	r3, #2
 8007024:	e05a      	b.n	80070dc <HAL_UART_Transmit_DMA+0xec>
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2201      	movs	r2, #1
 800702a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	68ba      	ldr	r2, [r7, #8]
 8007032:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	88fa      	ldrh	r2, [r7, #6]
 8007038:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	88fa      	ldrh	r2, [r7, #6]
 8007040:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2200      	movs	r2, #0
 8007048:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2221      	movs	r2, #33	; 0x21
 8007050:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007058:	2b00      	cmp	r3, #0
 800705a:	d02c      	beq.n	80070b6 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007060:	4a20      	ldr	r2, [pc, #128]	; (80070e4 <HAL_UART_Transmit_DMA+0xf4>)
 8007062:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007068:	4a1f      	ldr	r2, [pc, #124]	; (80070e8 <HAL_UART_Transmit_DMA+0xf8>)
 800706a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007070:	4a1e      	ldr	r2, [pc, #120]	; (80070ec <HAL_UART_Transmit_DMA+0xfc>)
 8007072:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007078:	2200      	movs	r2, #0
 800707a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007084:	4619      	mov	r1, r3
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	3328      	adds	r3, #40	; 0x28
 800708c:	461a      	mov	r2, r3
 800708e:	88fb      	ldrh	r3, [r7, #6]
 8007090:	f7fc fd8e 	bl	8003bb0 <HAL_DMA_Start_IT>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d00d      	beq.n	80070b6 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2210      	movs	r2, #16
 800709e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2200      	movs	r2, #0
 80070a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2220      	movs	r2, #32
 80070ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	e012      	b.n	80070dc <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	2240      	movs	r2, #64	; 0x40
 80070bc:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2200      	movs	r2, #0
 80070c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	689a      	ldr	r2, [r3, #8]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80070d4:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80070d6:	2300      	movs	r3, #0
 80070d8:	e000      	b.n	80070dc <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 80070da:	2302      	movs	r3, #2
  }
}
 80070dc:	4618      	mov	r0, r3
 80070de:	3710      	adds	r7, #16
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}
 80070e4:	08007f21 	.word	0x08007f21
 80070e8:	08007f75 	.word	0x08007f75
 80070ec:	08007f91 	.word	0x08007f91

080070f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b088      	sub	sp, #32
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	69db      	ldr	r3, [r3, #28]
 80070fe:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007110:	69fa      	ldr	r2, [r7, #28]
 8007112:	f640 030f 	movw	r3, #2063	; 0x80f
 8007116:	4013      	ands	r3, r2
 8007118:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d118      	bne.n	8007152 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	f003 0320 	and.w	r3, r3, #32
 8007126:	2b00      	cmp	r3, #0
 8007128:	d013      	beq.n	8007152 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800712a:	69bb      	ldr	r3, [r7, #24]
 800712c:	f003 0320 	and.w	r3, r3, #32
 8007130:	2b00      	cmp	r3, #0
 8007132:	d104      	bne.n	800713e <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800713a:	2b00      	cmp	r3, #0
 800713c:	d009      	beq.n	8007152 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007142:	2b00      	cmp	r3, #0
 8007144:	f000 81fb 	beq.w	800753e <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	4798      	blx	r3
      }
      return;
 8007150:	e1f5      	b.n	800753e <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	2b00      	cmp	r3, #0
 8007156:	f000 80ef 	beq.w	8007338 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800715a:	697a      	ldr	r2, [r7, #20]
 800715c:	4b73      	ldr	r3, [pc, #460]	; (800732c <HAL_UART_IRQHandler+0x23c>)
 800715e:	4013      	ands	r3, r2
 8007160:	2b00      	cmp	r3, #0
 8007162:	d105      	bne.n	8007170 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007164:	69ba      	ldr	r2, [r7, #24]
 8007166:	4b72      	ldr	r3, [pc, #456]	; (8007330 <HAL_UART_IRQHandler+0x240>)
 8007168:	4013      	ands	r3, r2
 800716a:	2b00      	cmp	r3, #0
 800716c:	f000 80e4 	beq.w	8007338 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007170:	69fb      	ldr	r3, [r7, #28]
 8007172:	f003 0301 	and.w	r3, r3, #1
 8007176:	2b00      	cmp	r3, #0
 8007178:	d010      	beq.n	800719c <HAL_UART_IRQHandler+0xac>
 800717a:	69bb      	ldr	r3, [r7, #24]
 800717c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007180:	2b00      	cmp	r3, #0
 8007182:	d00b      	beq.n	800719c <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2201      	movs	r2, #1
 800718a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007192:	f043 0201 	orr.w	r2, r3, #1
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800719c:	69fb      	ldr	r3, [r7, #28]
 800719e:	f003 0302 	and.w	r3, r3, #2
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d010      	beq.n	80071c8 <HAL_UART_IRQHandler+0xd8>
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	f003 0301 	and.w	r3, r3, #1
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d00b      	beq.n	80071c8 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	2202      	movs	r2, #2
 80071b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80071be:	f043 0204 	orr.w	r2, r3, #4
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80071c8:	69fb      	ldr	r3, [r7, #28]
 80071ca:	f003 0304 	and.w	r3, r3, #4
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d010      	beq.n	80071f4 <HAL_UART_IRQHandler+0x104>
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	f003 0301 	and.w	r3, r3, #1
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d00b      	beq.n	80071f4 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	2204      	movs	r2, #4
 80071e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80071ea:	f043 0202 	orr.w	r2, r3, #2
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80071f4:	69fb      	ldr	r3, [r7, #28]
 80071f6:	f003 0308 	and.w	r3, r3, #8
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d015      	beq.n	800722a <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80071fe:	69bb      	ldr	r3, [r7, #24]
 8007200:	f003 0320 	and.w	r3, r3, #32
 8007204:	2b00      	cmp	r3, #0
 8007206:	d104      	bne.n	8007212 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007208:	697a      	ldr	r2, [r7, #20]
 800720a:	4b48      	ldr	r3, [pc, #288]	; (800732c <HAL_UART_IRQHandler+0x23c>)
 800720c:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00b      	beq.n	800722a <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	2208      	movs	r2, #8
 8007218:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007220:	f043 0208 	orr.w	r2, r3, #8
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800722a:	69fb      	ldr	r3, [r7, #28]
 800722c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007230:	2b00      	cmp	r3, #0
 8007232:	d011      	beq.n	8007258 <HAL_UART_IRQHandler+0x168>
 8007234:	69bb      	ldr	r3, [r7, #24]
 8007236:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800723a:	2b00      	cmp	r3, #0
 800723c:	d00c      	beq.n	8007258 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007246:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800724e:	f043 0220 	orr.w	r2, r3, #32
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800725e:	2b00      	cmp	r3, #0
 8007260:	f000 816f 	beq.w	8007542 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007264:	69fb      	ldr	r3, [r7, #28]
 8007266:	f003 0320 	and.w	r3, r3, #32
 800726a:	2b00      	cmp	r3, #0
 800726c:	d011      	beq.n	8007292 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800726e:	69bb      	ldr	r3, [r7, #24]
 8007270:	f003 0320 	and.w	r3, r3, #32
 8007274:	2b00      	cmp	r3, #0
 8007276:	d104      	bne.n	8007282 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800727e:	2b00      	cmp	r3, #0
 8007280:	d007      	beq.n	8007292 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007286:	2b00      	cmp	r3, #0
 8007288:	d003      	beq.n	8007292 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007298:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072a4:	2b40      	cmp	r3, #64	; 0x40
 80072a6:	d004      	beq.n	80072b2 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d031      	beq.n	8007316 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 fe03 	bl	8007ebe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	689b      	ldr	r3, [r3, #8]
 80072be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072c2:	2b40      	cmp	r3, #64	; 0x40
 80072c4:	d123      	bne.n	800730e <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	689a      	ldr	r2, [r3, #8]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072d4:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d013      	beq.n	8007306 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80072e2:	4a14      	ldr	r2, [pc, #80]	; (8007334 <HAL_UART_IRQHandler+0x244>)
 80072e4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80072ea:	4618      	mov	r0, r3
 80072ec:	f7fc fd3c 	bl	8003d68 <HAL_DMA_Abort_IT>
 80072f0:	4603      	mov	r3, r0
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d017      	beq.n	8007326 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80072fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8007300:	4610      	mov	r0, r2
 8007302:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007304:	e00f      	b.n	8007326 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 f92f 	bl	800756a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800730c:	e00b      	b.n	8007326 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 f92b 	bl	800756a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007314:	e007      	b.n	8007326 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f927 	bl	800756a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8007324:	e10d      	b.n	8007542 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007326:	bf00      	nop
    return;
 8007328:	e10b      	b.n	8007542 <HAL_UART_IRQHandler+0x452>
 800732a:	bf00      	nop
 800732c:	10000001 	.word	0x10000001
 8007330:	04000120 	.word	0x04000120
 8007334:	08008011 	.word	0x08008011

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800733c:	2b01      	cmp	r3, #1
 800733e:	f040 80ab 	bne.w	8007498 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8007342:	69fb      	ldr	r3, [r7, #28]
 8007344:	f003 0310 	and.w	r3, r3, #16
 8007348:	2b00      	cmp	r3, #0
 800734a:	f000 80a5 	beq.w	8007498 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800734e:	69bb      	ldr	r3, [r7, #24]
 8007350:	f003 0310 	and.w	r3, r3, #16
 8007354:	2b00      	cmp	r3, #0
 8007356:	f000 809f 	beq.w	8007498 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	2210      	movs	r2, #16
 8007360:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800736c:	2b40      	cmp	r3, #64	; 0x40
 800736e:	d155      	bne.n	800741c <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800737a:	893b      	ldrh	r3, [r7, #8]
 800737c:	2b00      	cmp	r3, #0
 800737e:	f000 80e2 	beq.w	8007546 <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007388:	893a      	ldrh	r2, [r7, #8]
 800738a:	429a      	cmp	r2, r3
 800738c:	f080 80db 	bcs.w	8007546 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	893a      	ldrh	r2, [r7, #8]
 8007394:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f003 0320 	and.w	r3, r3, #32
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d12b      	bne.n	8007400 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80073b6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	689a      	ldr	r2, [r3, #8]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f022 0201 	bic.w	r2, r2, #1
 80073c6:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	689a      	ldr	r2, [r3, #8]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073d6:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2220      	movs	r2, #32
 80073dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f022 0210 	bic.w	r2, r2, #16
 80073f4:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80073fa:	4618      	mov	r0, r3
 80073fc:	f7fc fc56 	bl	8003cac <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800740c:	b29b      	uxth	r3, r3
 800740e:	1ad3      	subs	r3, r2, r3
 8007410:	b29b      	uxth	r3, r3
 8007412:	4619      	mov	r1, r3
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f000 f8b1 	bl	800757c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800741a:	e094      	b.n	8007546 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007428:	b29b      	uxth	r3, r3
 800742a:	1ad3      	subs	r3, r2, r3
 800742c:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007434:	b29b      	uxth	r3, r3
 8007436:	2b00      	cmp	r3, #0
 8007438:	f000 8087 	beq.w	800754a <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 800743c:	897b      	ldrh	r3, [r7, #10]
 800743e:	2b00      	cmp	r3, #0
 8007440:	f000 8083 	beq.w	800754a <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007452:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	687a      	ldr	r2, [r7, #4]
 800745c:	6812      	ldr	r2, [r2, #0]
 800745e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007462:	f023 0301 	bic.w	r3, r3, #1
 8007466:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2220      	movs	r2, #32
 800746c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2200      	movs	r2, #0
 8007474:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f022 0210 	bic.w	r2, r2, #16
 800748a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800748c:	897b      	ldrh	r3, [r7, #10]
 800748e:	4619      	mov	r1, r3
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f000 f873 	bl	800757c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007496:	e058      	b.n	800754a <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d00d      	beq.n	80074be <HAL_UART_IRQHandler+0x3ce>
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d008      	beq.n	80074be <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80074b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f001 f8b6 	bl	8008628 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80074bc:	e048      	b.n	8007550 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80074be:	69fb      	ldr	r3, [r7, #28]
 80074c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d012      	beq.n	80074ee <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80074c8:	69bb      	ldr	r3, [r7, #24]
 80074ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d104      	bne.n	80074dc <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d008      	beq.n	80074ee <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d034      	beq.n	800754e <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	4798      	blx	r3
    }
    return;
 80074ec:	e02f      	b.n	800754e <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80074ee:	69fb      	ldr	r3, [r7, #28]
 80074f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d008      	beq.n	800750a <HAL_UART_IRQHandler+0x41a>
 80074f8:	69bb      	ldr	r3, [r7, #24]
 80074fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d003      	beq.n	800750a <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 fd9a 	bl	800803c <UART_EndTransmit_IT>
    return;
 8007508:	e022      	b.n	8007550 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800750a:	69fb      	ldr	r3, [r7, #28]
 800750c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007510:	2b00      	cmp	r3, #0
 8007512:	d008      	beq.n	8007526 <HAL_UART_IRQHandler+0x436>
 8007514:	69bb      	ldr	r3, [r7, #24]
 8007516:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800751a:	2b00      	cmp	r3, #0
 800751c:	d003      	beq.n	8007526 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f001 f894 	bl	800864c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007524:	e014      	b.n	8007550 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007526:	69fb      	ldr	r3, [r7, #28]
 8007528:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800752c:	2b00      	cmp	r3, #0
 800752e:	d00f      	beq.n	8007550 <HAL_UART_IRQHandler+0x460>
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	2b00      	cmp	r3, #0
 8007534:	da0c      	bge.n	8007550 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f001 f87f 	bl	800863a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800753c:	e008      	b.n	8007550 <HAL_UART_IRQHandler+0x460>
      return;
 800753e:	bf00      	nop
 8007540:	e006      	b.n	8007550 <HAL_UART_IRQHandler+0x460>
    return;
 8007542:	bf00      	nop
 8007544:	e004      	b.n	8007550 <HAL_UART_IRQHandler+0x460>
      return;
 8007546:	bf00      	nop
 8007548:	e002      	b.n	8007550 <HAL_UART_IRQHandler+0x460>
      return;
 800754a:	bf00      	nop
 800754c:	e000      	b.n	8007550 <HAL_UART_IRQHandler+0x460>
    return;
 800754e:	bf00      	nop
  }
}
 8007550:	3720      	adds	r7, #32
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
 8007556:	bf00      	nop

08007558 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007560:	bf00      	nop
 8007562:	370c      	adds	r7, #12
 8007564:	46bd      	mov	sp, r7
 8007566:	bc80      	pop	{r7}
 8007568:	4770      	bx	lr

0800756a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800756a:	b480      	push	{r7}
 800756c:	b083      	sub	sp, #12
 800756e:	af00      	add	r7, sp, #0
 8007570:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007572:	bf00      	nop
 8007574:	370c      	adds	r7, #12
 8007576:	46bd      	mov	sp, r7
 8007578:	bc80      	pop	{r7}
 800757a:	4770      	bx	lr

0800757c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800757c:	b480      	push	{r7}
 800757e:	b083      	sub	sp, #12
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	460b      	mov	r3, r1
 8007586:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007588:	bf00      	nop
 800758a:	370c      	adds	r7, #12
 800758c:	46bd      	mov	sp, r7
 800758e:	bc80      	pop	{r7}
 8007590:	4770      	bx	lr
	...

08007594 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007594:	b5b0      	push	{r4, r5, r7, lr}
 8007596:	b088      	sub	sp, #32
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800759c:	2300      	movs	r3, #0
 800759e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	689a      	ldr	r2, [r3, #8]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	691b      	ldr	r3, [r3, #16]
 80075a8:	431a      	orrs	r2, r3
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	695b      	ldr	r3, [r3, #20]
 80075ae:	431a      	orrs	r2, r3
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	69db      	ldr	r3, [r3, #28]
 80075b4:	4313      	orrs	r3, r2
 80075b6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	681a      	ldr	r2, [r3, #0]
 80075be:	4bab      	ldr	r3, [pc, #684]	; (800786c <UART_SetConfig+0x2d8>)
 80075c0:	4013      	ands	r3, r2
 80075c2:	687a      	ldr	r2, [r7, #4]
 80075c4:	6812      	ldr	r2, [r2, #0]
 80075c6:	69f9      	ldr	r1, [r7, #28]
 80075c8:	430b      	orrs	r3, r1
 80075ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	685b      	ldr	r3, [r3, #4]
 80075d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	68da      	ldr	r2, [r3, #12]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	430a      	orrs	r2, r1
 80075e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	699b      	ldr	r3, [r3, #24]
 80075e6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4aa0      	ldr	r2, [pc, #640]	; (8007870 <UART_SetConfig+0x2dc>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d004      	beq.n	80075fc <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6a1b      	ldr	r3, [r3, #32]
 80075f6:	69fa      	ldr	r2, [r7, #28]
 80075f8:	4313      	orrs	r3, r2
 80075fa:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	689b      	ldr	r3, [r3, #8]
 8007602:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007606:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800760a:	687a      	ldr	r2, [r7, #4]
 800760c:	6812      	ldr	r2, [r2, #0]
 800760e:	69f9      	ldr	r1, [r7, #28]
 8007610:	430b      	orrs	r3, r1
 8007612:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800761a:	f023 010f 	bic.w	r1, r3, #15
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	430a      	orrs	r2, r1
 8007628:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4a91      	ldr	r2, [pc, #580]	; (8007874 <UART_SetConfig+0x2e0>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d122      	bne.n	800767a <UART_SetConfig+0xe6>
 8007634:	2003      	movs	r0, #3
 8007636:	f7ff fc3b 	bl	8006eb0 <LL_RCC_GetUSARTClockSource>
 800763a:	4603      	mov	r3, r0
 800763c:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8007640:	2b03      	cmp	r3, #3
 8007642:	d817      	bhi.n	8007674 <UART_SetConfig+0xe0>
 8007644:	a201      	add	r2, pc, #4	; (adr r2, 800764c <UART_SetConfig+0xb8>)
 8007646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800764a:	bf00      	nop
 800764c:	0800765d 	.word	0x0800765d
 8007650:	08007669 	.word	0x08007669
 8007654:	08007663 	.word	0x08007663
 8007658:	0800766f 	.word	0x0800766f
 800765c:	2301      	movs	r3, #1
 800765e:	76fb      	strb	r3, [r7, #27]
 8007660:	e072      	b.n	8007748 <UART_SetConfig+0x1b4>
 8007662:	2302      	movs	r3, #2
 8007664:	76fb      	strb	r3, [r7, #27]
 8007666:	e06f      	b.n	8007748 <UART_SetConfig+0x1b4>
 8007668:	2304      	movs	r3, #4
 800766a:	76fb      	strb	r3, [r7, #27]
 800766c:	e06c      	b.n	8007748 <UART_SetConfig+0x1b4>
 800766e:	2308      	movs	r3, #8
 8007670:	76fb      	strb	r3, [r7, #27]
 8007672:	e069      	b.n	8007748 <UART_SetConfig+0x1b4>
 8007674:	2310      	movs	r3, #16
 8007676:	76fb      	strb	r3, [r7, #27]
 8007678:	e066      	b.n	8007748 <UART_SetConfig+0x1b4>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a7e      	ldr	r2, [pc, #504]	; (8007878 <UART_SetConfig+0x2e4>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d134      	bne.n	80076ee <UART_SetConfig+0x15a>
 8007684:	200c      	movs	r0, #12
 8007686:	f7ff fc13 	bl	8006eb0 <LL_RCC_GetUSARTClockSource>
 800768a:	4603      	mov	r3, r0
 800768c:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8007690:	2b0c      	cmp	r3, #12
 8007692:	d829      	bhi.n	80076e8 <UART_SetConfig+0x154>
 8007694:	a201      	add	r2, pc, #4	; (adr r2, 800769c <UART_SetConfig+0x108>)
 8007696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800769a:	bf00      	nop
 800769c:	080076d1 	.word	0x080076d1
 80076a0:	080076e9 	.word	0x080076e9
 80076a4:	080076e9 	.word	0x080076e9
 80076a8:	080076e9 	.word	0x080076e9
 80076ac:	080076dd 	.word	0x080076dd
 80076b0:	080076e9 	.word	0x080076e9
 80076b4:	080076e9 	.word	0x080076e9
 80076b8:	080076e9 	.word	0x080076e9
 80076bc:	080076d7 	.word	0x080076d7
 80076c0:	080076e9 	.word	0x080076e9
 80076c4:	080076e9 	.word	0x080076e9
 80076c8:	080076e9 	.word	0x080076e9
 80076cc:	080076e3 	.word	0x080076e3
 80076d0:	2300      	movs	r3, #0
 80076d2:	76fb      	strb	r3, [r7, #27]
 80076d4:	e038      	b.n	8007748 <UART_SetConfig+0x1b4>
 80076d6:	2302      	movs	r3, #2
 80076d8:	76fb      	strb	r3, [r7, #27]
 80076da:	e035      	b.n	8007748 <UART_SetConfig+0x1b4>
 80076dc:	2304      	movs	r3, #4
 80076de:	76fb      	strb	r3, [r7, #27]
 80076e0:	e032      	b.n	8007748 <UART_SetConfig+0x1b4>
 80076e2:	2308      	movs	r3, #8
 80076e4:	76fb      	strb	r3, [r7, #27]
 80076e6:	e02f      	b.n	8007748 <UART_SetConfig+0x1b4>
 80076e8:	2310      	movs	r3, #16
 80076ea:	76fb      	strb	r3, [r7, #27]
 80076ec:	e02c      	b.n	8007748 <UART_SetConfig+0x1b4>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a5f      	ldr	r2, [pc, #380]	; (8007870 <UART_SetConfig+0x2dc>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d125      	bne.n	8007744 <UART_SetConfig+0x1b0>
 80076f8:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80076fc:	f7ff fbea 	bl	8006ed4 <LL_RCC_GetLPUARTClockSource>
 8007700:	4603      	mov	r3, r0
 8007702:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007706:	d017      	beq.n	8007738 <UART_SetConfig+0x1a4>
 8007708:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800770c:	d817      	bhi.n	800773e <UART_SetConfig+0x1aa>
 800770e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007712:	d00b      	beq.n	800772c <UART_SetConfig+0x198>
 8007714:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007718:	d811      	bhi.n	800773e <UART_SetConfig+0x1aa>
 800771a:	2b00      	cmp	r3, #0
 800771c:	d003      	beq.n	8007726 <UART_SetConfig+0x192>
 800771e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007722:	d006      	beq.n	8007732 <UART_SetConfig+0x19e>
 8007724:	e00b      	b.n	800773e <UART_SetConfig+0x1aa>
 8007726:	2300      	movs	r3, #0
 8007728:	76fb      	strb	r3, [r7, #27]
 800772a:	e00d      	b.n	8007748 <UART_SetConfig+0x1b4>
 800772c:	2302      	movs	r3, #2
 800772e:	76fb      	strb	r3, [r7, #27]
 8007730:	e00a      	b.n	8007748 <UART_SetConfig+0x1b4>
 8007732:	2304      	movs	r3, #4
 8007734:	76fb      	strb	r3, [r7, #27]
 8007736:	e007      	b.n	8007748 <UART_SetConfig+0x1b4>
 8007738:	2308      	movs	r3, #8
 800773a:	76fb      	strb	r3, [r7, #27]
 800773c:	e004      	b.n	8007748 <UART_SetConfig+0x1b4>
 800773e:	2310      	movs	r3, #16
 8007740:	76fb      	strb	r3, [r7, #27]
 8007742:	e001      	b.n	8007748 <UART_SetConfig+0x1b4>
 8007744:	2310      	movs	r3, #16
 8007746:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a48      	ldr	r2, [pc, #288]	; (8007870 <UART_SetConfig+0x2dc>)
 800774e:	4293      	cmp	r3, r2
 8007750:	f040 8098 	bne.w	8007884 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007754:	7efb      	ldrb	r3, [r7, #27]
 8007756:	2b08      	cmp	r3, #8
 8007758:	d823      	bhi.n	80077a2 <UART_SetConfig+0x20e>
 800775a:	a201      	add	r2, pc, #4	; (adr r2, 8007760 <UART_SetConfig+0x1cc>)
 800775c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007760:	08007785 	.word	0x08007785
 8007764:	080077a3 	.word	0x080077a3
 8007768:	0800778d 	.word	0x0800778d
 800776c:	080077a3 	.word	0x080077a3
 8007770:	08007793 	.word	0x08007793
 8007774:	080077a3 	.word	0x080077a3
 8007778:	080077a3 	.word	0x080077a3
 800777c:	080077a3 	.word	0x080077a3
 8007780:	0800779b 	.word	0x0800779b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007784:	f7fe f894 	bl	80058b0 <HAL_RCC_GetPCLK1Freq>
 8007788:	6178      	str	r0, [r7, #20]
        break;
 800778a:	e00f      	b.n	80077ac <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800778c:	4b3b      	ldr	r3, [pc, #236]	; (800787c <UART_SetConfig+0x2e8>)
 800778e:	617b      	str	r3, [r7, #20]
        break;
 8007790:	e00c      	b.n	80077ac <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007792:	f7fd ffd9 	bl	8005748 <HAL_RCC_GetSysClockFreq>
 8007796:	6178      	str	r0, [r7, #20]
        break;
 8007798:	e008      	b.n	80077ac <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800779a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800779e:	617b      	str	r3, [r7, #20]
        break;
 80077a0:	e004      	b.n	80077ac <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 80077a2:	2300      	movs	r3, #0
 80077a4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
 80077a8:	76bb      	strb	r3, [r7, #26]
        break;
 80077aa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	f000 8128 	beq.w	8007a04 <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077b8:	4a31      	ldr	r2, [pc, #196]	; (8007880 <UART_SetConfig+0x2ec>)
 80077ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80077be:	461a      	mov	r2, r3
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80077c6:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	685a      	ldr	r2, [r3, #4]
 80077cc:	4613      	mov	r3, r2
 80077ce:	005b      	lsls	r3, r3, #1
 80077d0:	4413      	add	r3, r2
 80077d2:	68ba      	ldr	r2, [r7, #8]
 80077d4:	429a      	cmp	r2, r3
 80077d6:	d305      	bcc.n	80077e4 <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	685b      	ldr	r3, [r3, #4]
 80077dc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80077de:	68ba      	ldr	r2, [r7, #8]
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d902      	bls.n	80077ea <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 80077e4:	2301      	movs	r3, #1
 80077e6:	76bb      	strb	r3, [r7, #26]
 80077e8:	e10c      	b.n	8007a04 <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	4618      	mov	r0, r3
 80077ee:	f04f 0100 	mov.w	r1, #0
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f6:	4a22      	ldr	r2, [pc, #136]	; (8007880 <UART_SetConfig+0x2ec>)
 80077f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80077fc:	b29a      	uxth	r2, r3
 80077fe:	f04f 0300 	mov.w	r3, #0
 8007802:	f7f9 f9ab 	bl	8000b5c <__aeabi_uldivmod>
 8007806:	4602      	mov	r2, r0
 8007808:	460b      	mov	r3, r1
 800780a:	4610      	mov	r0, r2
 800780c:	4619      	mov	r1, r3
 800780e:	f04f 0200 	mov.w	r2, #0
 8007812:	f04f 0300 	mov.w	r3, #0
 8007816:	020b      	lsls	r3, r1, #8
 8007818:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800781c:	0202      	lsls	r2, r0, #8
 800781e:	6879      	ldr	r1, [r7, #4]
 8007820:	6849      	ldr	r1, [r1, #4]
 8007822:	0849      	lsrs	r1, r1, #1
 8007824:	4608      	mov	r0, r1
 8007826:	f04f 0100 	mov.w	r1, #0
 800782a:	1814      	adds	r4, r2, r0
 800782c:	eb43 0501 	adc.w	r5, r3, r1
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	461a      	mov	r2, r3
 8007836:	f04f 0300 	mov.w	r3, #0
 800783a:	4620      	mov	r0, r4
 800783c:	4629      	mov	r1, r5
 800783e:	f7f9 f98d 	bl	8000b5c <__aeabi_uldivmod>
 8007842:	4602      	mov	r2, r0
 8007844:	460b      	mov	r3, r1
 8007846:	4613      	mov	r3, r2
 8007848:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007850:	d308      	bcc.n	8007864 <UART_SetConfig+0x2d0>
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007858:	d204      	bcs.n	8007864 <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	693a      	ldr	r2, [r7, #16]
 8007860:	60da      	str	r2, [r3, #12]
 8007862:	e0cf      	b.n	8007a04 <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 8007864:	2301      	movs	r3, #1
 8007866:	76bb      	strb	r3, [r7, #26]
 8007868:	e0cc      	b.n	8007a04 <UART_SetConfig+0x470>
 800786a:	bf00      	nop
 800786c:	cfff69f3 	.word	0xcfff69f3
 8007870:	40008000 	.word	0x40008000
 8007874:	40013800 	.word	0x40013800
 8007878:	40004400 	.word	0x40004400
 800787c:	00f42400 	.word	0x00f42400
 8007880:	0801b4ec 	.word	0x0801b4ec
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	69db      	ldr	r3, [r3, #28]
 8007888:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800788c:	d165      	bne.n	800795a <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 800788e:	7efb      	ldrb	r3, [r7, #27]
 8007890:	2b08      	cmp	r3, #8
 8007892:	d828      	bhi.n	80078e6 <UART_SetConfig+0x352>
 8007894:	a201      	add	r2, pc, #4	; (adr r2, 800789c <UART_SetConfig+0x308>)
 8007896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800789a:	bf00      	nop
 800789c:	080078c1 	.word	0x080078c1
 80078a0:	080078c9 	.word	0x080078c9
 80078a4:	080078d1 	.word	0x080078d1
 80078a8:	080078e7 	.word	0x080078e7
 80078ac:	080078d7 	.word	0x080078d7
 80078b0:	080078e7 	.word	0x080078e7
 80078b4:	080078e7 	.word	0x080078e7
 80078b8:	080078e7 	.word	0x080078e7
 80078bc:	080078df 	.word	0x080078df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078c0:	f7fd fff6 	bl	80058b0 <HAL_RCC_GetPCLK1Freq>
 80078c4:	6178      	str	r0, [r7, #20]
        break;
 80078c6:	e013      	b.n	80078f0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80078c8:	f7fe f804 	bl	80058d4 <HAL_RCC_GetPCLK2Freq>
 80078cc:	6178      	str	r0, [r7, #20]
        break;
 80078ce:	e00f      	b.n	80078f0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078d0:	4b56      	ldr	r3, [pc, #344]	; (8007a2c <UART_SetConfig+0x498>)
 80078d2:	617b      	str	r3, [r7, #20]
        break;
 80078d4:	e00c      	b.n	80078f0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078d6:	f7fd ff37 	bl	8005748 <HAL_RCC_GetSysClockFreq>
 80078da:	6178      	str	r0, [r7, #20]
        break;
 80078dc:	e008      	b.n	80078f0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80078e2:	617b      	str	r3, [r7, #20]
        break;
 80078e4:	e004      	b.n	80078f0 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 80078e6:	2300      	movs	r3, #0
 80078e8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	76bb      	strb	r3, [r7, #26]
        break;
 80078ee:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	f000 8086 	beq.w	8007a04 <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078fc:	4a4c      	ldr	r2, [pc, #304]	; (8007a30 <UART_SetConfig+0x49c>)
 80078fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007902:	461a      	mov	r2, r3
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	fbb3 f3f2 	udiv	r3, r3, r2
 800790a:	005a      	lsls	r2, r3, #1
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	085b      	lsrs	r3, r3, #1
 8007912:	441a      	add	r2, r3
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	685b      	ldr	r3, [r3, #4]
 8007918:	fbb2 f3f3 	udiv	r3, r2, r3
 800791c:	b29b      	uxth	r3, r3
 800791e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	2b0f      	cmp	r3, #15
 8007924:	d916      	bls.n	8007954 <UART_SetConfig+0x3c0>
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800792c:	d212      	bcs.n	8007954 <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	b29b      	uxth	r3, r3
 8007932:	f023 030f 	bic.w	r3, r3, #15
 8007936:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	085b      	lsrs	r3, r3, #1
 800793c:	b29b      	uxth	r3, r3
 800793e:	f003 0307 	and.w	r3, r3, #7
 8007942:	b29a      	uxth	r2, r3
 8007944:	89fb      	ldrh	r3, [r7, #14]
 8007946:	4313      	orrs	r3, r2
 8007948:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	89fa      	ldrh	r2, [r7, #14]
 8007950:	60da      	str	r2, [r3, #12]
 8007952:	e057      	b.n	8007a04 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8007954:	2301      	movs	r3, #1
 8007956:	76bb      	strb	r3, [r7, #26]
 8007958:	e054      	b.n	8007a04 <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 800795a:	7efb      	ldrb	r3, [r7, #27]
 800795c:	2b08      	cmp	r3, #8
 800795e:	d828      	bhi.n	80079b2 <UART_SetConfig+0x41e>
 8007960:	a201      	add	r2, pc, #4	; (adr r2, 8007968 <UART_SetConfig+0x3d4>)
 8007962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007966:	bf00      	nop
 8007968:	0800798d 	.word	0x0800798d
 800796c:	08007995 	.word	0x08007995
 8007970:	0800799d 	.word	0x0800799d
 8007974:	080079b3 	.word	0x080079b3
 8007978:	080079a3 	.word	0x080079a3
 800797c:	080079b3 	.word	0x080079b3
 8007980:	080079b3 	.word	0x080079b3
 8007984:	080079b3 	.word	0x080079b3
 8007988:	080079ab 	.word	0x080079ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800798c:	f7fd ff90 	bl	80058b0 <HAL_RCC_GetPCLK1Freq>
 8007990:	6178      	str	r0, [r7, #20]
        break;
 8007992:	e013      	b.n	80079bc <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007994:	f7fd ff9e 	bl	80058d4 <HAL_RCC_GetPCLK2Freq>
 8007998:	6178      	str	r0, [r7, #20]
        break;
 800799a:	e00f      	b.n	80079bc <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800799c:	4b23      	ldr	r3, [pc, #140]	; (8007a2c <UART_SetConfig+0x498>)
 800799e:	617b      	str	r3, [r7, #20]
        break;
 80079a0:	e00c      	b.n	80079bc <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079a2:	f7fd fed1 	bl	8005748 <HAL_RCC_GetSysClockFreq>
 80079a6:	6178      	str	r0, [r7, #20]
        break;
 80079a8:	e008      	b.n	80079bc <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079ae:	617b      	str	r3, [r7, #20]
        break;
 80079b0:	e004      	b.n	80079bc <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 80079b2:	2300      	movs	r3, #0
 80079b4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	76bb      	strb	r3, [r7, #26]
        break;
 80079ba:	bf00      	nop
    }

    if (pclk != 0U)
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d020      	beq.n	8007a04 <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079c6:	4a1a      	ldr	r2, [pc, #104]	; (8007a30 <UART_SetConfig+0x49c>)
 80079c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079cc:	461a      	mov	r2, r3
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	fbb3 f2f2 	udiv	r2, r3, r2
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	085b      	lsrs	r3, r3, #1
 80079da:	441a      	add	r2, r3
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80079e4:	b29b      	uxth	r3, r3
 80079e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	2b0f      	cmp	r3, #15
 80079ec:	d908      	bls.n	8007a00 <UART_SetConfig+0x46c>
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079f4:	d204      	bcs.n	8007a00 <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	693a      	ldr	r2, [r7, #16]
 80079fc:	60da      	str	r2, [r3, #12]
 80079fe:	e001      	b.n	8007a04 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8007a00:	2301      	movs	r3, #1
 8007a02:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2201      	movs	r2, #1
 8007a08:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2200      	movs	r2, #0
 8007a18:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8007a20:	7ebb      	ldrb	r3, [r7, #26]
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3720      	adds	r7, #32
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bdb0      	pop	{r4, r5, r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	00f42400 	.word	0x00f42400
 8007a30:	0801b4ec 	.word	0x0801b4ec

08007a34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a40:	f003 0301 	and.w	r3, r3, #1
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d00a      	beq.n	8007a5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	430a      	orrs	r2, r1
 8007a5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a62:	f003 0302 	and.w	r3, r3, #2
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d00a      	beq.n	8007a80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	430a      	orrs	r2, r1
 8007a7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a84:	f003 0304 	and.w	r3, r3, #4
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d00a      	beq.n	8007aa2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	430a      	orrs	r2, r1
 8007aa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007aa6:	f003 0308 	and.w	r3, r3, #8
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d00a      	beq.n	8007ac4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	430a      	orrs	r2, r1
 8007ac2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ac8:	f003 0310 	and.w	r3, r3, #16
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d00a      	beq.n	8007ae6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	430a      	orrs	r2, r1
 8007ae4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007aea:	f003 0320 	and.w	r3, r3, #32
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d00a      	beq.n	8007b08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	430a      	orrs	r2, r1
 8007b06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d01a      	beq.n	8007b4a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	430a      	orrs	r2, r1
 8007b28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b32:	d10a      	bne.n	8007b4a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	685b      	ldr	r3, [r3, #4]
 8007b3a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	430a      	orrs	r2, r1
 8007b48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d00a      	beq.n	8007b6c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	430a      	orrs	r2, r1
 8007b6a:	605a      	str	r2, [r3, #4]
  }
}
 8007b6c:	bf00      	nop
 8007b6e:	370c      	adds	r7, #12
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bc80      	pop	{r7}
 8007b74:	4770      	bx	lr

08007b76 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007b76:	b580      	push	{r7, lr}
 8007b78:	b086      	sub	sp, #24
 8007b7a:	af02      	add	r7, sp, #8
 8007b7c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2200      	movs	r2, #0
 8007b82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007b86:	f7fa f897 	bl	8001cb8 <HAL_GetTick>
 8007b8a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f003 0308 	and.w	r3, r3, #8
 8007b96:	2b08      	cmp	r3, #8
 8007b98:	d10e      	bne.n	8007bb8 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b9a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b9e:	9300      	str	r3, [sp, #0]
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f000 f82f 	bl	8007c0c <UART_WaitOnFlagUntilTimeout>
 8007bae:	4603      	mov	r3, r0
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d001      	beq.n	8007bb8 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007bb4:	2303      	movs	r3, #3
 8007bb6:	e025      	b.n	8007c04 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f003 0304 	and.w	r3, r3, #4
 8007bc2:	2b04      	cmp	r3, #4
 8007bc4:	d10e      	bne.n	8007be4 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bc6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007bca:	9300      	str	r3, [sp, #0]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f000 f819 	bl	8007c0c <UART_WaitOnFlagUntilTimeout>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d001      	beq.n	8007be4 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007be0:	2303      	movs	r3, #3
 8007be2:	e00f      	b.n	8007c04 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2220      	movs	r2, #32
 8007be8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2220      	movs	r2, #32
 8007bf0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007c02:	2300      	movs	r3, #0
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3710      	adds	r7, #16
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}

08007c0c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b084      	sub	sp, #16
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	60f8      	str	r0, [r7, #12]
 8007c14:	60b9      	str	r1, [r7, #8]
 8007c16:	603b      	str	r3, [r7, #0]
 8007c18:	4613      	mov	r3, r2
 8007c1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c1c:	e062      	b.n	8007ce4 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c1e:	69bb      	ldr	r3, [r7, #24]
 8007c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c24:	d05e      	beq.n	8007ce4 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c26:	f7fa f847 	bl	8001cb8 <HAL_GetTick>
 8007c2a:	4602      	mov	r2, r0
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	1ad3      	subs	r3, r2, r3
 8007c30:	69ba      	ldr	r2, [r7, #24]
 8007c32:	429a      	cmp	r2, r3
 8007c34:	d302      	bcc.n	8007c3c <UART_WaitOnFlagUntilTimeout+0x30>
 8007c36:	69bb      	ldr	r3, [r7, #24]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d11d      	bne.n	8007c78 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	681a      	ldr	r2, [r3, #0]
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007c4a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	689a      	ldr	r2, [r3, #8]
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f022 0201 	bic.w	r2, r2, #1
 8007c5a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2220      	movs	r2, #32
 8007c60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2220      	movs	r2, #32
 8007c68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007c74:	2303      	movs	r3, #3
 8007c76:	e045      	b.n	8007d04 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f003 0304 	and.w	r3, r3, #4
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d02e      	beq.n	8007ce4 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	69db      	ldr	r3, [r3, #28]
 8007c8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c94:	d126      	bne.n	8007ce4 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007c9e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007cae:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	689a      	ldr	r2, [r3, #8]
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f022 0201 	bic.w	r2, r2, #1
 8007cbe:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	2220      	movs	r2, #32
 8007cc4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	2220      	movs	r2, #32
 8007ccc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2220      	movs	r2, #32
 8007cd4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007ce0:	2303      	movs	r3, #3
 8007ce2:	e00f      	b.n	8007d04 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	69da      	ldr	r2, [r3, #28]
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	4013      	ands	r3, r2
 8007cee:	68ba      	ldr	r2, [r7, #8]
 8007cf0:	429a      	cmp	r2, r3
 8007cf2:	bf0c      	ite	eq
 8007cf4:	2301      	moveq	r3, #1
 8007cf6:	2300      	movne	r3, #0
 8007cf8:	b2db      	uxtb	r3, r3
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	79fb      	ldrb	r3, [r7, #7]
 8007cfe:	429a      	cmp	r2, r3
 8007d00:	d08d      	beq.n	8007c1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d02:	2300      	movs	r3, #0
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3710      	adds	r7, #16
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}

08007d0c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b085      	sub	sp, #20
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	60f8      	str	r0, [r7, #12]
 8007d14:	60b9      	str	r1, [r7, #8]
 8007d16:	4613      	mov	r3, r2
 8007d18:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	68ba      	ldr	r2, [r7, #8]
 8007d1e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	88fa      	ldrh	r2, [r7, #6]
 8007d24:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	88fa      	ldrh	r2, [r7, #6]
 8007d2c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2200      	movs	r2, #0
 8007d34:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d3e:	d10e      	bne.n	8007d5e <UART_Start_Receive_IT+0x52>
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	691b      	ldr	r3, [r3, #16]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d105      	bne.n	8007d54 <UART_Start_Receive_IT+0x48>
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007d4e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d52:	e02d      	b.n	8007db0 <UART_Start_Receive_IT+0xa4>
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	22ff      	movs	r2, #255	; 0xff
 8007d58:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d5c:	e028      	b.n	8007db0 <UART_Start_Receive_IT+0xa4>
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	689b      	ldr	r3, [r3, #8]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d10d      	bne.n	8007d82 <UART_Start_Receive_IT+0x76>
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	691b      	ldr	r3, [r3, #16]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d104      	bne.n	8007d78 <UART_Start_Receive_IT+0x6c>
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	22ff      	movs	r2, #255	; 0xff
 8007d72:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d76:	e01b      	b.n	8007db0 <UART_Start_Receive_IT+0xa4>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	227f      	movs	r2, #127	; 0x7f
 8007d7c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d80:	e016      	b.n	8007db0 <UART_Start_Receive_IT+0xa4>
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007d8a:	d10d      	bne.n	8007da8 <UART_Start_Receive_IT+0x9c>
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	691b      	ldr	r3, [r3, #16]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d104      	bne.n	8007d9e <UART_Start_Receive_IT+0x92>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	227f      	movs	r2, #127	; 0x7f
 8007d98:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d9c:	e008      	b.n	8007db0 <UART_Start_Receive_IT+0xa4>
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	223f      	movs	r2, #63	; 0x3f
 8007da2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007da6:	e003      	b.n	8007db0 <UART_Start_Receive_IT+0xa4>
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2200      	movs	r2, #0
 8007dac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2200      	movs	r2, #0
 8007db4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2222      	movs	r2, #34	; 0x22
 8007dbc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	689a      	ldr	r2, [r3, #8]
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f042 0201 	orr.w	r2, r2, #1
 8007dce:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007dd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007dd8:	d12a      	bne.n	8007e30 <UART_Start_Receive_IT+0x124>
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007de0:	88fa      	ldrh	r2, [r7, #6]
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d324      	bcc.n	8007e30 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dee:	d107      	bne.n	8007e00 <UART_Start_Receive_IT+0xf4>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	691b      	ldr	r3, [r3, #16]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d103      	bne.n	8007e00 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	4a1e      	ldr	r2, [pc, #120]	; (8007e74 <UART_Start_Receive_IT+0x168>)
 8007dfc:	671a      	str	r2, [r3, #112]	; 0x70
 8007dfe:	e002      	b.n	8007e06 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	4a1d      	ldr	r2, [pc, #116]	; (8007e78 <UART_Start_Receive_IT+0x16c>)
 8007e04:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	681a      	ldr	r2, [r3, #0]
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e1c:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	689a      	ldr	r2, [r3, #8]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007e2c:	609a      	str	r2, [r3, #8]
 8007e2e:	e01b      	b.n	8007e68 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e38:	d107      	bne.n	8007e4a <UART_Start_Receive_IT+0x13e>
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	691b      	ldr	r3, [r3, #16]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d103      	bne.n	8007e4a <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	4a0d      	ldr	r2, [pc, #52]	; (8007e7c <UART_Start_Receive_IT+0x170>)
 8007e46:	671a      	str	r2, [r3, #112]	; 0x70
 8007e48:	e002      	b.n	8007e50 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	4a0c      	ldr	r2, [pc, #48]	; (8007e80 <UART_Start_Receive_IT+0x174>)
 8007e4e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2200      	movs	r2, #0
 8007e54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8007e66:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8007e68:	2300      	movs	r3, #0
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	3714      	adds	r7, #20
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bc80      	pop	{r7}
 8007e72:	4770      	bx	lr
 8007e74:	08008425 	.word	0x08008425
 8007e78:	08008221 	.word	0x08008221
 8007e7c:	08008149 	.word	0x08008149
 8007e80:	08008071 	.word	0x08008071

08007e84 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	681a      	ldr	r2, [r3, #0]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007e9a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	689a      	ldr	r2, [r3, #8]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8007eaa:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2220      	movs	r2, #32
 8007eb0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8007eb4:	bf00      	nop
 8007eb6:	370c      	adds	r7, #12
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bc80      	pop	{r7}
 8007ebc:	4770      	bx	lr

08007ebe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ebe:	b480      	push	{r7}
 8007ec0:	b083      	sub	sp, #12
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007ed4:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	689b      	ldr	r3, [r3, #8]
 8007edc:	687a      	ldr	r2, [r7, #4]
 8007ede:	6812      	ldr	r2, [r2, #0]
 8007ee0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ee4:	f023 0301 	bic.w	r3, r3, #1
 8007ee8:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d107      	bne.n	8007f02 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	681a      	ldr	r2, [r3, #0]
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f022 0210 	bic.w	r2, r2, #16
 8007f00:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2220      	movs	r2, #32
 8007f06:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2200      	movs	r2, #0
 8007f14:	671a      	str	r2, [r3, #112]	; 0x70
}
 8007f16:	bf00      	nop
 8007f18:	370c      	adds	r7, #12
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bc80      	pop	{r7}
 8007f1e:	4770      	bx	lr

08007f20 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b084      	sub	sp, #16
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f2c:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f003 0320 	and.w	r3, r3, #32
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d114      	bne.n	8007f66 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	689a      	ldr	r2, [r3, #8]
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007f52:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	681a      	ldr	r2, [r3, #0]
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f62:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007f64:	e002      	b.n	8007f6c <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8007f66:	68f8      	ldr	r0, [r7, #12]
 8007f68:	f7fa fb2c 	bl	80025c4 <HAL_UART_TxCpltCallback>
}
 8007f6c:	bf00      	nop
 8007f6e:	3710      	adds	r7, #16
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}

08007f74 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b084      	sub	sp, #16
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f80:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007f82:	68f8      	ldr	r0, [r7, #12]
 8007f84:	f7ff fae8 	bl	8007558 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f88:	bf00      	nop
 8007f8a:	3710      	adds	r7, #16
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}

08007f90 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b086      	sub	sp, #24
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f9c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007fa4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fac:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	689b      	ldr	r3, [r3, #8]
 8007fb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fb8:	2b80      	cmp	r3, #128	; 0x80
 8007fba:	d109      	bne.n	8007fd0 <UART_DMAError+0x40>
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	2b21      	cmp	r3, #33	; 0x21
 8007fc0:	d106      	bne.n	8007fd0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8007fca:	6978      	ldr	r0, [r7, #20]
 8007fcc:	f7ff ff5a 	bl	8007e84 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fda:	2b40      	cmp	r3, #64	; 0x40
 8007fdc:	d109      	bne.n	8007ff2 <UART_DMAError+0x62>
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	2b22      	cmp	r3, #34	; 0x22
 8007fe2:	d106      	bne.n	8007ff2 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8007fec:	6978      	ldr	r0, [r7, #20]
 8007fee:	f7ff ff66 	bl	8007ebe <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ff8:	f043 0210 	orr.w	r2, r3, #16
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008002:	6978      	ldr	r0, [r7, #20]
 8008004:	f7ff fab1 	bl	800756a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008008:	bf00      	nop
 800800a:	3718      	adds	r7, #24
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b084      	sub	sp, #16
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800801c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	2200      	movs	r2, #0
 8008022:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2200      	movs	r2, #0
 800802a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800802e:	68f8      	ldr	r0, [r7, #12]
 8008030:	f7ff fa9b 	bl	800756a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008034:	bf00      	nop
 8008036:	3710      	adds	r7, #16
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b082      	sub	sp, #8
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008052:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2220      	movs	r2, #32
 8008058:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2200      	movs	r2, #0
 8008060:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f7fa faae 	bl	80025c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008068:	bf00      	nop
 800806a:	3708      	adds	r7, #8
 800806c:	46bd      	mov	sp, r7
 800806e:	bd80      	pop	{r7, pc}

08008070 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b084      	sub	sp, #16
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800807e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008086:	2b22      	cmp	r3, #34	; 0x22
 8008088:	d152      	bne.n	8008130 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008090:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008092:	89bb      	ldrh	r3, [r7, #12]
 8008094:	b2d9      	uxtb	r1, r3
 8008096:	89fb      	ldrh	r3, [r7, #14]
 8008098:	b2da      	uxtb	r2, r3
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800809e:	400a      	ands	r2, r1
 80080a0:	b2d2      	uxtb	r2, r2
 80080a2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080a8:	1c5a      	adds	r2, r3, #1
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80080b4:	b29b      	uxth	r3, r3
 80080b6:	3b01      	subs	r3, #1
 80080b8:	b29a      	uxth	r2, r3
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80080c6:	b29b      	uxth	r3, r3
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d139      	bne.n	8008140 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80080da:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	689a      	ldr	r2, [r3, #8]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f022 0201 	bic.w	r2, r2, #1
 80080ea:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2220      	movs	r2, #32
 80080f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080fe:	2b01      	cmp	r3, #1
 8008100:	d10f      	bne.n	8008122 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f022 0210 	bic.w	r2, r2, #16
 8008110:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008118:	4619      	mov	r1, r3
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f7ff fa2e 	bl	800757c <HAL_UARTEx_RxEventCallback>
 8008120:	e002      	b.n	8008128 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f7fa fa5c 	bl	80025e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2200      	movs	r2, #0
 800812c:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800812e:	e007      	b.n	8008140 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	699a      	ldr	r2, [r3, #24]
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f042 0208 	orr.w	r2, r2, #8
 800813e:	619a      	str	r2, [r3, #24]
}
 8008140:	bf00      	nop
 8008142:	3710      	adds	r7, #16
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}

08008148 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b084      	sub	sp, #16
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008156:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800815e:	2b22      	cmp	r3, #34	; 0x22
 8008160:	d152      	bne.n	8008208 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008168:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800816e:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008170:	89ba      	ldrh	r2, [r7, #12]
 8008172:	89fb      	ldrh	r3, [r7, #14]
 8008174:	4013      	ands	r3, r2
 8008176:	b29a      	uxth	r2, r3
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008180:	1c9a      	adds	r2, r3, #2
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800818c:	b29b      	uxth	r3, r3
 800818e:	3b01      	subs	r3, #1
 8008190:	b29a      	uxth	r2, r3
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800819e:	b29b      	uxth	r3, r3
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d139      	bne.n	8008218 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80081b2:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	689a      	ldr	r2, [r3, #8]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f022 0201 	bic.w	r2, r2, #1
 80081c2:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2220      	movs	r2, #32
 80081c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2200      	movs	r2, #0
 80081d0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d10f      	bne.n	80081fa <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f022 0210 	bic.w	r2, r2, #16
 80081e8:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80081f0:	4619      	mov	r1, r3
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f7ff f9c2 	bl	800757c <HAL_UARTEx_RxEventCallback>
 80081f8:	e002      	b.n	8008200 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f7fa f9f0 	bl	80025e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2200      	movs	r2, #0
 8008204:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008206:	e007      	b.n	8008218 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	699a      	ldr	r2, [r3, #24]
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f042 0208 	orr.w	r2, r2, #8
 8008216:	619a      	str	r2, [r3, #24]
}
 8008218:	bf00      	nop
 800821a:	3710      	adds	r7, #16
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}

08008220 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b088      	sub	sp, #32
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800822e:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	69db      	ldr	r3, [r3, #28]
 8008236:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	689b      	ldr	r3, [r3, #8]
 8008246:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800824e:	2b22      	cmp	r3, #34	; 0x22
 8008250:	f040 80da 	bne.w	8008408 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800825a:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800825c:	e0aa      	b.n	80083b4 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008264:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008266:	89bb      	ldrh	r3, [r7, #12]
 8008268:	b2d9      	uxtb	r1, r3
 800826a:	8b7b      	ldrh	r3, [r7, #26]
 800826c:	b2da      	uxtb	r2, r3
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008272:	400a      	ands	r2, r1
 8008274:	b2d2      	uxtb	r2, r2
 8008276:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800827c:	1c5a      	adds	r2, r3, #1
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008288:	b29b      	uxth	r3, r3
 800828a:	3b01      	subs	r3, #1
 800828c:	b29a      	uxth	r2, r3
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	69db      	ldr	r3, [r3, #28]
 800829a:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800829c:	69fb      	ldr	r3, [r7, #28]
 800829e:	f003 0307 	and.w	r3, r3, #7
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d04d      	beq.n	8008342 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80082a6:	69fb      	ldr	r3, [r7, #28]
 80082a8:	f003 0301 	and.w	r3, r3, #1
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d010      	beq.n	80082d2 <UART_RxISR_8BIT_FIFOEN+0xb2>
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d00b      	beq.n	80082d2 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	2201      	movs	r2, #1
 80082c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80082c8:	f043 0201 	orr.w	r2, r3, #1
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80082d2:	69fb      	ldr	r3, [r7, #28]
 80082d4:	f003 0302 	and.w	r3, r3, #2
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d010      	beq.n	80082fe <UART_RxISR_8BIT_FIFOEN+0xde>
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	f003 0301 	and.w	r3, r3, #1
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d00b      	beq.n	80082fe <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	2202      	movs	r2, #2
 80082ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80082f4:	f043 0204 	orr.w	r2, r3, #4
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80082fe:	69fb      	ldr	r3, [r7, #28]
 8008300:	f003 0304 	and.w	r3, r3, #4
 8008304:	2b00      	cmp	r3, #0
 8008306:	d010      	beq.n	800832a <UART_RxISR_8BIT_FIFOEN+0x10a>
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	f003 0301 	and.w	r3, r3, #1
 800830e:	2b00      	cmp	r3, #0
 8008310:	d00b      	beq.n	800832a <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	2204      	movs	r2, #4
 8008318:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008320:	f043 0202 	orr.w	r2, r3, #2
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008330:	2b00      	cmp	r3, #0
 8008332:	d006      	beq.n	8008342 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f7ff f918 	bl	800756a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008348:	b29b      	uxth	r3, r3
 800834a:	2b00      	cmp	r3, #0
 800834c:	d132      	bne.n	80083b4 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	681a      	ldr	r2, [r3, #0]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800835c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	689b      	ldr	r3, [r3, #8]
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	6812      	ldr	r2, [r2, #0]
 8008368:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800836c:	f023 0301 	bic.w	r3, r3, #1
 8008370:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2220      	movs	r2, #32
 8008376:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008384:	2b01      	cmp	r3, #1
 8008386:	d10f      	bne.n	80083a8 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	681a      	ldr	r2, [r3, #0]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f022 0210 	bic.w	r2, r2, #16
 8008396:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800839e:	4619      	mov	r1, r3
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f7ff f8eb 	bl	800757c <HAL_UARTEx_RxEventCallback>
 80083a6:	e002      	b.n	80083ae <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80083a8:	6878      	ldr	r0, [r7, #4]
 80083aa:	f7fa f919 	bl	80025e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2200      	movs	r2, #0
 80083b2:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80083b4:	89fb      	ldrh	r3, [r7, #14]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d005      	beq.n	80083c6 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 80083ba:	69fb      	ldr	r3, [r7, #28]
 80083bc:	f003 0320 	and.w	r3, r3, #32
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	f47f af4c 	bne.w	800825e <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80083cc:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80083ce:	897b      	ldrh	r3, [r7, #10]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d021      	beq.n	8008418 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80083da:	897a      	ldrh	r2, [r7, #10]
 80083dc:	429a      	cmp	r2, r3
 80083de:	d21b      	bcs.n	8008418 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	689a      	ldr	r2, [r3, #8]
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80083ee:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	4a0b      	ldr	r2, [pc, #44]	; (8008420 <UART_RxISR_8BIT_FIFOEN+0x200>)
 80083f4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f042 0220 	orr.w	r2, r2, #32
 8008404:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008406:	e007      	b.n	8008418 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	699a      	ldr	r2, [r3, #24]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f042 0208 	orr.w	r2, r2, #8
 8008416:	619a      	str	r2, [r3, #24]
}
 8008418:	bf00      	nop
 800841a:	3720      	adds	r7, #32
 800841c:	46bd      	mov	sp, r7
 800841e:	bd80      	pop	{r7, pc}
 8008420:	08008071 	.word	0x08008071

08008424 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b08a      	sub	sp, #40	; 0x28
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008432:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	69db      	ldr	r3, [r3, #28]
 800843a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008452:	2b22      	cmp	r3, #34	; 0x22
 8008454:	f040 80da 	bne.w	800860c <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800845e:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008460:	e0aa      	b.n	80085b8 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008468:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800846e:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 8008470:	8aba      	ldrh	r2, [r7, #20]
 8008472:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008474:	4013      	ands	r3, r2
 8008476:	b29a      	uxth	r2, r3
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008480:	1c9a      	adds	r2, r3, #2
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800848c:	b29b      	uxth	r3, r3
 800848e:	3b01      	subs	r3, #1
 8008490:	b29a      	uxth	r2, r3
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	69db      	ldr	r3, [r3, #28]
 800849e:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80084a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a2:	f003 0307 	and.w	r3, r3, #7
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d04d      	beq.n	8008546 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80084aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ac:	f003 0301 	and.w	r3, r3, #1
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d010      	beq.n	80084d6 <UART_RxISR_16BIT_FIFOEN+0xb2>
 80084b4:	69fb      	ldr	r3, [r7, #28]
 80084b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d00b      	beq.n	80084d6 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	2201      	movs	r2, #1
 80084c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084cc:	f043 0201 	orr.w	r2, r3, #1
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80084d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084d8:	f003 0302 	and.w	r3, r3, #2
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d010      	beq.n	8008502 <UART_RxISR_16BIT_FIFOEN+0xde>
 80084e0:	69bb      	ldr	r3, [r7, #24]
 80084e2:	f003 0301 	and.w	r3, r3, #1
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d00b      	beq.n	8008502 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	2202      	movs	r2, #2
 80084f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084f8:	f043 0204 	orr.w	r2, r3, #4
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008504:	f003 0304 	and.w	r3, r3, #4
 8008508:	2b00      	cmp	r3, #0
 800850a:	d010      	beq.n	800852e <UART_RxISR_16BIT_FIFOEN+0x10a>
 800850c:	69bb      	ldr	r3, [r7, #24]
 800850e:	f003 0301 	and.w	r3, r3, #1
 8008512:	2b00      	cmp	r3, #0
 8008514:	d00b      	beq.n	800852e <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	2204      	movs	r2, #4
 800851c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008524:	f043 0202 	orr.w	r2, r3, #2
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008534:	2b00      	cmp	r3, #0
 8008536:	d006      	beq.n	8008546 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f7ff f816 	bl	800756a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2200      	movs	r2, #0
 8008542:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800854c:	b29b      	uxth	r3, r3
 800854e:	2b00      	cmp	r3, #0
 8008550:	d132      	bne.n	80085b8 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008560:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	689b      	ldr	r3, [r3, #8]
 8008568:	687a      	ldr	r2, [r7, #4]
 800856a:	6812      	ldr	r2, [r2, #0]
 800856c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008570:	f023 0301 	bic.w	r3, r3, #1
 8008574:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2220      	movs	r2, #32
 800857a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008588:	2b01      	cmp	r3, #1
 800858a:	d10f      	bne.n	80085ac <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	681a      	ldr	r2, [r3, #0]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f022 0210 	bic.w	r2, r2, #16
 800859a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80085a2:	4619      	mov	r1, r3
 80085a4:	6878      	ldr	r0, [r7, #4]
 80085a6:	f7fe ffe9 	bl	800757c <HAL_UARTEx_RxEventCallback>
 80085aa:	e002      	b.n	80085b2 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80085ac:	6878      	ldr	r0, [r7, #4]
 80085ae:	f7fa f817 	bl	80025e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2200      	movs	r2, #0
 80085b6:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80085b8:	8afb      	ldrh	r3, [r7, #22]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d005      	beq.n	80085ca <UART_RxISR_16BIT_FIFOEN+0x1a6>
 80085be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085c0:	f003 0320 	and.w	r3, r3, #32
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	f47f af4c 	bne.w	8008462 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80085d0:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80085d2:	89fb      	ldrh	r3, [r7, #14]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d021      	beq.n	800861c <UART_RxISR_16BIT_FIFOEN+0x1f8>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80085de:	89fa      	ldrh	r2, [r7, #14]
 80085e0:	429a      	cmp	r2, r3
 80085e2:	d21b      	bcs.n	800861c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	689a      	ldr	r2, [r3, #8]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80085f2:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	4a0b      	ldr	r2, [pc, #44]	; (8008624 <UART_RxISR_16BIT_FIFOEN+0x200>)
 80085f8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	681a      	ldr	r2, [r3, #0]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f042 0220 	orr.w	r2, r2, #32
 8008608:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800860a:	e007      	b.n	800861c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	699a      	ldr	r2, [r3, #24]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f042 0208 	orr.w	r2, r2, #8
 800861a:	619a      	str	r2, [r3, #24]
}
 800861c:	bf00      	nop
 800861e:	3728      	adds	r7, #40	; 0x28
 8008620:	46bd      	mov	sp, r7
 8008622:	bd80      	pop	{r7, pc}
 8008624:	08008149 	.word	0x08008149

08008628 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008628:	b480      	push	{r7}
 800862a:	b083      	sub	sp, #12
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008630:	bf00      	nop
 8008632:	370c      	adds	r7, #12
 8008634:	46bd      	mov	sp, r7
 8008636:	bc80      	pop	{r7}
 8008638:	4770      	bx	lr

0800863a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800863a:	b480      	push	{r7}
 800863c:	b083      	sub	sp, #12
 800863e:	af00      	add	r7, sp, #0
 8008640:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008642:	bf00      	nop
 8008644:	370c      	adds	r7, #12
 8008646:	46bd      	mov	sp, r7
 8008648:	bc80      	pop	{r7}
 800864a:	4770      	bx	lr

0800864c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800864c:	b480      	push	{r7}
 800864e:	b083      	sub	sp, #12
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008654:	bf00      	nop
 8008656:	370c      	adds	r7, #12
 8008658:	46bd      	mov	sp, r7
 800865a:	bc80      	pop	{r7}
 800865c:	4770      	bx	lr

0800865e <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800865e:	b580      	push	{r7, lr}
 8008660:	b088      	sub	sp, #32
 8008662:	af02      	add	r7, sp, #8
 8008664:	60f8      	str	r0, [r7, #12]
 8008666:	1d3b      	adds	r3, r7, #4
 8008668:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800866c:	2300      	movs	r3, #0
 800866e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008676:	2b01      	cmp	r3, #1
 8008678:	d101      	bne.n	800867e <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800867a:	2302      	movs	r3, #2
 800867c:	e046      	b.n	800870c <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	2201      	movs	r2, #1
 8008682:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	2224      	movs	r2, #36	; 0x24
 800868a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	681a      	ldr	r2, [r3, #0]
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f022 0201 	bic.w	r2, r2, #1
 800869c:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	689b      	ldr	r3, [r3, #8]
 80086a4:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80086a8:	687a      	ldr	r2, [r7, #4]
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	430a      	orrs	r2, r1
 80086b0:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d105      	bne.n	80086c4 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 80086b8:	1d3b      	adds	r3, r7, #4
 80086ba:	e893 0006 	ldmia.w	r3, {r1, r2}
 80086be:	68f8      	ldr	r0, [r7, #12]
 80086c0:	f000 f900 	bl	80088c4 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	681a      	ldr	r2, [r3, #0]
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f042 0201 	orr.w	r2, r2, #1
 80086d2:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80086d4:	f7f9 faf0 	bl	8001cb8 <HAL_GetTick>
 80086d8:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80086da:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80086de:	9300      	str	r3, [sp, #0]
 80086e0:	693b      	ldr	r3, [r7, #16]
 80086e2:	2200      	movs	r2, #0
 80086e4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80086e8:	68f8      	ldr	r0, [r7, #12]
 80086ea:	f7ff fa8f 	bl	8007c0c <UART_WaitOnFlagUntilTimeout>
 80086ee:	4603      	mov	r3, r0
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d002      	beq.n	80086fa <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 80086f4:	2303      	movs	r3, #3
 80086f6:	75fb      	strb	r3, [r7, #23]
 80086f8:	e003      	b.n	8008702 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	2220      	movs	r2, #32
 80086fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	2200      	movs	r2, #0
 8008706:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 800870a:	7dfb      	ldrb	r3, [r7, #23]
}
 800870c:	4618      	mov	r0, r3
 800870e:	3718      	adds	r7, #24
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}

08008714 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008722:	2b01      	cmp	r3, #1
 8008724:	d101      	bne.n	800872a <HAL_UARTEx_EnableStopMode+0x16>
 8008726:	2302      	movs	r3, #2
 8008728:	e010      	b.n	800874c <HAL_UARTEx_EnableStopMode+0x38>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2201      	movs	r2, #1
 800872e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	681a      	ldr	r2, [r3, #0]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f042 0202 	orr.w	r2, r2, #2
 8008740:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800874a:	2300      	movs	r3, #0
}
 800874c:	4618      	mov	r0, r3
 800874e:	370c      	adds	r7, #12
 8008750:	46bd      	mov	sp, r7
 8008752:	bc80      	pop	{r7}
 8008754:	4770      	bx	lr

08008756 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8008756:	b580      	push	{r7, lr}
 8008758:	b084      	sub	sp, #16
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008764:	2b01      	cmp	r3, #1
 8008766:	d101      	bne.n	800876c <HAL_UARTEx_EnableFifoMode+0x16>
 8008768:	2302      	movs	r3, #2
 800876a:	e02b      	b.n	80087c4 <HAL_UARTEx_EnableFifoMode+0x6e>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2201      	movs	r2, #1
 8008770:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2224      	movs	r2, #36	; 0x24
 8008778:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	681a      	ldr	r2, [r3, #0]
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f022 0201 	bic.w	r2, r2, #1
 8008792:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800879a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80087a2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	68fa      	ldr	r2, [r7, #12]
 80087aa:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f000 f8ab 	bl	8008908 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2220      	movs	r2, #32
 80087b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2200      	movs	r2, #0
 80087be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80087c2:	2300      	movs	r3, #0
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3710      	adds	r7, #16
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}

080087cc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b084      	sub	sp, #16
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80087dc:	2b01      	cmp	r3, #1
 80087de:	d101      	bne.n	80087e4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80087e0:	2302      	movs	r3, #2
 80087e2:	e02d      	b.n	8008840 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2201      	movs	r2, #1
 80087e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2224      	movs	r2, #36	; 0x24
 80087f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	681a      	ldr	r2, [r3, #0]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f022 0201 	bic.w	r2, r2, #1
 800880a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	689b      	ldr	r3, [r3, #8]
 8008812:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	683a      	ldr	r2, [r7, #0]
 800881c:	430a      	orrs	r2, r1
 800881e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f000 f871 	bl	8008908 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	68fa      	ldr	r2, [r7, #12]
 800882c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2220      	movs	r2, #32
 8008832:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800883e:	2300      	movs	r3, #0
}
 8008840:	4618      	mov	r0, r3
 8008842:	3710      	adds	r7, #16
 8008844:	46bd      	mov	sp, r7
 8008846:	bd80      	pop	{r7, pc}

08008848 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b084      	sub	sp, #16
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008858:	2b01      	cmp	r3, #1
 800885a:	d101      	bne.n	8008860 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800885c:	2302      	movs	r3, #2
 800885e:	e02d      	b.n	80088bc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2201      	movs	r2, #1
 8008864:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2224      	movs	r2, #36	; 0x24
 800886c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	681a      	ldr	r2, [r3, #0]
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f022 0201 	bic.w	r2, r2, #1
 8008886:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	689b      	ldr	r3, [r3, #8]
 800888e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	683a      	ldr	r2, [r7, #0]
 8008898:	430a      	orrs	r2, r1
 800889a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f000 f833 	bl	8008908 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	68fa      	ldr	r2, [r7, #12]
 80088a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2220      	movs	r2, #32
 80088ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2200      	movs	r2, #0
 80088b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80088ba:	2300      	movs	r3, #0
}
 80088bc:	4618      	mov	r0, r3
 80088be:	3710      	adds	r7, #16
 80088c0:	46bd      	mov	sp, r7
 80088c2:	bd80      	pop	{r7, pc}

080088c4 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 80088c4:	b480      	push	{r7}
 80088c6:	b085      	sub	sp, #20
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	60f8      	str	r0, [r7, #12]
 80088cc:	1d3b      	adds	r3, r7, #4
 80088ce:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	f023 0210 	bic.w	r2, r3, #16
 80088dc:	893b      	ldrh	r3, [r7, #8]
 80088de:	4619      	mov	r1, r3
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	430a      	orrs	r2, r1
 80088e6:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 80088f2:	7abb      	ldrb	r3, [r7, #10]
 80088f4:	061a      	lsls	r2, r3, #24
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	430a      	orrs	r2, r1
 80088fc:	605a      	str	r2, [r3, #4]
}
 80088fe:	bf00      	nop
 8008900:	3714      	adds	r7, #20
 8008902:	46bd      	mov	sp, r7
 8008904:	bc80      	pop	{r7}
 8008906:	4770      	bx	lr

08008908 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008908:	b480      	push	{r7}
 800890a:	b089      	sub	sp, #36	; 0x24
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8008910:	4a2e      	ldr	r2, [pc, #184]	; (80089cc <UARTEx_SetNbDataToProcess+0xc4>)
 8008912:	f107 0314 	add.w	r3, r7, #20
 8008916:	e892 0003 	ldmia.w	r2, {r0, r1}
 800891a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800891e:	4a2c      	ldr	r2, [pc, #176]	; (80089d0 <UARTEx_SetNbDataToProcess+0xc8>)
 8008920:	f107 030c 	add.w	r3, r7, #12
 8008924:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008928:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008930:	2b00      	cmp	r3, #0
 8008932:	d108      	bne.n	8008946 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2201      	movs	r2, #1
 8008938:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2201      	movs	r2, #1
 8008940:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008944:	e03d      	b.n	80089c2 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008946:	2308      	movs	r3, #8
 8008948:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800894a:	2308      	movs	r3, #8
 800894c:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	689b      	ldr	r3, [r3, #8]
 8008954:	0e5b      	lsrs	r3, r3, #25
 8008956:	b2db      	uxtb	r3, r3
 8008958:	f003 0307 	and.w	r3, r3, #7
 800895c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	689b      	ldr	r3, [r3, #8]
 8008964:	0f5b      	lsrs	r3, r3, #29
 8008966:	b2db      	uxtb	r3, r3
 8008968:	f003 0307 	and.w	r3, r3, #7
 800896c:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800896e:	7fbb      	ldrb	r3, [r7, #30]
 8008970:	7f3a      	ldrb	r2, [r7, #28]
 8008972:	f107 0120 	add.w	r1, r7, #32
 8008976:	440a      	add	r2, r1
 8008978:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800897c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008980:	7f3a      	ldrb	r2, [r7, #28]
 8008982:	f107 0120 	add.w	r1, r7, #32
 8008986:	440a      	add	r2, r1
 8008988:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800898c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008990:	b29a      	uxth	r2, r3
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008998:	7ffb      	ldrb	r3, [r7, #31]
 800899a:	7f7a      	ldrb	r2, [r7, #29]
 800899c:	f107 0120 	add.w	r1, r7, #32
 80089a0:	440a      	add	r2, r1
 80089a2:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80089a6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80089aa:	7f7a      	ldrb	r2, [r7, #29]
 80089ac:	f107 0120 	add.w	r1, r7, #32
 80089b0:	440a      	add	r2, r1
 80089b2:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80089b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80089ba:	b29a      	uxth	r2, r3
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80089c2:	bf00      	nop
 80089c4:	3724      	adds	r7, #36	; 0x24
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bc80      	pop	{r7}
 80089ca:	4770      	bx	lr
 80089cc:	0801ac68 	.word	0x0801ac68
 80089d0:	0801ac70 	.word	0x0801ac70

080089d4 <CayenneLppReset>:

  /* USER CODE END CayenneLppCursor */
}

void CayenneLppReset(void)
{
 80089d4:	b480      	push	{r7}
 80089d6:	af00      	add	r7, sp, #0
  CayenneLppCursor = 0;
 80089d8:	4b03      	ldr	r3, [pc, #12]	; (80089e8 <CayenneLppReset+0x14>)
 80089da:	2200      	movs	r2, #0
 80089dc:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN CayenneLppReset */

  /* USER CODE END CayenneLppReset */
}
 80089de:	bf00      	nop
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bc80      	pop	{r7}
 80089e4:	4770      	bx	lr
 80089e6:	bf00      	nop
 80089e8:	200002e6 	.word	0x200002e6

080089ec <CayenneLppGetSize>:

uint8_t CayenneLppGetSize(void)
{
 80089ec:	b480      	push	{r7}
 80089ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CayenneLppGetSize */

  /* USER CODE END CayenneLppGetSize */
  return CayenneLppCursor;
 80089f0:	4b02      	ldr	r3, [pc, #8]	; (80089fc <CayenneLppGetSize+0x10>)
 80089f2:	781b      	ldrb	r3, [r3, #0]
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bc80      	pop	{r7}
 80089fa:	4770      	bx	lr
 80089fc:	200002e6 	.word	0x200002e6

08008a00 <CayenneLppCopy>:
  /* USER CODE END CayenneLppGetBuffer */
  return CayenneLppBuffer;
}

uint8_t CayenneLppCopy(uint8_t *dst)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b082      	sub	sp, #8
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CayenneLppCopy_1 */

  /* USER CODE END CayenneLppCopy_1 */
  UTIL_MEM_cpy_8(dst, CayenneLppBuffer, CayenneLppCursor);
 8008a08:	4b06      	ldr	r3, [pc, #24]	; (8008a24 <CayenneLppCopy+0x24>)
 8008a0a:	781b      	ldrb	r3, [r3, #0]
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	461a      	mov	r2, r3
 8008a10:	4905      	ldr	r1, [pc, #20]	; (8008a28 <CayenneLppCopy+0x28>)
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f010 fe18 	bl	8019648 <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN CayenneLppCopy_2 */

  /* USER CODE END CayenneLppCopy_2 */
  return CayenneLppCursor;
 8008a18:	4b02      	ldr	r3, [pc, #8]	; (8008a24 <CayenneLppCopy+0x24>)
 8008a1a:	781b      	ldrb	r3, [r3, #0]
}
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	3708      	adds	r7, #8
 8008a20:	46bd      	mov	sp, r7
 8008a22:	bd80      	pop	{r7, pc}
 8008a24:	200002e6 	.word	0x200002e6
 8008a28:	200001f4 	.word	0x200001f4

08008a2c <CayenneLppAddDigitalInput>:

uint8_t CayenneLppAddDigitalInput(uint8_t channel, uint8_t value)
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	b083      	sub	sp, #12
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	4603      	mov	r3, r0
 8008a34:	460a      	mov	r2, r1
 8008a36:	71fb      	strb	r3, [r7, #7]
 8008a38:	4613      	mov	r3, r2
 8008a3a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN CayenneLppAddDigitalInput_1 */

  /* USER CODE END CayenneLppAddDigitalInput_1 */
  if ((CayenneLppCursor + LPP_DIGITAL_INPUT_SIZE) > CAYENNE_LPP_MAXBUFFER_SIZE)
 8008a3c:	4b15      	ldr	r3, [pc, #84]	; (8008a94 <CayenneLppAddDigitalInput+0x68>)
 8008a3e:	781b      	ldrb	r3, [r3, #0]
 8008a40:	2bef      	cmp	r3, #239	; 0xef
 8008a42:	d901      	bls.n	8008a48 <CayenneLppAddDigitalInput+0x1c>
  {
    return 0;
 8008a44:	2300      	movs	r3, #0
 8008a46:	e01f      	b.n	8008a88 <CayenneLppAddDigitalInput+0x5c>
  }
  CayenneLppBuffer[CayenneLppCursor++] = channel;
 8008a48:	4b12      	ldr	r3, [pc, #72]	; (8008a94 <CayenneLppAddDigitalInput+0x68>)
 8008a4a:	781b      	ldrb	r3, [r3, #0]
 8008a4c:	1c5a      	adds	r2, r3, #1
 8008a4e:	b2d1      	uxtb	r1, r2
 8008a50:	4a10      	ldr	r2, [pc, #64]	; (8008a94 <CayenneLppAddDigitalInput+0x68>)
 8008a52:	7011      	strb	r1, [r2, #0]
 8008a54:	4619      	mov	r1, r3
 8008a56:	4a10      	ldr	r2, [pc, #64]	; (8008a98 <CayenneLppAddDigitalInput+0x6c>)
 8008a58:	79fb      	ldrb	r3, [r7, #7]
 8008a5a:	5453      	strb	r3, [r2, r1]
  CayenneLppBuffer[CayenneLppCursor++] = LPP_DIGITAL_INPUT;
 8008a5c:	4b0d      	ldr	r3, [pc, #52]	; (8008a94 <CayenneLppAddDigitalInput+0x68>)
 8008a5e:	781b      	ldrb	r3, [r3, #0]
 8008a60:	1c5a      	adds	r2, r3, #1
 8008a62:	b2d1      	uxtb	r1, r2
 8008a64:	4a0b      	ldr	r2, [pc, #44]	; (8008a94 <CayenneLppAddDigitalInput+0x68>)
 8008a66:	7011      	strb	r1, [r2, #0]
 8008a68:	461a      	mov	r2, r3
 8008a6a:	4b0b      	ldr	r3, [pc, #44]	; (8008a98 <CayenneLppAddDigitalInput+0x6c>)
 8008a6c:	2100      	movs	r1, #0
 8008a6e:	5499      	strb	r1, [r3, r2]
  CayenneLppBuffer[CayenneLppCursor++] = value;
 8008a70:	4b08      	ldr	r3, [pc, #32]	; (8008a94 <CayenneLppAddDigitalInput+0x68>)
 8008a72:	781b      	ldrb	r3, [r3, #0]
 8008a74:	1c5a      	adds	r2, r3, #1
 8008a76:	b2d1      	uxtb	r1, r2
 8008a78:	4a06      	ldr	r2, [pc, #24]	; (8008a94 <CayenneLppAddDigitalInput+0x68>)
 8008a7a:	7011      	strb	r1, [r2, #0]
 8008a7c:	4619      	mov	r1, r3
 8008a7e:	4a06      	ldr	r2, [pc, #24]	; (8008a98 <CayenneLppAddDigitalInput+0x6c>)
 8008a80:	79bb      	ldrb	r3, [r7, #6]
 8008a82:	5453      	strb	r3, [r2, r1]
  /* USER CODE BEGIN CayenneLppAddDigitalInput_2 */

  /* USER CODE END CayenneLppAddDigitalInput_2 */
  return CayenneLppCursor;
 8008a84:	4b03      	ldr	r3, [pc, #12]	; (8008a94 <CayenneLppAddDigitalInput+0x68>)
 8008a86:	781b      	ldrb	r3, [r3, #0]
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	370c      	adds	r7, #12
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bc80      	pop	{r7}
 8008a90:	4770      	bx	lr
 8008a92:	bf00      	nop
 8008a94:	200002e6 	.word	0x200002e6
 8008a98:	200001f4 	.word	0x200001f4

08008a9c <CayenneLppAddDigitalOutput>:

uint8_t CayenneLppAddDigitalOutput(uint8_t channel, uint8_t value)
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b083      	sub	sp, #12
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	460a      	mov	r2, r1
 8008aa6:	71fb      	strb	r3, [r7, #7]
 8008aa8:	4613      	mov	r3, r2
 8008aaa:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN CayenneLppAddDigitalOutput_1 */

  /* USER CODE END CayenneLppAddDigitalOutput_1 */
  if ((CayenneLppCursor + LPP_DIGITAL_OUTPUT_SIZE) > CAYENNE_LPP_MAXBUFFER_SIZE)
 8008aac:	4b15      	ldr	r3, [pc, #84]	; (8008b04 <CayenneLppAddDigitalOutput+0x68>)
 8008aae:	781b      	ldrb	r3, [r3, #0]
 8008ab0:	2bef      	cmp	r3, #239	; 0xef
 8008ab2:	d901      	bls.n	8008ab8 <CayenneLppAddDigitalOutput+0x1c>
  {
    return 0;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	e01f      	b.n	8008af8 <CayenneLppAddDigitalOutput+0x5c>
  }
  CayenneLppBuffer[CayenneLppCursor++] = channel;
 8008ab8:	4b12      	ldr	r3, [pc, #72]	; (8008b04 <CayenneLppAddDigitalOutput+0x68>)
 8008aba:	781b      	ldrb	r3, [r3, #0]
 8008abc:	1c5a      	adds	r2, r3, #1
 8008abe:	b2d1      	uxtb	r1, r2
 8008ac0:	4a10      	ldr	r2, [pc, #64]	; (8008b04 <CayenneLppAddDigitalOutput+0x68>)
 8008ac2:	7011      	strb	r1, [r2, #0]
 8008ac4:	4619      	mov	r1, r3
 8008ac6:	4a10      	ldr	r2, [pc, #64]	; (8008b08 <CayenneLppAddDigitalOutput+0x6c>)
 8008ac8:	79fb      	ldrb	r3, [r7, #7]
 8008aca:	5453      	strb	r3, [r2, r1]
  CayenneLppBuffer[CayenneLppCursor++] = LPP_DIGITAL_OUTPUT;
 8008acc:	4b0d      	ldr	r3, [pc, #52]	; (8008b04 <CayenneLppAddDigitalOutput+0x68>)
 8008ace:	781b      	ldrb	r3, [r3, #0]
 8008ad0:	1c5a      	adds	r2, r3, #1
 8008ad2:	b2d1      	uxtb	r1, r2
 8008ad4:	4a0b      	ldr	r2, [pc, #44]	; (8008b04 <CayenneLppAddDigitalOutput+0x68>)
 8008ad6:	7011      	strb	r1, [r2, #0]
 8008ad8:	461a      	mov	r2, r3
 8008ada:	4b0b      	ldr	r3, [pc, #44]	; (8008b08 <CayenneLppAddDigitalOutput+0x6c>)
 8008adc:	2101      	movs	r1, #1
 8008ade:	5499      	strb	r1, [r3, r2]
  CayenneLppBuffer[CayenneLppCursor++] = value;
 8008ae0:	4b08      	ldr	r3, [pc, #32]	; (8008b04 <CayenneLppAddDigitalOutput+0x68>)
 8008ae2:	781b      	ldrb	r3, [r3, #0]
 8008ae4:	1c5a      	adds	r2, r3, #1
 8008ae6:	b2d1      	uxtb	r1, r2
 8008ae8:	4a06      	ldr	r2, [pc, #24]	; (8008b04 <CayenneLppAddDigitalOutput+0x68>)
 8008aea:	7011      	strb	r1, [r2, #0]
 8008aec:	4619      	mov	r1, r3
 8008aee:	4a06      	ldr	r2, [pc, #24]	; (8008b08 <CayenneLppAddDigitalOutput+0x6c>)
 8008af0:	79bb      	ldrb	r3, [r7, #6]
 8008af2:	5453      	strb	r3, [r2, r1]
  /* USER CODE BEGIN CayenneLppAddDigitalOutput_2 */

  /* USER CODE END CayenneLppAddDigitalOutput_2 */
  return CayenneLppCursor;
 8008af4:	4b03      	ldr	r3, [pc, #12]	; (8008b04 <CayenneLppAddDigitalOutput+0x68>)
 8008af6:	781b      	ldrb	r3, [r3, #0]
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	370c      	adds	r7, #12
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bc80      	pop	{r7}
 8008b00:	4770      	bx	lr
 8008b02:	bf00      	nop
 8008b04:	200002e6 	.word	0x200002e6
 8008b08:	200001f4 	.word	0x200001f4

08008b0c <CayenneLppAddTemperature>:
  /* USER CODE END CayenneLppAddPresence_2 */
  return CayenneLppCursor;
}

uint8_t CayenneLppAddTemperature(uint8_t channel, int16_t celsius)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b085      	sub	sp, #20
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	4603      	mov	r3, r0
 8008b14:	460a      	mov	r2, r1
 8008b16:	71fb      	strb	r3, [r7, #7]
 8008b18:	4613      	mov	r3, r2
 8008b1a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN CayenneLppAddTemperature_1 */

  /* USER CODE END CayenneLppAddTemperature_1 */
  if ((CayenneLppCursor + LPP_TEMPERATURE_SIZE) > CAYENNE_LPP_MAXBUFFER_SIZE)
 8008b1c:	4b20      	ldr	r3, [pc, #128]	; (8008ba0 <CayenneLppAddTemperature+0x94>)
 8008b1e:	781b      	ldrb	r3, [r3, #0]
 8008b20:	2bee      	cmp	r3, #238	; 0xee
 8008b22:	d901      	bls.n	8008b28 <CayenneLppAddTemperature+0x1c>
  {
    return 0;
 8008b24:	2300      	movs	r3, #0
 8008b26:	e035      	b.n	8008b94 <CayenneLppAddTemperature+0x88>
  }
  int16_t val = celsius * 10;
 8008b28:	88bb      	ldrh	r3, [r7, #4]
 8008b2a:	461a      	mov	r2, r3
 8008b2c:	0092      	lsls	r2, r2, #2
 8008b2e:	4413      	add	r3, r2
 8008b30:	005b      	lsls	r3, r3, #1
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	81fb      	strh	r3, [r7, #14]
  CayenneLppBuffer[CayenneLppCursor++] = channel;
 8008b36:	4b1a      	ldr	r3, [pc, #104]	; (8008ba0 <CayenneLppAddTemperature+0x94>)
 8008b38:	781b      	ldrb	r3, [r3, #0]
 8008b3a:	1c5a      	adds	r2, r3, #1
 8008b3c:	b2d1      	uxtb	r1, r2
 8008b3e:	4a18      	ldr	r2, [pc, #96]	; (8008ba0 <CayenneLppAddTemperature+0x94>)
 8008b40:	7011      	strb	r1, [r2, #0]
 8008b42:	4619      	mov	r1, r3
 8008b44:	4a17      	ldr	r2, [pc, #92]	; (8008ba4 <CayenneLppAddTemperature+0x98>)
 8008b46:	79fb      	ldrb	r3, [r7, #7]
 8008b48:	5453      	strb	r3, [r2, r1]
  CayenneLppBuffer[CayenneLppCursor++] = LPP_TEMPERATURE;
 8008b4a:	4b15      	ldr	r3, [pc, #84]	; (8008ba0 <CayenneLppAddTemperature+0x94>)
 8008b4c:	781b      	ldrb	r3, [r3, #0]
 8008b4e:	1c5a      	adds	r2, r3, #1
 8008b50:	b2d1      	uxtb	r1, r2
 8008b52:	4a13      	ldr	r2, [pc, #76]	; (8008ba0 <CayenneLppAddTemperature+0x94>)
 8008b54:	7011      	strb	r1, [r2, #0]
 8008b56:	461a      	mov	r2, r3
 8008b58:	4b12      	ldr	r3, [pc, #72]	; (8008ba4 <CayenneLppAddTemperature+0x98>)
 8008b5a:	2167      	movs	r1, #103	; 0x67
 8008b5c:	5499      	strb	r1, [r3, r2]
  CayenneLppBuffer[CayenneLppCursor++] = val >> 8;
 8008b5e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008b62:	121b      	asrs	r3, r3, #8
 8008b64:	b219      	sxth	r1, r3
 8008b66:	4b0e      	ldr	r3, [pc, #56]	; (8008ba0 <CayenneLppAddTemperature+0x94>)
 8008b68:	781b      	ldrb	r3, [r3, #0]
 8008b6a:	1c5a      	adds	r2, r3, #1
 8008b6c:	b2d0      	uxtb	r0, r2
 8008b6e:	4a0c      	ldr	r2, [pc, #48]	; (8008ba0 <CayenneLppAddTemperature+0x94>)
 8008b70:	7010      	strb	r0, [r2, #0]
 8008b72:	461a      	mov	r2, r3
 8008b74:	b2c9      	uxtb	r1, r1
 8008b76:	4b0b      	ldr	r3, [pc, #44]	; (8008ba4 <CayenneLppAddTemperature+0x98>)
 8008b78:	5499      	strb	r1, [r3, r2]
  CayenneLppBuffer[CayenneLppCursor++] = val;
 8008b7a:	4b09      	ldr	r3, [pc, #36]	; (8008ba0 <CayenneLppAddTemperature+0x94>)
 8008b7c:	781b      	ldrb	r3, [r3, #0]
 8008b7e:	1c5a      	adds	r2, r3, #1
 8008b80:	b2d1      	uxtb	r1, r2
 8008b82:	4a07      	ldr	r2, [pc, #28]	; (8008ba0 <CayenneLppAddTemperature+0x94>)
 8008b84:	7011      	strb	r1, [r2, #0]
 8008b86:	461a      	mov	r2, r3
 8008b88:	89fb      	ldrh	r3, [r7, #14]
 8008b8a:	b2d9      	uxtb	r1, r3
 8008b8c:	4b05      	ldr	r3, [pc, #20]	; (8008ba4 <CayenneLppAddTemperature+0x98>)
 8008b8e:	5499      	strb	r1, [r3, r2]
  /* USER CODE BEGIN CayenneLppAddTemperature_2 */

  /* USER CODE END CayenneLppAddTemperature_2 */
  return CayenneLppCursor;
 8008b90:	4b03      	ldr	r3, [pc, #12]	; (8008ba0 <CayenneLppAddTemperature+0x94>)
 8008b92:	781b      	ldrb	r3, [r3, #0]
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	3714      	adds	r7, #20
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	bc80      	pop	{r7}
 8008b9c:	4770      	bx	lr
 8008b9e:	bf00      	nop
 8008ba0:	200002e6 	.word	0x200002e6
 8008ba4:	200001f4 	.word	0x200001f4

08008ba8 <CayenneLppAddRelativeHumidity>:

uint8_t CayenneLppAddRelativeHumidity(uint8_t channel, uint16_t rh)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b083      	sub	sp, #12
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	4603      	mov	r3, r0
 8008bb0:	460a      	mov	r2, r1
 8008bb2:	71fb      	strb	r3, [r7, #7]
 8008bb4:	4613      	mov	r3, r2
 8008bb6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN CayenneLppAddRelativeHumidity_1 */

  /* USER CODE END CayenneLppAddRelativeHumidity_1 */
  if ((CayenneLppCursor + LPP_RELATIVE_HUMIDITY_SIZE) > CAYENNE_LPP_MAXBUFFER_SIZE)
 8008bb8:	4b16      	ldr	r3, [pc, #88]	; (8008c14 <CayenneLppAddRelativeHumidity+0x6c>)
 8008bba:	781b      	ldrb	r3, [r3, #0]
 8008bbc:	2bef      	cmp	r3, #239	; 0xef
 8008bbe:	d901      	bls.n	8008bc4 <CayenneLppAddRelativeHumidity+0x1c>
  {
    return 0;
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	e022      	b.n	8008c0a <CayenneLppAddRelativeHumidity+0x62>
  }
  CayenneLppBuffer[CayenneLppCursor++] = channel;
 8008bc4:	4b13      	ldr	r3, [pc, #76]	; (8008c14 <CayenneLppAddRelativeHumidity+0x6c>)
 8008bc6:	781b      	ldrb	r3, [r3, #0]
 8008bc8:	1c5a      	adds	r2, r3, #1
 8008bca:	b2d1      	uxtb	r1, r2
 8008bcc:	4a11      	ldr	r2, [pc, #68]	; (8008c14 <CayenneLppAddRelativeHumidity+0x6c>)
 8008bce:	7011      	strb	r1, [r2, #0]
 8008bd0:	4619      	mov	r1, r3
 8008bd2:	4a11      	ldr	r2, [pc, #68]	; (8008c18 <CayenneLppAddRelativeHumidity+0x70>)
 8008bd4:	79fb      	ldrb	r3, [r7, #7]
 8008bd6:	5453      	strb	r3, [r2, r1]
  CayenneLppBuffer[CayenneLppCursor++] = LPP_RELATIVE_HUMIDITY;
 8008bd8:	4b0e      	ldr	r3, [pc, #56]	; (8008c14 <CayenneLppAddRelativeHumidity+0x6c>)
 8008bda:	781b      	ldrb	r3, [r3, #0]
 8008bdc:	1c5a      	adds	r2, r3, #1
 8008bde:	b2d1      	uxtb	r1, r2
 8008be0:	4a0c      	ldr	r2, [pc, #48]	; (8008c14 <CayenneLppAddRelativeHumidity+0x6c>)
 8008be2:	7011      	strb	r1, [r2, #0]
 8008be4:	461a      	mov	r2, r3
 8008be6:	4b0c      	ldr	r3, [pc, #48]	; (8008c18 <CayenneLppAddRelativeHumidity+0x70>)
 8008be8:	2168      	movs	r1, #104	; 0x68
 8008bea:	5499      	strb	r1, [r3, r2]
  CayenneLppBuffer[CayenneLppCursor++] = rh * 2;
 8008bec:	88bb      	ldrh	r3, [r7, #4]
 8008bee:	b2da      	uxtb	r2, r3
 8008bf0:	4b08      	ldr	r3, [pc, #32]	; (8008c14 <CayenneLppAddRelativeHumidity+0x6c>)
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	1c59      	adds	r1, r3, #1
 8008bf6:	b2c8      	uxtb	r0, r1
 8008bf8:	4906      	ldr	r1, [pc, #24]	; (8008c14 <CayenneLppAddRelativeHumidity+0x6c>)
 8008bfa:	7008      	strb	r0, [r1, #0]
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	0053      	lsls	r3, r2, #1
 8008c00:	b2da      	uxtb	r2, r3
 8008c02:	4b05      	ldr	r3, [pc, #20]	; (8008c18 <CayenneLppAddRelativeHumidity+0x70>)
 8008c04:	545a      	strb	r2, [r3, r1]
  /* USER CODE BEGIN CayenneLppAddRelativeHumidity_2 */

  /* USER CODE END CayenneLppAddRelativeHumidity_2 */
  return CayenneLppCursor;
 8008c06:	4b03      	ldr	r3, [pc, #12]	; (8008c14 <CayenneLppAddRelativeHumidity+0x6c>)
 8008c08:	781b      	ldrb	r3, [r3, #0]
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	370c      	adds	r7, #12
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bc80      	pop	{r7}
 8008c12:	4770      	bx	lr
 8008c14:	200002e6 	.word	0x200002e6
 8008c18:	200001f4 	.word	0x200001f4

08008c1c <CayenneLppAddBarometricPressure>:
  /* USER CODE END CayenneLppAddAccelerometer_2 */
  return CayenneLppCursor;
}

uint8_t CayenneLppAddBarometricPressure(uint8_t channel, uint16_t hpa)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b083      	sub	sp, #12
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	4603      	mov	r3, r0
 8008c24:	460a      	mov	r2, r1
 8008c26:	71fb      	strb	r3, [r7, #7]
 8008c28:	4613      	mov	r3, r2
 8008c2a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN CayenneLppAddBarometricPressure_1 */

  /* USER CODE END CayenneLppAddBarometricPressure_1 */
  if ((CayenneLppCursor + LPP_BAROMETRIC_PRESSURE_SIZE) > CAYENNE_LPP_MAXBUFFER_SIZE)
 8008c2c:	4b1f      	ldr	r3, [pc, #124]	; (8008cac <CayenneLppAddBarometricPressure+0x90>)
 8008c2e:	781b      	ldrb	r3, [r3, #0]
 8008c30:	2bee      	cmp	r3, #238	; 0xee
 8008c32:	d901      	bls.n	8008c38 <CayenneLppAddBarometricPressure+0x1c>
  {
    return 0;
 8008c34:	2300      	movs	r3, #0
 8008c36:	e033      	b.n	8008ca0 <CayenneLppAddBarometricPressure+0x84>
  }
  hpa *= 10;
 8008c38:	88bb      	ldrh	r3, [r7, #4]
 8008c3a:	461a      	mov	r2, r3
 8008c3c:	0092      	lsls	r2, r2, #2
 8008c3e:	4413      	add	r3, r2
 8008c40:	005b      	lsls	r3, r3, #1
 8008c42:	80bb      	strh	r3, [r7, #4]

  CayenneLppBuffer[CayenneLppCursor++] = channel;
 8008c44:	4b19      	ldr	r3, [pc, #100]	; (8008cac <CayenneLppAddBarometricPressure+0x90>)
 8008c46:	781b      	ldrb	r3, [r3, #0]
 8008c48:	1c5a      	adds	r2, r3, #1
 8008c4a:	b2d1      	uxtb	r1, r2
 8008c4c:	4a17      	ldr	r2, [pc, #92]	; (8008cac <CayenneLppAddBarometricPressure+0x90>)
 8008c4e:	7011      	strb	r1, [r2, #0]
 8008c50:	4619      	mov	r1, r3
 8008c52:	4a17      	ldr	r2, [pc, #92]	; (8008cb0 <CayenneLppAddBarometricPressure+0x94>)
 8008c54:	79fb      	ldrb	r3, [r7, #7]
 8008c56:	5453      	strb	r3, [r2, r1]
  CayenneLppBuffer[CayenneLppCursor++] = LPP_BAROMETRIC_PRESSURE;
 8008c58:	4b14      	ldr	r3, [pc, #80]	; (8008cac <CayenneLppAddBarometricPressure+0x90>)
 8008c5a:	781b      	ldrb	r3, [r3, #0]
 8008c5c:	1c5a      	adds	r2, r3, #1
 8008c5e:	b2d1      	uxtb	r1, r2
 8008c60:	4a12      	ldr	r2, [pc, #72]	; (8008cac <CayenneLppAddBarometricPressure+0x90>)
 8008c62:	7011      	strb	r1, [r2, #0]
 8008c64:	461a      	mov	r2, r3
 8008c66:	4b12      	ldr	r3, [pc, #72]	; (8008cb0 <CayenneLppAddBarometricPressure+0x94>)
 8008c68:	2173      	movs	r1, #115	; 0x73
 8008c6a:	5499      	strb	r1, [r3, r2]
  CayenneLppBuffer[CayenneLppCursor++] = hpa >> 8;
 8008c6c:	88bb      	ldrh	r3, [r7, #4]
 8008c6e:	0a1b      	lsrs	r3, r3, #8
 8008c70:	b299      	uxth	r1, r3
 8008c72:	4b0e      	ldr	r3, [pc, #56]	; (8008cac <CayenneLppAddBarometricPressure+0x90>)
 8008c74:	781b      	ldrb	r3, [r3, #0]
 8008c76:	1c5a      	adds	r2, r3, #1
 8008c78:	b2d0      	uxtb	r0, r2
 8008c7a:	4a0c      	ldr	r2, [pc, #48]	; (8008cac <CayenneLppAddBarometricPressure+0x90>)
 8008c7c:	7010      	strb	r0, [r2, #0]
 8008c7e:	461a      	mov	r2, r3
 8008c80:	b2c9      	uxtb	r1, r1
 8008c82:	4b0b      	ldr	r3, [pc, #44]	; (8008cb0 <CayenneLppAddBarometricPressure+0x94>)
 8008c84:	5499      	strb	r1, [r3, r2]
  CayenneLppBuffer[CayenneLppCursor++] = hpa;
 8008c86:	4b09      	ldr	r3, [pc, #36]	; (8008cac <CayenneLppAddBarometricPressure+0x90>)
 8008c88:	781b      	ldrb	r3, [r3, #0]
 8008c8a:	1c5a      	adds	r2, r3, #1
 8008c8c:	b2d1      	uxtb	r1, r2
 8008c8e:	4a07      	ldr	r2, [pc, #28]	; (8008cac <CayenneLppAddBarometricPressure+0x90>)
 8008c90:	7011      	strb	r1, [r2, #0]
 8008c92:	461a      	mov	r2, r3
 8008c94:	88bb      	ldrh	r3, [r7, #4]
 8008c96:	b2d9      	uxtb	r1, r3
 8008c98:	4b05      	ldr	r3, [pc, #20]	; (8008cb0 <CayenneLppAddBarometricPressure+0x94>)
 8008c9a:	5499      	strb	r1, [r3, r2]
  /* USER CODE BEGIN CayenneLppAddBarometricPressure_2 */

  /* USER CODE END CayenneLppAddBarometricPressure_2 */
  return CayenneLppCursor;
 8008c9c:	4b03      	ldr	r3, [pc, #12]	; (8008cac <CayenneLppAddBarometricPressure+0x90>)
 8008c9e:	781b      	ldrb	r3, [r3, #0]
}
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	370c      	adds	r7, #12
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bc80      	pop	{r7}
 8008ca8:	4770      	bx	lr
 8008caa:	bf00      	nop
 8008cac:	200002e6 	.word	0x200002e6
 8008cb0:	200001f4 	.word	0x200001f4

08008cb4 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 8008cb8:	f7f8 fe56 	bl	8001968 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 8008cbc:	f000 f80a 	bl	8008cd4 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 8008cc0:	bf00      	nop
 8008cc2:	bd80      	pop	{r7, pc}

08008cc4 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8008cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8008ccc:	f011 f85a 	bl	8019d84 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 8008cd0:	bf00      	nop
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b084      	sub	sp, #16
 8008cd8:	af04      	add	r7, sp, #16
  BSP_LED_Init(LED_BLUE);
  BSP_LED_Init(LED_GREEN);
  BSP_LED_Init(LED_RED);
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
#elif defined(MX_BOARD_PSEUDODRIVER)
  SYS_LED_Init(SYS_LED_BLUE);
 8008cda:	2002      	movs	r0, #2
 8008cdc:	f7f8 fa72 	bl	80011c4 <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_GREEN);
 8008ce0:	2001      	movs	r0, #1
 8008ce2:	f7f8 fa6f 	bl	80011c4 <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_RED);
 8008ce6:	2000      	movs	r0, #0
 8008ce8:	f7f8 fa6c 	bl	80011c4 <SYS_LED_Init>
  SYS_PB_Init(SYS_BUTTON2, SYS_BUTTON_MODE_EXTI);
 8008cec:	2101      	movs	r1, #1
 8008cee:	2002      	movs	r0, #2
 8008cf0:	f7f8 faf0 	bl	80012d4 <SYS_PB_Init>
#else
#error user to provide its board code or to call his board driver functions
#endif  /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

  /* Get LoRa APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	9302      	str	r3, [sp, #8]
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	9301      	str	r3, [sp, #4]
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	9300      	str	r3, [sp, #0]
 8008d00:	4b3e      	ldr	r3, [pc, #248]	; (8008dfc <LoRaWAN_Init+0x128>)
 8008d02:	2200      	movs	r2, #0
 8008d04:	2100      	movs	r1, #0
 8008d06:	2002      	movs	r0, #2
 8008d08:	f011 fc5e 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	9302      	str	r3, [sp, #8]
 8008d10:	2302      	movs	r3, #2
 8008d12:	9301      	str	r3, [sp, #4]
 8008d14:	2302      	movs	r3, #2
 8008d16:	9300      	str	r3, [sp, #0]
 8008d18:	4b39      	ldr	r3, [pc, #228]	; (8008e00 <LoRaWAN_Init+0x12c>)
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	2100      	movs	r1, #0
 8008d1e:	2002      	movs	r0, #2
 8008d20:	f011 fc52 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 8008d24:	2301      	movs	r3, #1
 8008d26:	9302      	str	r3, [sp, #8]
 8008d28:	2306      	movs	r3, #6
 8008d2a:	9301      	str	r3, [sp, #4]
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	9300      	str	r3, [sp, #0]
 8008d30:	4b34      	ldr	r3, [pc, #208]	; (8008e04 <LoRaWAN_Init+0x130>)
 8008d32:	2200      	movs	r2, #0
 8008d34:	2100      	movs	r1, #0
 8008d36:	2002      	movs	r0, #2
 8008d38:	f011 fc46 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));

  UTIL_TIMER_Create(&TxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	9300      	str	r3, [sp, #0]
 8008d40:	4b31      	ldr	r3, [pc, #196]	; (8008e08 <LoRaWAN_Init+0x134>)
 8008d42:	2200      	movs	r2, #0
 8008d44:	f04f 31ff 	mov.w	r1, #4294967295
 8008d48:	4830      	ldr	r0, [pc, #192]	; (8008e0c <LoRaWAN_Init+0x138>)
 8008d4a:	f011 f9a1 	bl	801a090 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 8008d4e:	2300      	movs	r3, #0
 8008d50:	9300      	str	r3, [sp, #0]
 8008d52:	4b2f      	ldr	r3, [pc, #188]	; (8008e10 <LoRaWAN_Init+0x13c>)
 8008d54:	2200      	movs	r2, #0
 8008d56:	f04f 31ff 	mov.w	r1, #4294967295
 8008d5a:	482e      	ldr	r0, [pc, #184]	; (8008e14 <LoRaWAN_Init+0x140>)
 8008d5c:	f011 f998 	bl	801a090 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, 0xFFFFFFFFU, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 8008d60:	2300      	movs	r3, #0
 8008d62:	9300      	str	r3, [sp, #0]
 8008d64:	4b2c      	ldr	r3, [pc, #176]	; (8008e18 <LoRaWAN_Init+0x144>)
 8008d66:	2201      	movs	r2, #1
 8008d68:	f04f 31ff 	mov.w	r1, #4294967295
 8008d6c:	482b      	ldr	r0, [pc, #172]	; (8008e1c <LoRaWAN_Init+0x148>)
 8008d6e:	f011 f98f 	bl	801a090 <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&TxLedTimer, 500);
 8008d72:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008d76:	4825      	ldr	r0, [pc, #148]	; (8008e0c <LoRaWAN_Init+0x138>)
 8008d78:	f011 fa9e 	bl	801a2b8 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&RxLedTimer, 500);
 8008d7c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008d80:	4824      	ldr	r0, [pc, #144]	; (8008e14 <LoRaWAN_Init+0x140>)
 8008d82:	f011 fa99 	bl	801a2b8 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&JoinLedTimer, 500);
 8008d86:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008d8a:	4824      	ldr	r0, [pc, #144]	; (8008e1c <LoRaWAN_Init+0x148>)
 8008d8c:	f011 fa94 	bl	801a2b8 <UTIL_TIMER_SetPeriod>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 8008d90:	4a23      	ldr	r2, [pc, #140]	; (8008e20 <LoRaWAN_Init+0x14c>)
 8008d92:	2100      	movs	r1, #0
 8008d94:	2001      	movs	r0, #1
 8008d96:	f011 f8d9 	bl	8019f4c <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 8008d9a:	4a22      	ldr	r2, [pc, #136]	; (8008e24 <LoRaWAN_Init+0x150>)
 8008d9c:	2100      	movs	r1, #0
 8008d9e:	2002      	movs	r0, #2
 8008da0:	f011 f8d4 	bl	8019f4c <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 8008da4:	f000 fa8a 	bl	80092bc <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 8008da8:	481f      	ldr	r0, [pc, #124]	; (8008e28 <LoRaWAN_Init+0x154>)
 8008daa:	f001 fff1 	bl	800ad90 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 8008dae:	481f      	ldr	r0, [pc, #124]	; (8008e2c <LoRaWAN_Init+0x158>)
 8008db0:	f002 f834 	bl	800ae1c <LmHandlerConfigure>

  UTIL_TIMER_Start(&JoinLedTimer);
 8008db4:	4819      	ldr	r0, [pc, #100]	; (8008e1c <LoRaWAN_Init+0x148>)
 8008db6:	f011 f9a1 	bl	801a0fc <UTIL_TIMER_Start>

  LmHandlerJoin(ActivationType);
 8008dba:	4b1d      	ldr	r3, [pc, #116]	; (8008e30 <LoRaWAN_Init+0x15c>)
 8008dbc:	781b      	ldrb	r3, [r3, #0]
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f002 f972 	bl	800b0a8 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 8008dc4:	4b1b      	ldr	r3, [pc, #108]	; (8008e34 <LoRaWAN_Init+0x160>)
 8008dc6:	781b      	ldrb	r3, [r3, #0]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d110      	bne.n	8008dee <LoRaWAN_Init+0x11a>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 8008dcc:	2300      	movs	r3, #0
 8008dce:	9300      	str	r3, [sp, #0]
 8008dd0:	4b19      	ldr	r3, [pc, #100]	; (8008e38 <LoRaWAN_Init+0x164>)
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8008dd8:	4818      	ldr	r0, [pc, #96]	; (8008e3c <LoRaWAN_Init+0x168>)
 8008dda:	f011 f959 	bl	801a090 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&TxTimer,  APP_TX_DUTYCYCLE);
 8008dde:	4918      	ldr	r1, [pc, #96]	; (8008e40 <LoRaWAN_Init+0x16c>)
 8008de0:	4816      	ldr	r0, [pc, #88]	; (8008e3c <LoRaWAN_Init+0x168>)
 8008de2:	f011 fa69 	bl	801a2b8 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 8008de6:	4815      	ldr	r0, [pc, #84]	; (8008e3c <LoRaWAN_Init+0x168>)
 8008de8:	f011 f988 	bl	801a0fc <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 8008dec:	e003      	b.n	8008df6 <LoRaWAN_Init+0x122>
    SYS_PB_Init(SYS_BUTTON1, SYS_BUTTON_MODE_EXTI);
 8008dee:	2101      	movs	r1, #1
 8008df0:	2000      	movs	r0, #0
 8008df2:	f7f8 fa6f 	bl	80012d4 <SYS_PB_Init>
}
 8008df6:	bf00      	nop
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	bd80      	pop	{r7, pc}
 8008dfc:	0801ac78 	.word	0x0801ac78
 8008e00:	0801ac98 	.word	0x0801ac98
 8008e04:	0801acb8 	.word	0x0801acb8
 8008e08:	0800912d 	.word	0x0800912d
 8008e0c:	200003f4 	.word	0x200003f4
 8008e10:	08009143 	.word	0x08009143
 8008e14:	2000040c 	.word	0x2000040c
 8008e18:	08009159 	.word	0x08009159
 8008e1c:	20000424 	.word	0x20000424
 8008e20:	0800b001 	.word	0x0800b001
 8008e24:	08008fa9 	.word	0x08008fa9
 8008e28:	20000048 	.word	0x20000048
 8008e2c:	20000060 	.word	0x20000060
 8008e30:	20000044 	.word	0x20000044
 8008e34:	200003db 	.word	0x200003db
 8008e38:	08009109 	.word	0x08009109
 8008e3c:	200003dc 	.word	0x200003dc
 8008e40:	000493e0 	.word	0x000493e0

08008e44 <HAL_GPIO_EXTI_Callback>:
/* Calling BSP_PB_Callback() from here it shortcuts the BSP. */
/* If users wants to go through the BSP, it can remove BSP_PB_Callback() from here */
/* and add a call to BSP_PB_IRQHandler() in the USER CODE SESSION of the */
/* correspondent EXTIn_IRQHandler() in the stm32wlxx_it.c */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b082      	sub	sp, #8
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_1 */

  /* USER CODE END HAL_GPIO_EXTI_Callback_1 */
  switch (GPIO_Pin)
 8008e4e:	88fb      	ldrh	r3, [r7, #6]
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d002      	beq.n	8008e5a <HAL_GPIO_EXTI_Callback+0x16>
 8008e54:	2b02      	cmp	r3, #2
 8008e56:	d005      	beq.n	8008e64 <HAL_GPIO_EXTI_Callback+0x20>

    /* USER CODE END EXTI_Callback_Switch_case */
    default:
    /* USER CODE BEGIN EXTI_Callback_Switch_default */
    /* USER CODE END EXTI_Callback_Switch_default */
      break;
 8008e58:	e005      	b.n	8008e66 <HAL_GPIO_EXTI_Callback+0x22>
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 8008e5a:	2100      	movs	r1, #0
 8008e5c:	2002      	movs	r0, #2
 8008e5e:	f011 f897 	bl	8019f90 <UTIL_SEQ_SetTask>
      break;
 8008e62:	e000      	b.n	8008e66 <HAL_GPIO_EXTI_Callback+0x22>
      break;
 8008e64:	bf00      	nop
  }
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_Last */

  /* USER CODE END HAL_GPIO_EXTI_Callback_Last */
}
 8008e66:	bf00      	nop
 8008e68:	3708      	adds	r7, #8
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}
	...

08008e70 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 8008e70:	b5b0      	push	{r4, r5, r7, lr}
 8008e72:	b088      	sub	sp, #32
 8008e74:	af06      	add	r7, sp, #24
 8008e76:	6078      	str	r0, [r7, #4]
 8008e78:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */

  /* USER CODE END OnRxData_1 */
  if ((appData != NULL) && (params != NULL))
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d07b      	beq.n	8008f78 <OnRxData+0x108>
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d078      	beq.n	8008f78 <OnRxData+0x108>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_BLUE) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_BLUE) ;
 8008e86:	2002      	movs	r0, #2
 8008e88:	f7f8 f9d6 	bl	8001238 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&RxLedTimer);
 8008e8c:	483f      	ldr	r0, [pc, #252]	; (8008f8c <OnRxData+0x11c>)
 8008e8e:	f011 f935 	bl	801a0fc <UTIL_TIMER_Start>

    static const char *slotStrings[] = { "1", "2", "C", "C Multicast", "B Ping-Slot", "B Multicast Ping-Slot" };

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Indication ==========\r\n");
 8008e92:	4b3f      	ldr	r3, [pc, #252]	; (8008f90 <OnRxData+0x120>)
 8008e94:	2200      	movs	r2, #0
 8008e96:	2100      	movs	r1, #0
 8008e98:	2002      	movs	r0, #2
 8008e9a:	f011 fb95 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | SLOT:%s | PORT:%d | DR:%d | RSSI:%d | SNR:%d\r\n",
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	689b      	ldr	r3, [r3, #8]
 8008ea2:	683a      	ldr	r2, [r7, #0]
 8008ea4:	f992 200c 	ldrsb.w	r2, [r2, #12]
 8008ea8:	4611      	mov	r1, r2
 8008eaa:	4a3a      	ldr	r2, [pc, #232]	; (8008f94 <OnRxData+0x124>)
 8008eac:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8008eb0:	6879      	ldr	r1, [r7, #4]
 8008eb2:	7809      	ldrb	r1, [r1, #0]
 8008eb4:	4608      	mov	r0, r1
 8008eb6:	6839      	ldr	r1, [r7, #0]
 8008eb8:	f991 1002 	ldrsb.w	r1, [r1, #2]
 8008ebc:	460c      	mov	r4, r1
 8008ebe:	6839      	ldr	r1, [r7, #0]
 8008ec0:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8008ec4:	460d      	mov	r5, r1
 8008ec6:	6839      	ldr	r1, [r7, #0]
 8008ec8:	f991 1004 	ldrsb.w	r1, [r1, #4]
 8008ecc:	9105      	str	r1, [sp, #20]
 8008ece:	9504      	str	r5, [sp, #16]
 8008ed0:	9403      	str	r4, [sp, #12]
 8008ed2:	9002      	str	r0, [sp, #8]
 8008ed4:	9201      	str	r2, [sp, #4]
 8008ed6:	9300      	str	r3, [sp, #0]
 8008ed8:	4b2f      	ldr	r3, [pc, #188]	; (8008f98 <OnRxData+0x128>)
 8008eda:	2200      	movs	r2, #0
 8008edc:	2100      	movs	r1, #0
 8008ede:	2003      	movs	r0, #3
 8008ee0:	f011 fb72 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
            params->DownlinkCounter, slotStrings[params->RxSlot], appData->Port, params->Datarate, params->Rssi, params->Snr);
    switch (appData->Port)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	781b      	ldrb	r3, [r3, #0]
 8008ee8:	2b02      	cmp	r3, #2
 8008eea:	d021      	beq.n	8008f30 <OnRxData+0xc0>
 8008eec:	2b03      	cmp	r3, #3
 8008eee:	d145      	bne.n	8008f7c <OnRxData+0x10c>
    {
      case LORAWAN_SWITCH_CLASS_PORT:
        /*this port switches the class*/
        if (appData->BufferSize == 1)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	785b      	ldrb	r3, [r3, #1]
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d117      	bne.n	8008f28 <OnRxData+0xb8>
        {
          switch (appData->Buffer[0])
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	781b      	ldrb	r3, [r3, #0]
 8008efe:	2b02      	cmp	r3, #2
 8008f00:	d00e      	beq.n	8008f20 <OnRxData+0xb0>
 8008f02:	2b02      	cmp	r3, #2
 8008f04:	dc12      	bgt.n	8008f2c <OnRxData+0xbc>
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d002      	beq.n	8008f10 <OnRxData+0xa0>
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	d004      	beq.n	8008f18 <OnRxData+0xa8>
            {
              LmHandlerRequestClass(CLASS_C);
              break;
            }
            default:
              break;
 8008f0e:	e00d      	b.n	8008f2c <OnRxData+0xbc>
              LmHandlerRequestClass(CLASS_A);
 8008f10:	2000      	movs	r0, #0
 8008f12:	f002 fa19 	bl	800b348 <LmHandlerRequestClass>
              break;
 8008f16:	e00a      	b.n	8008f2e <OnRxData+0xbe>
              LmHandlerRequestClass(CLASS_B);
 8008f18:	2001      	movs	r0, #1
 8008f1a:	f002 fa15 	bl	800b348 <LmHandlerRequestClass>
              break;
 8008f1e:	e006      	b.n	8008f2e <OnRxData+0xbe>
              LmHandlerRequestClass(CLASS_C);
 8008f20:	2002      	movs	r0, #2
 8008f22:	f002 fa11 	bl	800b348 <LmHandlerRequestClass>
              break;
 8008f26:	e002      	b.n	8008f2e <OnRxData+0xbe>
          }
        }
 8008f28:	bf00      	nop
 8008f2a:	e02a      	b.n	8008f82 <OnRxData+0x112>
              break;
 8008f2c:	bf00      	nop
        break;
 8008f2e:	e028      	b.n	8008f82 <OnRxData+0x112>
      case LORAWAN_USER_APP_PORT:
        if (appData->BufferSize == 1)
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	785b      	ldrb	r3, [r3, #1]
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	d123      	bne.n	8008f80 <OnRxData+0x110>
        {
          AppLedStateOn = appData->Buffer[0] & 0x01;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	781b      	ldrb	r3, [r3, #0]
 8008f3e:	f003 0301 	and.w	r3, r3, #1
 8008f42:	b2da      	uxtb	r2, r3
 8008f44:	4b15      	ldr	r3, [pc, #84]	; (8008f9c <OnRxData+0x12c>)
 8008f46:	701a      	strb	r2, [r3, #0]
          if (AppLedStateOn == RESET)
 8008f48:	4b14      	ldr	r3, [pc, #80]	; (8008f9c <OnRxData+0x12c>)
 8008f4a:	781b      	ldrb	r3, [r3, #0]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d109      	bne.n	8008f64 <OnRxData+0xf4>
          {
            APP_LOG(TS_OFF, VLEVEL_H,   "LED OFF\r\n");
 8008f50:	4b13      	ldr	r3, [pc, #76]	; (8008fa0 <OnRxData+0x130>)
 8008f52:	2200      	movs	r2, #0
 8008f54:	2100      	movs	r1, #0
 8008f56:	2003      	movs	r0, #3
 8008f58:	f011 fb36 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>

#if defined(USE_BSP_DRIVER)
            BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
            SYS_LED_Off(SYS_LED_RED) ;
 8008f5c:	2000      	movs	r0, #0
 8008f5e:	f7f8 f985 	bl	800126c <SYS_LED_Off>
#elif defined(MX_BOARD_PSEUDODRIVER)
            SYS_LED_On(SYS_LED_RED) ;
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
          }
        }
        break;
 8008f62:	e00d      	b.n	8008f80 <OnRxData+0x110>
            APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 8008f64:	4b0f      	ldr	r3, [pc, #60]	; (8008fa4 <OnRxData+0x134>)
 8008f66:	2200      	movs	r2, #0
 8008f68:	2100      	movs	r1, #0
 8008f6a:	2003      	movs	r0, #3
 8008f6c:	f011 fb2c 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
            SYS_LED_On(SYS_LED_RED) ;
 8008f70:	2000      	movs	r0, #0
 8008f72:	f7f8 f961 	bl	8001238 <SYS_LED_On>
        break;
 8008f76:	e003      	b.n	8008f80 <OnRxData+0x110>
    /* USER CODE BEGIN OnRxData_Switch_default */

    /* USER CODE END OnRxData_Switch_default */
        break;
    }
  }
 8008f78:	bf00      	nop
 8008f7a:	e002      	b.n	8008f82 <OnRxData+0x112>
        break;
 8008f7c:	bf00      	nop
 8008f7e:	e000      	b.n	8008f82 <OnRxData+0x112>
        break;
 8008f80:	bf00      	nop

  /* USER CODE BEGIN OnRxData_2 */

  /* USER CODE END OnRxData_2 */
}
 8008f82:	bf00      	nop
 8008f84:	3708      	adds	r7, #8
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bdb0      	pop	{r4, r5, r7, pc}
 8008f8a:	bf00      	nop
 8008f8c:	2000040c 	.word	0x2000040c
 8008f90:	0801acd8 	.word	0x0801acd8
 8008f94:	20000068 	.word	0x20000068
 8008f98:	0801ad0c 	.word	0x0801ad0c
 8008f9c:	200003da 	.word	0x200003da
 8008fa0:	0801ad54 	.word	0x0801ad54
 8008fa4:	0801ad60 	.word	0x0801ad60

08008fa8 <SendTxData>:

static void SendTxData(void)
{
 8008fa8:	b590      	push	{r4, r7, lr}
 8008faa:	b08d      	sub	sp, #52	; 0x34
 8008fac:	af02      	add	r7, sp, #8
  uint16_t pressure = 0;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	84fb      	strh	r3, [r7, #38]	; 0x26
  int16_t temperature = 0;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	84bb      	strh	r3, [r7, #36]	; 0x24
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	607b      	str	r3, [r7, #4]

#ifdef CAYENNE_LPP
  uint8_t channel = 0;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
#endif /* CAYENNE_LPP */
  /* USER CODE BEGIN SendTxData_1 */

  /* USER CODE END SendTxData_1 */

  EnvSensors_Read(&sensor_data);
 8008fc0:	f107 0308 	add.w	r3, r7, #8
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	f7f8 fec7 	bl	8001d58 <EnvSensors_Read>
  temperature = (SYS_GetTemperatureLevel() >> 8);
 8008fca:	f7f7 ffef 	bl	8000fac <SYS_GetTemperatureLevel>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	121b      	asrs	r3, r3, #8
 8008fd2:	84bb      	strh	r3, [r7, #36]	; 0x24
  pressure    = (uint16_t)(sensor_data.pressure * 100 / 10);      /* in hPa / 10 */
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	4944      	ldr	r1, [pc, #272]	; (80090e8 <SendTxData+0x140>)
 8008fd8:	4618      	mov	r0, r3
 8008fda:	f7f7 fc4f 	bl	800087c <__aeabi_fmul>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	4942      	ldr	r1, [pc, #264]	; (80090ec <SendTxData+0x144>)
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	f7f7 fcfe 	bl	80009e4 <__aeabi_fdiv>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	4618      	mov	r0, r3
 8008fec:	f7f7 fd96 	bl	8000b1c <__aeabi_f2uiz>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	84fb      	strh	r3, [r7, #38]	; 0x26

  AppData.Port = LORAWAN_USER_APP_PORT;
 8008ff4:	4b3e      	ldr	r3, [pc, #248]	; (80090f0 <SendTxData+0x148>)
 8008ff6:	2202      	movs	r2, #2
 8008ff8:	701a      	strb	r2, [r3, #0]

#ifdef CAYENNE_LPP
  CayenneLppReset();
 8008ffa:	f7ff fceb 	bl	80089d4 <CayenneLppReset>
  CayenneLppAddBarometricPressure(channel++, pressure);
 8008ffe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009002:	1c5a      	adds	r2, r3, #1
 8009004:	f887 2023 	strb.w	r2, [r7, #35]	; 0x23
 8009008:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800900a:	4611      	mov	r1, r2
 800900c:	4618      	mov	r0, r3
 800900e:	f7ff fe05 	bl	8008c1c <CayenneLppAddBarometricPressure>
  CayenneLppAddTemperature(channel++, temperature);
 8009012:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009016:	1c5a      	adds	r2, r3, #1
 8009018:	f887 2023 	strb.w	r2, [r7, #35]	; 0x23
 800901c:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 8009020:	4611      	mov	r1, r2
 8009022:	4618      	mov	r0, r3
 8009024:	f7ff fd72 	bl	8008b0c <CayenneLppAddTemperature>
  CayenneLppAddRelativeHumidity(channel++, (uint16_t)(sensor_data.humidity));
 8009028:	f897 4023 	ldrb.w	r4, [r7, #35]	; 0x23
 800902c:	1c63      	adds	r3, r4, #1
 800902e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	4618      	mov	r0, r3
 8009036:	f7f7 fd71 	bl	8000b1c <__aeabi_f2uiz>
 800903a:	4603      	mov	r3, r0
 800903c:	b29b      	uxth	r3, r3
 800903e:	4619      	mov	r1, r3
 8009040:	4620      	mov	r0, r4
 8009042:	f7ff fdb1 	bl	8008ba8 <CayenneLppAddRelativeHumidity>

  if ((LmHandlerParams.ActiveRegion != LORAMAC_REGION_US915) && (LmHandlerParams.ActiveRegion != LORAMAC_REGION_AU915)
 8009046:	4b2b      	ldr	r3, [pc, #172]	; (80090f4 <SendTxData+0x14c>)
 8009048:	781b      	ldrb	r3, [r3, #0]
 800904a:	2b08      	cmp	r3, #8
 800904c:	d01e      	beq.n	800908c <SendTxData+0xe4>
 800904e:	4b29      	ldr	r3, [pc, #164]	; (80090f4 <SendTxData+0x14c>)
 8009050:	781b      	ldrb	r3, [r3, #0]
 8009052:	2b01      	cmp	r3, #1
 8009054:	d01a      	beq.n	800908c <SendTxData+0xe4>
      && (LmHandlerParams.ActiveRegion != LORAMAC_REGION_AS923))
 8009056:	4b27      	ldr	r3, [pc, #156]	; (80090f4 <SendTxData+0x14c>)
 8009058:	781b      	ldrb	r3, [r3, #0]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d016      	beq.n	800908c <SendTxData+0xe4>
  {
    CayenneLppAddDigitalInput(channel++, GetBatteryLevel());
 800905e:	f897 4023 	ldrb.w	r4, [r7, #35]	; 0x23
 8009062:	1c63      	adds	r3, r4, #1
 8009064:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009068:	f7f8 fca6 	bl	80019b8 <GetBatteryLevel>
 800906c:	4603      	mov	r3, r0
 800906e:	4619      	mov	r1, r3
 8009070:	4620      	mov	r0, r4
 8009072:	f7ff fcdb 	bl	8008a2c <CayenneLppAddDigitalInput>
    CayenneLppAddDigitalOutput(channel++, AppLedStateOn);
 8009076:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800907a:	1c5a      	adds	r2, r3, #1
 800907c:	f887 2023 	strb.w	r2, [r7, #35]	; 0x23
 8009080:	4a1d      	ldr	r2, [pc, #116]	; (80090f8 <SendTxData+0x150>)
 8009082:	7812      	ldrb	r2, [r2, #0]
 8009084:	4611      	mov	r1, r2
 8009086:	4618      	mov	r0, r3
 8009088:	f7ff fd08 	bl	8008a9c <CayenneLppAddDigitalOutput>
  }

  CayenneLppCopy(AppData.Buffer);
 800908c:	4b18      	ldr	r3, [pc, #96]	; (80090f0 <SendTxData+0x148>)
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	4618      	mov	r0, r3
 8009092:	f7ff fcb5 	bl	8008a00 <CayenneLppCopy>
  AppData.BufferSize = CayenneLppGetSize();
 8009096:	f7ff fca9 	bl	80089ec <CayenneLppGetSize>
 800909a:	4603      	mov	r3, r0
 800909c:	461a      	mov	r2, r3
 800909e:	4b14      	ldr	r3, [pc, #80]	; (80090f0 <SendTxData+0x148>)
 80090a0:	705a      	strb	r2, [r3, #1]
  }

  AppData.BufferSize = i;
#endif /* CAYENNE_LPP */

  if (LORAMAC_HANDLER_SUCCESS == LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, &nextTxIn, false))
 80090a2:	1d3a      	adds	r2, r7, #4
 80090a4:	2300      	movs	r3, #0
 80090a6:	2100      	movs	r1, #0
 80090a8:	4811      	ldr	r0, [pc, #68]	; (80090f0 <SendTxData+0x148>)
 80090aa:	f002 f877 	bl	800b19c <LmHandlerSend>
 80090ae:	4603      	mov	r3, r0
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d106      	bne.n	80090c2 <SendTxData+0x11a>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 80090b4:	4b11      	ldr	r3, [pc, #68]	; (80090fc <SendTxData+0x154>)
 80090b6:	2201      	movs	r2, #1
 80090b8:	2100      	movs	r1, #0
 80090ba:	2001      	movs	r0, #1
 80090bc:	f011 fa84 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
  }
  /* USER CODE BEGIN SendTxData_2 */

  /* USER CODE END SendTxData_2 */
}
 80090c0:	e00e      	b.n	80090e0 <SendTxData+0x138>
  else if (nextTxIn > 0)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d00b      	beq.n	80090e0 <SendTxData+0x138>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	4a0d      	ldr	r2, [pc, #52]	; (8009100 <SendTxData+0x158>)
 80090cc:	fba2 2303 	umull	r2, r3, r2, r3
 80090d0:	099b      	lsrs	r3, r3, #6
 80090d2:	9300      	str	r3, [sp, #0]
 80090d4:	4b0b      	ldr	r3, [pc, #44]	; (8009104 <SendTxData+0x15c>)
 80090d6:	2201      	movs	r2, #1
 80090d8:	2100      	movs	r1, #0
 80090da:	2001      	movs	r0, #1
 80090dc:	f011 fa74 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 80090e0:	bf00      	nop
 80090e2:	372c      	adds	r7, #44	; 0x2c
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd90      	pop	{r4, r7, pc}
 80090e8:	42c80000 	.word	0x42c80000
 80090ec:	41200000 	.word	0x41200000
 80090f0:	2000003c 	.word	0x2000003c
 80090f4:	20000060 	.word	0x20000060
 80090f8:	200003da 	.word	0x200003da
 80090fc:	0801ad6c 	.word	0x0801ad6c
 8009100:	10624dd3 	.word	0x10624dd3
 8009104:	0801ad7c 	.word	0x0801ad7c

08009108 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b082      	sub	sp, #8
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 8009110:	2100      	movs	r1, #0
 8009112:	2002      	movs	r0, #2
 8009114:	f010 ff3c 	bl	8019f90 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 8009118:	4803      	ldr	r0, [pc, #12]	; (8009128 <OnTxTimerEvent+0x20>)
 800911a:	f010 ffef 	bl	801a0fc <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800911e:	bf00      	nop
 8009120:	3708      	adds	r7, #8
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}
 8009126:	bf00      	nop
 8009128:	200003dc 	.word	0x200003dc

0800912c <OnTxTimerLedEvent>:

static void OnTxTimerLedEvent(void *context)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b082      	sub	sp, #8
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]

  /* USER CODE END OnTxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_GREEN) ;
#else
  SYS_LED_Off(SYS_LED_GREEN) ;
 8009134:	2001      	movs	r0, #1
 8009136:	f7f8 f899 	bl	800126c <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnTxTimerLedEvent_2 */

  /* USER CODE END OnTxTimerLedEvent_2 */
}
 800913a:	bf00      	nop
 800913c:	3708      	adds	r7, #8
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}

08009142 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 8009142:	b580      	push	{r7, lr}
 8009144:	b082      	sub	sp, #8
 8009146:	af00      	add	r7, sp, #0
 8009148:	6078      	str	r0, [r7, #4]

  /* USER CODE END OnRxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_BLUE) ;
#else
  SYS_LED_Off(SYS_LED_BLUE) ;
 800914a:	2002      	movs	r0, #2
 800914c:	f7f8 f88e 	bl	800126c <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnRxTimerLedEvent_2 */

  /* USER CODE END OnRxTimerLedEvent_2 */
}
 8009150:	bf00      	nop
 8009152:	3708      	adds	r7, #8
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]

  /* USER CODE END OnJoinTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Toggle(LED_RED) ;
#else
  SYS_LED_Toggle(SYS_LED_RED) ;
 8009160:	2000      	movs	r0, #0
 8009162:	f7f8 f89d 	bl	80012a0 <SYS_LED_Toggle>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnJoinTimerLedEvent_2 */

  /* USER CODE END OnJoinTimerLedEvent_2 */
}
 8009166:	bf00      	nop
 8009168:	3708      	adds	r7, #8
 800916a:	46bd      	mov	sp, r7
 800916c:	bd80      	pop	{r7, pc}
	...

08009170 <OnTxData>:

static void OnTxData(LmHandlerTxParams_t *params)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b086      	sub	sp, #24
 8009174:	af04      	add	r7, sp, #16
 8009176:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */

  /* USER CODE END OnTxData_1 */
  if ((params != NULL) && (params->IsMcpsConfirm != 0))
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d044      	beq.n	8009208 <OnTxData+0x98>
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	781b      	ldrb	r3, [r3, #0]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d040      	beq.n	8009208 <OnTxData+0x98>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_GREEN) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_GREEN) ;
 8009186:	2001      	movs	r0, #1
 8009188:	f7f8 f856 	bl	8001238 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&TxLedTimer);
 800918c:	4820      	ldr	r0, [pc, #128]	; (8009210 <OnTxData+0xa0>)
 800918e:	f010 ffb5 	bl	801a0fc <UTIL_TIMER_Start>

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 8009192:	4b20      	ldr	r3, [pc, #128]	; (8009214 <OnTxData+0xa4>)
 8009194:	2200      	movs	r2, #0
 8009196:	2100      	movs	r1, #0
 8009198:	2002      	movs	r0, #2
 800919a:	f011 fa15 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	689b      	ldr	r3, [r3, #8]
 80091a2:	687a      	ldr	r2, [r7, #4]
 80091a4:	7b12      	ldrb	r2, [r2, #12]
 80091a6:	4611      	mov	r1, r2
 80091a8:	687a      	ldr	r2, [r7, #4]
 80091aa:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80091ae:	4610      	mov	r0, r2
 80091b0:	687a      	ldr	r2, [r7, #4]
 80091b2:	f992 2014 	ldrsb.w	r2, [r2, #20]
 80091b6:	9203      	str	r2, [sp, #12]
 80091b8:	9002      	str	r0, [sp, #8]
 80091ba:	9101      	str	r1, [sp, #4]
 80091bc:	9300      	str	r3, [sp, #0]
 80091be:	4b16      	ldr	r3, [pc, #88]	; (8009218 <OnTxData+0xa8>)
 80091c0:	2200      	movs	r2, #0
 80091c2:	2100      	movs	r1, #0
 80091c4:	2003      	movs	r0, #3
 80091c6:	f011 f9ff 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
            params->AppData.Port, params->Datarate, params->TxPower);

    APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 80091ca:	4b14      	ldr	r3, [pc, #80]	; (800921c <OnTxData+0xac>)
 80091cc:	2200      	movs	r2, #0
 80091ce:	2100      	movs	r1, #0
 80091d0:	2003      	movs	r0, #3
 80091d2:	f011 f9f9 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
    if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	789b      	ldrb	r3, [r3, #2]
 80091da:	2b01      	cmp	r3, #1
 80091dc:	d10e      	bne.n	80091fc <OnTxData+0x8c>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	78db      	ldrb	r3, [r3, #3]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d001      	beq.n	80091ea <OnTxData+0x7a>
 80091e6:	4b0e      	ldr	r3, [pc, #56]	; (8009220 <OnTxData+0xb0>)
 80091e8:	e000      	b.n	80091ec <OnTxData+0x7c>
 80091ea:	4b0e      	ldr	r3, [pc, #56]	; (8009224 <OnTxData+0xb4>)
 80091ec:	9300      	str	r3, [sp, #0]
 80091ee:	4b0e      	ldr	r3, [pc, #56]	; (8009228 <OnTxData+0xb8>)
 80091f0:	2200      	movs	r2, #0
 80091f2:	2100      	movs	r1, #0
 80091f4:	2003      	movs	r0, #3
 80091f6:	f011 f9e7 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnTxData_2 */

  /* USER CODE END OnTxData_2 */
}
 80091fa:	e005      	b.n	8009208 <OnTxData+0x98>
      APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 80091fc:	4b0b      	ldr	r3, [pc, #44]	; (800922c <OnTxData+0xbc>)
 80091fe:	2200      	movs	r2, #0
 8009200:	2100      	movs	r1, #0
 8009202:	2003      	movs	r0, #3
 8009204:	f011 f9e0 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 8009208:	bf00      	nop
 800920a:	3708      	adds	r7, #8
 800920c:	46bd      	mov	sp, r7
 800920e:	bd80      	pop	{r7, pc}
 8009210:	200003f4 	.word	0x200003f4
 8009214:	0801ad9c 	.word	0x0801ad9c
 8009218:	0801add0 	.word	0x0801add0
 800921c:	0801ae04 	.word	0x0801ae04
 8009220:	0801ae14 	.word	0x0801ae14
 8009224:	0801ae18 	.word	0x0801ae18
 8009228:	0801ae20 	.word	0x0801ae20
 800922c:	0801ae34 	.word	0x0801ae34

08009230 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b082      	sub	sp, #8
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */

  /* USER CODE END OnJoinRequest_1 */
  if (joinParams != NULL)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d028      	beq.n	8009290 <OnJoinRequest+0x60>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d11d      	bne.n	8009284 <OnJoinRequest+0x54>
    {
      UTIL_TIMER_Stop(&JoinLedTimer);
 8009248:	4813      	ldr	r0, [pc, #76]	; (8009298 <OnJoinRequest+0x68>)
 800924a:	f010 ffc5 	bl	801a1d8 <UTIL_TIMER_Stop>

#if defined(USE_BSP_DRIVER)
      BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
      SYS_LED_Off(SYS_LED_RED) ;
 800924e:	2000      	movs	r0, #0
 8009250:	f7f8 f80c 	bl	800126c <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 8009254:	4b11      	ldr	r3, [pc, #68]	; (800929c <OnJoinRequest+0x6c>)
 8009256:	2200      	movs	r2, #0
 8009258:	2100      	movs	r1, #0
 800925a:	2002      	movs	r0, #2
 800925c:	f011 f9b4 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	789b      	ldrb	r3, [r3, #2]
 8009264:	2b01      	cmp	r3, #1
 8009266:	d106      	bne.n	8009276 <OnJoinRequest+0x46>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 8009268:	4b0d      	ldr	r3, [pc, #52]	; (80092a0 <OnJoinRequest+0x70>)
 800926a:	2200      	movs	r2, #0
 800926c:	2100      	movs	r1, #0
 800926e:	2002      	movs	r0, #2
 8009270:	f011 f9aa 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnJoinRequest_2 */

  /* USER CODE END OnJoinRequest_2 */
}
 8009274:	e00c      	b.n	8009290 <OnJoinRequest+0x60>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 8009276:	4b0b      	ldr	r3, [pc, #44]	; (80092a4 <OnJoinRequest+0x74>)
 8009278:	2200      	movs	r2, #0
 800927a:	2100      	movs	r1, #0
 800927c:	2002      	movs	r0, #2
 800927e:	f011 f9a3 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 8009282:	e005      	b.n	8009290 <OnJoinRequest+0x60>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 8009284:	4b08      	ldr	r3, [pc, #32]	; (80092a8 <OnJoinRequest+0x78>)
 8009286:	2200      	movs	r2, #0
 8009288:	2100      	movs	r1, #0
 800928a:	2002      	movs	r0, #2
 800928c:	f011 f99c 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 8009290:	bf00      	nop
 8009292:	3708      	adds	r7, #8
 8009294:	46bd      	mov	sp, r7
 8009296:	bd80      	pop	{r7, pc}
 8009298:	20000424 	.word	0x20000424
 800929c:	0801ae44 	.word	0x0801ae44
 80092a0:	0801ae5c 	.word	0x0801ae5c
 80092a4:	0801ae7c 	.word	0x0801ae7c
 80092a8:	0801ae9c 	.word	0x0801ae9c

080092ac <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 80092b0:	2100      	movs	r1, #0
 80092b2:	2001      	movs	r0, #1
 80092b4:	f010 fe6c 	bl	8019f90 <UTIL_SEQ_SetTask>
  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 80092b8:	bf00      	nop
 80092ba:	bd80      	pop	{r7, pc}

080092bc <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 80092c0:	4b15      	ldr	r3, [pc, #84]	; (8009318 <LoraInfo_Init+0x5c>)
 80092c2:	2200      	movs	r2, #0
 80092c4:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 80092c6:	4b14      	ldr	r3, [pc, #80]	; (8009318 <LoraInfo_Init+0x5c>)
 80092c8:	2200      	movs	r2, #0
 80092ca:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 80092cc:	4b12      	ldr	r3, [pc, #72]	; (8009318 <LoraInfo_Init+0x5c>)
 80092ce:	2200      	movs	r2, #0
 80092d0:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 80092d2:	4b11      	ldr	r3, [pc, #68]	; (8009318 <LoraInfo_Init+0x5c>)
 80092d4:	2200      	movs	r2, #0
 80092d6:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433) ;
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868) ;
 80092d8:	4b0f      	ldr	r3, [pc, #60]	; (8009318 <LoraInfo_Init+0x5c>)
 80092da:	685b      	ldr	r3, [r3, #4]
 80092dc:	f043 0320 	orr.w	r3, r3, #32
 80092e0:	4a0d      	ldr	r2, [pc, #52]	; (8009318 <LoraInfo_Init+0x5c>)
 80092e2:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865) ;
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915) ;
 80092e4:	4b0c      	ldr	r3, [pc, #48]	; (8009318 <LoraInfo_Init+0x5c>)
 80092e6:	685b      	ldr	r3, [r3, #4]
 80092e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80092ec:	4a0a      	ldr	r2, [pc, #40]	; (8009318 <LoraInfo_Init+0x5c>)
 80092ee:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 80092f0:	4b09      	ldr	r3, [pc, #36]	; (8009318 <LoraInfo_Init+0x5c>)
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d106      	bne.n	8009306 <LoraInfo_Init+0x4a>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 80092f8:	4b08      	ldr	r3, [pc, #32]	; (800931c <LoraInfo_Init+0x60>)
 80092fa:	2200      	movs	r2, #0
 80092fc:	2100      	movs	r1, #0
 80092fe:	2000      	movs	r0, #0
 8009300:	f011 f962 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {} /* At least one region shall be defined */
 8009304:	e7fe      	b.n	8009304 <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 8009306:	4b04      	ldr	r3, [pc, #16]	; (8009318 <LoraInfo_Init+0x5c>)
 8009308:	2200      	movs	r2, #0
 800930a:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 800930c:	4b02      	ldr	r3, [pc, #8]	; (8009318 <LoraInfo_Init+0x5c>)
 800930e:	2203      	movs	r2, #3
 8009310:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALISATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 8009312:	bf00      	nop
 8009314:	bd80      	pop	{r7, pc}
 8009316:	bf00      	nop
 8009318:	2000043c 	.word	0x2000043c
 800931c:	0801aef4 	.word	0x0801aef4

08009320 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 8009320:	b480      	push	{r7}
 8009322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 8009324:	4b02      	ldr	r3, [pc, #8]	; (8009330 <LoraInfo_GetPtr+0x10>)
}
 8009326:	4618      	mov	r0, r3
 8009328:	46bd      	mov	sp, r7
 800932a:	bc80      	pop	{r7}
 800932c:	4770      	bx	lr
 800932e:	bf00      	nop
 8009330:	2000043c 	.word	0x2000043c

08009334 <LL_AHB2_GRP1_EnableClock>:
{
 8009334:	b480      	push	{r7}
 8009336:	b085      	sub	sp, #20
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800933c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009340:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009342:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	4313      	orrs	r3, r2
 800934a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800934c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009350:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	4013      	ands	r3, r2
 8009356:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009358:	68fb      	ldr	r3, [r7, #12]
}
 800935a:	bf00      	nop
 800935c:	3714      	adds	r7, #20
 800935e:	46bd      	mov	sp, r7
 8009360:	bc80      	pop	{r7}
 8009362:	4770      	bx	lr

08009364 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b086      	sub	sp, #24
 8009368:	af00      	add	r7, sp, #0
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
#elif defined(MX_NUCLEO_WL55JC1)
  /* should be calling BSP_RADIO_Init() but not supported by MX*/

  GPIO_InitTypeDef  gpio_init_structure = {0};
 800936a:	1d3b      	adds	r3, r7, #4
 800936c:	2200      	movs	r2, #0
 800936e:	601a      	str	r2, [r3, #0]
 8009370:	605a      	str	r2, [r3, #4]
 8009372:	609a      	str	r2, [r3, #8]
 8009374:	60da      	str	r2, [r3, #12]
 8009376:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 8009378:	2004      	movs	r0, #4
 800937a:	f7ff ffdb 	bl	8009334 <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800937e:	2310      	movs	r3, #16
 8009380:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8009382:	2301      	movs	r3, #1
 8009384:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8009386:	2300      	movs	r3, #0
 8009388:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800938a:	2303      	movs	r3, #3
 800938c:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 800938e:	1d3b      	adds	r3, r7, #4
 8009390:	4619      	mov	r1, r3
 8009392:	4812      	ldr	r0, [pc, #72]	; (80093dc <RBI_Init+0x78>)
 8009394:	f7fa ff12 	bl	80041bc <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8009398:	2320      	movs	r3, #32
 800939a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 800939c:	1d3b      	adds	r3, r7, #4
 800939e:	4619      	mov	r1, r3
 80093a0:	480e      	ldr	r0, [pc, #56]	; (80093dc <RBI_Init+0x78>)
 80093a2:	f7fa ff0b 	bl	80041bc <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 80093a6:	2308      	movs	r3, #8
 80093a8:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 80093aa:	1d3b      	adds	r3, r7, #4
 80093ac:	4619      	mov	r1, r3
 80093ae:	480b      	ldr	r0, [pc, #44]	; (80093dc <RBI_Init+0x78>)
 80093b0:	f7fa ff04 	bl	80041bc <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80093b4:	2200      	movs	r2, #0
 80093b6:	2120      	movs	r1, #32
 80093b8:	4808      	ldr	r0, [pc, #32]	; (80093dc <RBI_Init+0x78>)
 80093ba:	f7fb f92d 	bl	8004618 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80093be:	2200      	movs	r2, #0
 80093c0:	2110      	movs	r1, #16
 80093c2:	4806      	ldr	r0, [pc, #24]	; (80093dc <RBI_Init+0x78>)
 80093c4:	f7fb f928 	bl	8004618 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 80093c8:	2200      	movs	r2, #0
 80093ca:	2108      	movs	r1, #8
 80093cc:	4803      	ldr	r0, [pc, #12]	; (80093dc <RBI_Init+0x78>)
 80093ce:	f7fb f923 	bl	8004618 <HAL_GPIO_WritePin>

  return 0;
 80093d2:	2300      	movs	r3, #0
  /* USER CODE END RBI_Init_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 80093d4:	4618      	mov	r0, r3
 80093d6:	3718      	adds	r7, #24
 80093d8:	46bd      	mov	sp, r7
 80093da:	bd80      	pop	{r7, pc}
 80093dc:	48000800 	.word	0x48000800

080093e0 <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b082      	sub	sp, #8
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	4603      	mov	r3, r0
 80093e8:	71fb      	strb	r3, [r7, #7]
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#elif defined(MX_NUCLEO_WL55JC1)
  switch (Config)
 80093ea:	79fb      	ldrb	r3, [r7, #7]
 80093ec:	2b03      	cmp	r3, #3
 80093ee:	d84b      	bhi.n	8009488 <RBI_ConfigRFSwitch+0xa8>
 80093f0:	a201      	add	r2, pc, #4	; (adr r2, 80093f8 <RBI_ConfigRFSwitch+0x18>)
 80093f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093f6:	bf00      	nop
 80093f8:	08009409 	.word	0x08009409
 80093fc:	08009429 	.word	0x08009429
 8009400:	08009449 	.word	0x08009449
 8009404:	08009469 	.word	0x08009469
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8009408:	2200      	movs	r2, #0
 800940a:	2108      	movs	r1, #8
 800940c:	4821      	ldr	r0, [pc, #132]	; (8009494 <RBI_ConfigRFSwitch+0xb4>)
 800940e:	f7fb f903 	bl	8004618 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8009412:	2200      	movs	r2, #0
 8009414:	2110      	movs	r1, #16
 8009416:	481f      	ldr	r0, [pc, #124]	; (8009494 <RBI_ConfigRFSwitch+0xb4>)
 8009418:	f7fb f8fe 	bl	8004618 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800941c:	2200      	movs	r2, #0
 800941e:	2120      	movs	r1, #32
 8009420:	481c      	ldr	r0, [pc, #112]	; (8009494 <RBI_ConfigRFSwitch+0xb4>)
 8009422:	f7fb f8f9 	bl	8004618 <HAL_GPIO_WritePin>
      break;
 8009426:	e030      	b.n	800948a <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8009428:	2201      	movs	r2, #1
 800942a:	2108      	movs	r1, #8
 800942c:	4819      	ldr	r0, [pc, #100]	; (8009494 <RBI_ConfigRFSwitch+0xb4>)
 800942e:	f7fb f8f3 	bl	8004618 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8009432:	2201      	movs	r2, #1
 8009434:	2110      	movs	r1, #16
 8009436:	4817      	ldr	r0, [pc, #92]	; (8009494 <RBI_ConfigRFSwitch+0xb4>)
 8009438:	f7fb f8ee 	bl	8004618 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800943c:	2200      	movs	r2, #0
 800943e:	2120      	movs	r1, #32
 8009440:	4814      	ldr	r0, [pc, #80]	; (8009494 <RBI_ConfigRFSwitch+0xb4>)
 8009442:	f7fb f8e9 	bl	8004618 <HAL_GPIO_WritePin>
      break;
 8009446:	e020      	b.n	800948a <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8009448:	2201      	movs	r2, #1
 800944a:	2108      	movs	r1, #8
 800944c:	4811      	ldr	r0, [pc, #68]	; (8009494 <RBI_ConfigRFSwitch+0xb4>)
 800944e:	f7fb f8e3 	bl	8004618 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8009452:	2201      	movs	r2, #1
 8009454:	2110      	movs	r1, #16
 8009456:	480f      	ldr	r0, [pc, #60]	; (8009494 <RBI_ConfigRFSwitch+0xb4>)
 8009458:	f7fb f8de 	bl	8004618 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 800945c:	2201      	movs	r2, #1
 800945e:	2120      	movs	r1, #32
 8009460:	480c      	ldr	r0, [pc, #48]	; (8009494 <RBI_ConfigRFSwitch+0xb4>)
 8009462:	f7fb f8d9 	bl	8004618 <HAL_GPIO_WritePin>
      break;
 8009466:	e010      	b.n	800948a <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8009468:	2201      	movs	r2, #1
 800946a:	2108      	movs	r1, #8
 800946c:	4809      	ldr	r0, [pc, #36]	; (8009494 <RBI_ConfigRFSwitch+0xb4>)
 800946e:	f7fb f8d3 	bl	8004618 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8009472:	2200      	movs	r2, #0
 8009474:	2110      	movs	r1, #16
 8009476:	4807      	ldr	r0, [pc, #28]	; (8009494 <RBI_ConfigRFSwitch+0xb4>)
 8009478:	f7fb f8ce 	bl	8004618 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 800947c:	2201      	movs	r2, #1
 800947e:	2120      	movs	r1, #32
 8009480:	4804      	ldr	r0, [pc, #16]	; (8009494 <RBI_ConfigRFSwitch+0xb4>)
 8009482:	f7fb f8c9 	bl	8004618 <HAL_GPIO_WritePin>
      break;
 8009486:	e000      	b.n	800948a <RBI_ConfigRFSwitch+0xaa>
    }
    default:
      break;
 8009488:	bf00      	nop
  }

  return 0;
 800948a:	2300      	movs	r3, #0
  /* USER CODE END RBI_ConfigRFSwitch_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 800948c:	4618      	mov	r0, r3
 800948e:	3708      	adds	r7, #8
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}
 8009494:	48000800 	.word	0x48000800

08009498 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8009498:	b480      	push	{r7}
 800949a:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();

#elif defined(MX_NUCLEO_WL55JC1)
  return RBI_CONF_RFO;
 800949c:	2300      	movs	r3, #0
  /* USER CODE END RBI_GetTxConfig_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 800949e:	4618      	mov	r0, r3
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bc80      	pop	{r7}
 80094a4:	4770      	bx	lr

080094a6 <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 80094a6:	b480      	push	{r7}
 80094a8:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();

#elif defined(MX_NUCLEO_WL55JC1)
  return RF_WAKEUP_TIME;
 80094aa:	230a      	movs	r3, #10
  /* USER CODE END RBI_GetWakeUpTime_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bc80      	pop	{r7}
 80094b2:	4770      	bx	lr

080094b4 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 80094b4:	b480      	push	{r7}
 80094b6:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_TCXO_SUPPORTED;
 80094b8:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsTCXO_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	46bd      	mov	sp, r7
 80094be:	bc80      	pop	{r7}
 80094c0:	4770      	bx	lr

080094c2 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 80094c2:	b480      	push	{r7}
 80094c4:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_DCDC_SUPPORTED;
 80094c6:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsDCDC_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bc80      	pop	{r7}
 80094ce:	4770      	bx	lr

080094d0 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b082      	sub	sp, #8
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	33f1      	adds	r3, #241	; 0xf1
 80094dc:	2210      	movs	r2, #16
 80094de:	2100      	movs	r1, #0
 80094e0:	4618      	mov	r0, r3
 80094e2:	f00d f9a5 	bl	8016830 <memset1>
    ctx->M_n = 0;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2200      	movs	r2, #0
 80094ea:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	22f0      	movs	r2, #240	; 0xf0
 80094f2:	2100      	movs	r1, #0
 80094f4:	4618      	mov	r0, r3
 80094f6:	f00d f99b 	bl	8016830 <memset1>
}
 80094fa:	bf00      	nop
 80094fc:	3708      	adds	r7, #8
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}

08009502 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 8009502:	b580      	push	{r7, lr}
 8009504:	b082      	sub	sp, #8
 8009506:	af00      	add	r7, sp, #0
 8009508:	6078      	str	r0, [r7, #4]
 800950a:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	461a      	mov	r2, r3
 8009510:	2110      	movs	r1, #16
 8009512:	6838      	ldr	r0, [r7, #0]
 8009514:	f000 fe60 	bl	800a1d8 <lorawan_aes_set_key>
}
 8009518:	bf00      	nop
 800951a:	3708      	adds	r7, #8
 800951c:	46bd      	mov	sp, r7
 800951e:	bd80      	pop	{r7, pc}

08009520 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b08c      	sub	sp, #48	; 0x30
 8009524:	af00      	add	r7, sp, #0
 8009526:	60f8      	str	r0, [r7, #12]
 8009528:	60b9      	str	r1, [r7, #8]
 800952a:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009532:	2b00      	cmp	r3, #0
 8009534:	f000 80a1 	beq.w	800967a <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800953e:	f1c3 0310 	rsb	r3, r3, #16
 8009542:	687a      	ldr	r2, [r7, #4]
 8009544:	4293      	cmp	r3, r2
 8009546:	bf28      	it	cs
 8009548:	4613      	movcs	r3, r2
 800954a:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	f203 1201 	addw	r2, r3, #257	; 0x101
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009558:	4413      	add	r3, r2
 800955a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800955c:	b292      	uxth	r2, r2
 800955e:	68b9      	ldr	r1, [r7, #8]
 8009560:	4618      	mov	r0, r3
 8009562:	f00d f92a 	bl	80167ba <memcpy1>
        ctx->M_n += mlen;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800956c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800956e:	441a      	add	r2, r3
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800957c:	2b0f      	cmp	r3, #15
 800957e:	f240 808d 	bls.w	800969c <AES_CMAC_Update+0x17c>
 8009582:	687a      	ldr	r2, [r7, #4]
 8009584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009586:	429a      	cmp	r2, r3
 8009588:	f000 8088 	beq.w	800969c <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800958c:	2300      	movs	r3, #0
 800958e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009590:	e015      	b.n	80095be <AES_CMAC_Update+0x9e>
 8009592:	68fa      	ldr	r2, [r7, #12]
 8009594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009596:	4413      	add	r3, r2
 8009598:	33f1      	adds	r3, #241	; 0xf1
 800959a:	781a      	ldrb	r2, [r3, #0]
 800959c:	68f9      	ldr	r1, [r7, #12]
 800959e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095a0:	440b      	add	r3, r1
 80095a2:	f203 1301 	addw	r3, r3, #257	; 0x101
 80095a6:	781b      	ldrb	r3, [r3, #0]
 80095a8:	4053      	eors	r3, r2
 80095aa:	b2d9      	uxtb	r1, r3
 80095ac:	68fa      	ldr	r2, [r7, #12]
 80095ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095b0:	4413      	add	r3, r2
 80095b2:	33f1      	adds	r3, #241	; 0xf1
 80095b4:	460a      	mov	r2, r1
 80095b6:	701a      	strb	r2, [r3, #0]
 80095b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095ba:	3301      	adds	r3, #1
 80095bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80095be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095c0:	2b0f      	cmp	r3, #15
 80095c2:	dde6      	ble.n	8009592 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 80095ca:	f107 0314 	add.w	r3, r7, #20
 80095ce:	2210      	movs	r2, #16
 80095d0:	4618      	mov	r0, r3
 80095d2:	f00d f8f2 	bl	80167ba <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 80095d6:	68fa      	ldr	r2, [r7, #12]
 80095d8:	f107 0114 	add.w	r1, r7, #20
 80095dc:	f107 0314 	add.w	r3, r7, #20
 80095e0:	4618      	mov	r0, r3
 80095e2:	f000 fed7 	bl	800a394 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	33f1      	adds	r3, #241	; 0xf1
 80095ea:	f107 0114 	add.w	r1, r7, #20
 80095ee:	2210      	movs	r2, #16
 80095f0:	4618      	mov	r0, r3
 80095f2:	f00d f8e2 	bl	80167ba <memcpy1>

        data += mlen;
 80095f6:	68ba      	ldr	r2, [r7, #8]
 80095f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095fa:	4413      	add	r3, r2
 80095fc:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 80095fe:	687a      	ldr	r2, [r7, #4]
 8009600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009602:	1ad3      	subs	r3, r2, r3
 8009604:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 8009606:	e038      	b.n	800967a <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 8009608:	2300      	movs	r3, #0
 800960a:	62bb      	str	r3, [r7, #40]	; 0x28
 800960c:	e013      	b.n	8009636 <AES_CMAC_Update+0x116>
 800960e:	68fa      	ldr	r2, [r7, #12]
 8009610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009612:	4413      	add	r3, r2
 8009614:	33f1      	adds	r3, #241	; 0xf1
 8009616:	781a      	ldrb	r2, [r3, #0]
 8009618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800961a:	68b9      	ldr	r1, [r7, #8]
 800961c:	440b      	add	r3, r1
 800961e:	781b      	ldrb	r3, [r3, #0]
 8009620:	4053      	eors	r3, r2
 8009622:	b2d9      	uxtb	r1, r3
 8009624:	68fa      	ldr	r2, [r7, #12]
 8009626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009628:	4413      	add	r3, r2
 800962a:	33f1      	adds	r3, #241	; 0xf1
 800962c:	460a      	mov	r2, r1
 800962e:	701a      	strb	r2, [r3, #0]
 8009630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009632:	3301      	adds	r3, #1
 8009634:	62bb      	str	r3, [r7, #40]	; 0x28
 8009636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009638:	2b0f      	cmp	r3, #15
 800963a:	dde8      	ble.n	800960e <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 8009642:	f107 0314 	add.w	r3, r7, #20
 8009646:	2210      	movs	r2, #16
 8009648:	4618      	mov	r0, r3
 800964a:	f00d f8b6 	bl	80167ba <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800964e:	68fa      	ldr	r2, [r7, #12]
 8009650:	f107 0114 	add.w	r1, r7, #20
 8009654:	f107 0314 	add.w	r3, r7, #20
 8009658:	4618      	mov	r0, r3
 800965a:	f000 fe9b 	bl	800a394 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	33f1      	adds	r3, #241	; 0xf1
 8009662:	f107 0114 	add.w	r1, r7, #20
 8009666:	2210      	movs	r2, #16
 8009668:	4618      	mov	r0, r3
 800966a:	f00d f8a6 	bl	80167ba <memcpy1>

        data += 16;
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	3310      	adds	r3, #16
 8009672:	60bb      	str	r3, [r7, #8]
        len -= 16;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	3b10      	subs	r3, #16
 8009678:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2b10      	cmp	r3, #16
 800967e:	d8c3      	bhi.n	8009608 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	f203 1301 	addw	r3, r3, #257	; 0x101
 8009686:	687a      	ldr	r2, [r7, #4]
 8009688:	b292      	uxth	r2, r2
 800968a:	68b9      	ldr	r1, [r7, #8]
 800968c:	4618      	mov	r0, r3
 800968e:	f00d f894 	bl	80167ba <memcpy1>
    ctx->M_n = len;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	687a      	ldr	r2, [r7, #4]
 8009696:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800969a:	e000      	b.n	800969e <AES_CMAC_Update+0x17e>
            return;
 800969c:	bf00      	nop
}
 800969e:	3730      	adds	r7, #48	; 0x30
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}

080096a4 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b092      	sub	sp, #72	; 0x48
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 80096ae:	f107 031c 	add.w	r3, r7, #28
 80096b2:	2210      	movs	r2, #16
 80096b4:	2100      	movs	r1, #0
 80096b6:	4618      	mov	r0, r3
 80096b8:	f00d f8ba 	bl	8016830 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 80096bc:	683a      	ldr	r2, [r7, #0]
 80096be:	f107 011c 	add.w	r1, r7, #28
 80096c2:	f107 031c 	add.w	r3, r7, #28
 80096c6:	4618      	mov	r0, r3
 80096c8:	f000 fe64 	bl	800a394 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 80096cc:	7f3b      	ldrb	r3, [r7, #28]
 80096ce:	b25b      	sxtb	r3, r3
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	da31      	bge.n	8009738 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 80096d4:	2300      	movs	r3, #0
 80096d6:	647b      	str	r3, [r7, #68]	; 0x44
 80096d8:	e01c      	b.n	8009714 <AES_CMAC_Final+0x70>
 80096da:	f107 021c 	add.w	r2, r7, #28
 80096de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80096e0:	4413      	add	r3, r2
 80096e2:	781b      	ldrb	r3, [r3, #0]
 80096e4:	005b      	lsls	r3, r3, #1
 80096e6:	b25a      	sxtb	r2, r3
 80096e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80096ea:	3301      	adds	r3, #1
 80096ec:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80096f0:	440b      	add	r3, r1
 80096f2:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80096f6:	09db      	lsrs	r3, r3, #7
 80096f8:	b2db      	uxtb	r3, r3
 80096fa:	b25b      	sxtb	r3, r3
 80096fc:	4313      	orrs	r3, r2
 80096fe:	b25b      	sxtb	r3, r3
 8009700:	b2d9      	uxtb	r1, r3
 8009702:	f107 021c 	add.w	r2, r7, #28
 8009706:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009708:	4413      	add	r3, r2
 800970a:	460a      	mov	r2, r1
 800970c:	701a      	strb	r2, [r3, #0]
 800970e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009710:	3301      	adds	r3, #1
 8009712:	647b      	str	r3, [r7, #68]	; 0x44
 8009714:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009716:	2b0e      	cmp	r3, #14
 8009718:	dddf      	ble.n	80096da <AES_CMAC_Final+0x36>
 800971a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800971e:	005b      	lsls	r3, r3, #1
 8009720:	b2db      	uxtb	r3, r3
 8009722:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 8009726:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800972a:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800972e:	43db      	mvns	r3, r3
 8009730:	b2db      	uxtb	r3, r3
 8009732:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009736:	e028      	b.n	800978a <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 8009738:	2300      	movs	r3, #0
 800973a:	643b      	str	r3, [r7, #64]	; 0x40
 800973c:	e01c      	b.n	8009778 <AES_CMAC_Final+0xd4>
 800973e:	f107 021c 	add.w	r2, r7, #28
 8009742:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009744:	4413      	add	r3, r2
 8009746:	781b      	ldrb	r3, [r3, #0]
 8009748:	005b      	lsls	r3, r3, #1
 800974a:	b25a      	sxtb	r2, r3
 800974c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800974e:	3301      	adds	r3, #1
 8009750:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009754:	440b      	add	r3, r1
 8009756:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800975a:	09db      	lsrs	r3, r3, #7
 800975c:	b2db      	uxtb	r3, r3
 800975e:	b25b      	sxtb	r3, r3
 8009760:	4313      	orrs	r3, r2
 8009762:	b25b      	sxtb	r3, r3
 8009764:	b2d9      	uxtb	r1, r3
 8009766:	f107 021c 	add.w	r2, r7, #28
 800976a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800976c:	4413      	add	r3, r2
 800976e:	460a      	mov	r2, r1
 8009770:	701a      	strb	r2, [r3, #0]
 8009772:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009774:	3301      	adds	r3, #1
 8009776:	643b      	str	r3, [r7, #64]	; 0x40
 8009778:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800977a:	2b0e      	cmp	r3, #14
 800977c:	dddf      	ble.n	800973e <AES_CMAC_Final+0x9a>
 800977e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009782:	005b      	lsls	r3, r3, #1
 8009784:	b2db      	uxtb	r3, r3
 8009786:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009790:	2b10      	cmp	r3, #16
 8009792:	d11d      	bne.n	80097d0 <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 8009794:	2300      	movs	r3, #0
 8009796:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009798:	e016      	b.n	80097c8 <AES_CMAC_Final+0x124>
 800979a:	683a      	ldr	r2, [r7, #0]
 800979c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800979e:	4413      	add	r3, r2
 80097a0:	f203 1301 	addw	r3, r3, #257	; 0x101
 80097a4:	781a      	ldrb	r2, [r3, #0]
 80097a6:	f107 011c 	add.w	r1, r7, #28
 80097aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097ac:	440b      	add	r3, r1
 80097ae:	781b      	ldrb	r3, [r3, #0]
 80097b0:	4053      	eors	r3, r2
 80097b2:	b2d9      	uxtb	r1, r3
 80097b4:	683a      	ldr	r2, [r7, #0]
 80097b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097b8:	4413      	add	r3, r2
 80097ba:	f203 1301 	addw	r3, r3, #257	; 0x101
 80097be:	460a      	mov	r2, r1
 80097c0:	701a      	strb	r2, [r3, #0]
 80097c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097c4:	3301      	adds	r3, #1
 80097c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80097c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097ca:	2b0f      	cmp	r3, #15
 80097cc:	dde5      	ble.n	800979a <AES_CMAC_Final+0xf6>
 80097ce:	e098      	b.n	8009902 <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 80097d0:	7f3b      	ldrb	r3, [r7, #28]
 80097d2:	b25b      	sxtb	r3, r3
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	da31      	bge.n	800983c <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 80097d8:	2300      	movs	r3, #0
 80097da:	63bb      	str	r3, [r7, #56]	; 0x38
 80097dc:	e01c      	b.n	8009818 <AES_CMAC_Final+0x174>
 80097de:	f107 021c 	add.w	r2, r7, #28
 80097e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097e4:	4413      	add	r3, r2
 80097e6:	781b      	ldrb	r3, [r3, #0]
 80097e8:	005b      	lsls	r3, r3, #1
 80097ea:	b25a      	sxtb	r2, r3
 80097ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097ee:	3301      	adds	r3, #1
 80097f0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80097f4:	440b      	add	r3, r1
 80097f6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80097fa:	09db      	lsrs	r3, r3, #7
 80097fc:	b2db      	uxtb	r3, r3
 80097fe:	b25b      	sxtb	r3, r3
 8009800:	4313      	orrs	r3, r2
 8009802:	b25b      	sxtb	r3, r3
 8009804:	b2d9      	uxtb	r1, r3
 8009806:	f107 021c 	add.w	r2, r7, #28
 800980a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800980c:	4413      	add	r3, r2
 800980e:	460a      	mov	r2, r1
 8009810:	701a      	strb	r2, [r3, #0]
 8009812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009814:	3301      	adds	r3, #1
 8009816:	63bb      	str	r3, [r7, #56]	; 0x38
 8009818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800981a:	2b0e      	cmp	r3, #14
 800981c:	dddf      	ble.n	80097de <AES_CMAC_Final+0x13a>
 800981e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009822:	005b      	lsls	r3, r3, #1
 8009824:	b2db      	uxtb	r3, r3
 8009826:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 800982a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800982e:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 8009832:	43db      	mvns	r3, r3
 8009834:	b2db      	uxtb	r3, r3
 8009836:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800983a:	e028      	b.n	800988e <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 800983c:	2300      	movs	r3, #0
 800983e:	637b      	str	r3, [r7, #52]	; 0x34
 8009840:	e01c      	b.n	800987c <AES_CMAC_Final+0x1d8>
 8009842:	f107 021c 	add.w	r2, r7, #28
 8009846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009848:	4413      	add	r3, r2
 800984a:	781b      	ldrb	r3, [r3, #0]
 800984c:	005b      	lsls	r3, r3, #1
 800984e:	b25a      	sxtb	r2, r3
 8009850:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009852:	3301      	adds	r3, #1
 8009854:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009858:	440b      	add	r3, r1
 800985a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800985e:	09db      	lsrs	r3, r3, #7
 8009860:	b2db      	uxtb	r3, r3
 8009862:	b25b      	sxtb	r3, r3
 8009864:	4313      	orrs	r3, r2
 8009866:	b25b      	sxtb	r3, r3
 8009868:	b2d9      	uxtb	r1, r3
 800986a:	f107 021c 	add.w	r2, r7, #28
 800986e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009870:	4413      	add	r3, r2
 8009872:	460a      	mov	r2, r1
 8009874:	701a      	strb	r2, [r3, #0]
 8009876:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009878:	3301      	adds	r3, #1
 800987a:	637b      	str	r3, [r7, #52]	; 0x34
 800987c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800987e:	2b0e      	cmp	r3, #14
 8009880:	dddf      	ble.n	8009842 <AES_CMAC_Final+0x19e>
 8009882:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009886:	005b      	lsls	r3, r3, #1
 8009888:	b2db      	uxtb	r3, r3
 800988a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009894:	683a      	ldr	r2, [r7, #0]
 8009896:	4413      	add	r3, r2
 8009898:	2280      	movs	r2, #128	; 0x80
 800989a:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800989e:	e007      	b.n	80098b0 <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80098a6:	683a      	ldr	r2, [r7, #0]
 80098a8:	4413      	add	r3, r2
 80098aa:	2200      	movs	r2, #0
 80098ac:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80098b6:	1c5a      	adds	r2, r3, #1
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80098c4:	2b0f      	cmp	r3, #15
 80098c6:	d9eb      	bls.n	80098a0 <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 80098c8:	2300      	movs	r3, #0
 80098ca:	633b      	str	r3, [r7, #48]	; 0x30
 80098cc:	e016      	b.n	80098fc <AES_CMAC_Final+0x258>
 80098ce:	683a      	ldr	r2, [r7, #0]
 80098d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098d2:	4413      	add	r3, r2
 80098d4:	f203 1301 	addw	r3, r3, #257	; 0x101
 80098d8:	781a      	ldrb	r2, [r3, #0]
 80098da:	f107 011c 	add.w	r1, r7, #28
 80098de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098e0:	440b      	add	r3, r1
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	4053      	eors	r3, r2
 80098e6:	b2d9      	uxtb	r1, r3
 80098e8:	683a      	ldr	r2, [r7, #0]
 80098ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098ec:	4413      	add	r3, r2
 80098ee:	f203 1301 	addw	r3, r3, #257	; 0x101
 80098f2:	460a      	mov	r2, r1
 80098f4:	701a      	strb	r2, [r3, #0]
 80098f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098f8:	3301      	adds	r3, #1
 80098fa:	633b      	str	r3, [r7, #48]	; 0x30
 80098fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098fe:	2b0f      	cmp	r3, #15
 8009900:	dde5      	ble.n	80098ce <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 8009902:	2300      	movs	r3, #0
 8009904:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009906:	e015      	b.n	8009934 <AES_CMAC_Final+0x290>
 8009908:	683a      	ldr	r2, [r7, #0]
 800990a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800990c:	4413      	add	r3, r2
 800990e:	33f1      	adds	r3, #241	; 0xf1
 8009910:	781a      	ldrb	r2, [r3, #0]
 8009912:	6839      	ldr	r1, [r7, #0]
 8009914:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009916:	440b      	add	r3, r1
 8009918:	f203 1301 	addw	r3, r3, #257	; 0x101
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	4053      	eors	r3, r2
 8009920:	b2d9      	uxtb	r1, r3
 8009922:	683a      	ldr	r2, [r7, #0]
 8009924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009926:	4413      	add	r3, r2
 8009928:	33f1      	adds	r3, #241	; 0xf1
 800992a:	460a      	mov	r2, r1
 800992c:	701a      	strb	r2, [r3, #0]
 800992e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009930:	3301      	adds	r3, #1
 8009932:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009936:	2b0f      	cmp	r3, #15
 8009938:	dde6      	ble.n	8009908 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 8009940:	f107 030c 	add.w	r3, r7, #12
 8009944:	2210      	movs	r2, #16
 8009946:	4618      	mov	r0, r3
 8009948:	f00c ff37 	bl	80167ba <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800994c:	683a      	ldr	r2, [r7, #0]
 800994e:	f107 030c 	add.w	r3, r7, #12
 8009952:	6879      	ldr	r1, [r7, #4]
 8009954:	4618      	mov	r0, r3
 8009956:	f000 fd1d 	bl	800a394 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800995a:	f107 031c 	add.w	r3, r7, #28
 800995e:	2210      	movs	r2, #16
 8009960:	2100      	movs	r1, #0
 8009962:	4618      	mov	r0, r3
 8009964:	f00c ff64 	bl	8016830 <memset1>
}
 8009968:	bf00      	nop
 800996a:	3748      	adds	r7, #72	; 0x48
 800996c:	46bd      	mov	sp, r7
 800996e:	bd80      	pop	{r7, pc}

08009970 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 8009970:	b480      	push	{r7}
 8009972:	b083      	sub	sp, #12
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
 8009978:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	781a      	ldrb	r2, [r3, #0]
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	3301      	adds	r3, #1
 8009986:	683a      	ldr	r2, [r7, #0]
 8009988:	7852      	ldrb	r2, [r2, #1]
 800998a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	3302      	adds	r3, #2
 8009990:	683a      	ldr	r2, [r7, #0]
 8009992:	7892      	ldrb	r2, [r2, #2]
 8009994:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	3303      	adds	r3, #3
 800999a:	683a      	ldr	r2, [r7, #0]
 800999c:	78d2      	ldrb	r2, [r2, #3]
 800999e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	3304      	adds	r3, #4
 80099a4:	683a      	ldr	r2, [r7, #0]
 80099a6:	7912      	ldrb	r2, [r2, #4]
 80099a8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	3305      	adds	r3, #5
 80099ae:	683a      	ldr	r2, [r7, #0]
 80099b0:	7952      	ldrb	r2, [r2, #5]
 80099b2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	3306      	adds	r3, #6
 80099b8:	683a      	ldr	r2, [r7, #0]
 80099ba:	7992      	ldrb	r2, [r2, #6]
 80099bc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	3307      	adds	r3, #7
 80099c2:	683a      	ldr	r2, [r7, #0]
 80099c4:	79d2      	ldrb	r2, [r2, #7]
 80099c6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	3308      	adds	r3, #8
 80099cc:	683a      	ldr	r2, [r7, #0]
 80099ce:	7a12      	ldrb	r2, [r2, #8]
 80099d0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	3309      	adds	r3, #9
 80099d6:	683a      	ldr	r2, [r7, #0]
 80099d8:	7a52      	ldrb	r2, [r2, #9]
 80099da:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	330a      	adds	r3, #10
 80099e0:	683a      	ldr	r2, [r7, #0]
 80099e2:	7a92      	ldrb	r2, [r2, #10]
 80099e4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	330b      	adds	r3, #11
 80099ea:	683a      	ldr	r2, [r7, #0]
 80099ec:	7ad2      	ldrb	r2, [r2, #11]
 80099ee:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	330c      	adds	r3, #12
 80099f4:	683a      	ldr	r2, [r7, #0]
 80099f6:	7b12      	ldrb	r2, [r2, #12]
 80099f8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	330d      	adds	r3, #13
 80099fe:	683a      	ldr	r2, [r7, #0]
 8009a00:	7b52      	ldrb	r2, [r2, #13]
 8009a02:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	330e      	adds	r3, #14
 8009a08:	683a      	ldr	r2, [r7, #0]
 8009a0a:	7b92      	ldrb	r2, [r2, #14]
 8009a0c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	330f      	adds	r3, #15
 8009a12:	683a      	ldr	r2, [r7, #0]
 8009a14:	7bd2      	ldrb	r2, [r2, #15]
 8009a16:	701a      	strb	r2, [r3, #0]
#endif
}
 8009a18:	bf00      	nop
 8009a1a:	370c      	adds	r7, #12
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	bc80      	pop	{r7}
 8009a20:	4770      	bx	lr

08009a22 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 8009a22:	b480      	push	{r7}
 8009a24:	b085      	sub	sp, #20
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	60f8      	str	r0, [r7, #12]
 8009a2a:	60b9      	str	r1, [r7, #8]
 8009a2c:	4613      	mov	r3, r2
 8009a2e:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 8009a30:	e007      	b.n	8009a42 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 8009a32:	68ba      	ldr	r2, [r7, #8]
 8009a34:	1c53      	adds	r3, r2, #1
 8009a36:	60bb      	str	r3, [r7, #8]
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	1c59      	adds	r1, r3, #1
 8009a3c:	60f9      	str	r1, [r7, #12]
 8009a3e:	7812      	ldrb	r2, [r2, #0]
 8009a40:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 8009a42:	79fb      	ldrb	r3, [r7, #7]
 8009a44:	1e5a      	subs	r2, r3, #1
 8009a46:	71fa      	strb	r2, [r7, #7]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d1f2      	bne.n	8009a32 <copy_block_nn+0x10>
}
 8009a4c:	bf00      	nop
 8009a4e:	bf00      	nop
 8009a50:	3714      	adds	r7, #20
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bc80      	pop	{r7}
 8009a56:	4770      	bx	lr

08009a58 <xor_block>:

static void xor_block( void *d, const void *s )
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b083      	sub	sp, #12
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
 8009a60:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	781a      	ldrb	r2, [r3, #0]
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	781b      	ldrb	r3, [r3, #0]
 8009a6a:	4053      	eors	r3, r2
 8009a6c:	b2da      	uxtb	r2, r3
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	3301      	adds	r3, #1
 8009a76:	7819      	ldrb	r1, [r3, #0]
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	3301      	adds	r3, #1
 8009a7c:	781a      	ldrb	r2, [r3, #0]
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	3301      	adds	r3, #1
 8009a82:	404a      	eors	r2, r1
 8009a84:	b2d2      	uxtb	r2, r2
 8009a86:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	3302      	adds	r3, #2
 8009a8c:	7819      	ldrb	r1, [r3, #0]
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	3302      	adds	r3, #2
 8009a92:	781a      	ldrb	r2, [r3, #0]
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	3302      	adds	r3, #2
 8009a98:	404a      	eors	r2, r1
 8009a9a:	b2d2      	uxtb	r2, r2
 8009a9c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	3303      	adds	r3, #3
 8009aa2:	7819      	ldrb	r1, [r3, #0]
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	3303      	adds	r3, #3
 8009aa8:	781a      	ldrb	r2, [r3, #0]
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	3303      	adds	r3, #3
 8009aae:	404a      	eors	r2, r1
 8009ab0:	b2d2      	uxtb	r2, r2
 8009ab2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	3304      	adds	r3, #4
 8009ab8:	7819      	ldrb	r1, [r3, #0]
 8009aba:	683b      	ldr	r3, [r7, #0]
 8009abc:	3304      	adds	r3, #4
 8009abe:	781a      	ldrb	r2, [r3, #0]
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	3304      	adds	r3, #4
 8009ac4:	404a      	eors	r2, r1
 8009ac6:	b2d2      	uxtb	r2, r2
 8009ac8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	3305      	adds	r3, #5
 8009ace:	7819      	ldrb	r1, [r3, #0]
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	3305      	adds	r3, #5
 8009ad4:	781a      	ldrb	r2, [r3, #0]
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	3305      	adds	r3, #5
 8009ada:	404a      	eors	r2, r1
 8009adc:	b2d2      	uxtb	r2, r2
 8009ade:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	3306      	adds	r3, #6
 8009ae4:	7819      	ldrb	r1, [r3, #0]
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	3306      	adds	r3, #6
 8009aea:	781a      	ldrb	r2, [r3, #0]
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	3306      	adds	r3, #6
 8009af0:	404a      	eors	r2, r1
 8009af2:	b2d2      	uxtb	r2, r2
 8009af4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	3307      	adds	r3, #7
 8009afa:	7819      	ldrb	r1, [r3, #0]
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	3307      	adds	r3, #7
 8009b00:	781a      	ldrb	r2, [r3, #0]
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	3307      	adds	r3, #7
 8009b06:	404a      	eors	r2, r1
 8009b08:	b2d2      	uxtb	r2, r2
 8009b0a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	3308      	adds	r3, #8
 8009b10:	7819      	ldrb	r1, [r3, #0]
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	3308      	adds	r3, #8
 8009b16:	781a      	ldrb	r2, [r3, #0]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	3308      	adds	r3, #8
 8009b1c:	404a      	eors	r2, r1
 8009b1e:	b2d2      	uxtb	r2, r2
 8009b20:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	3309      	adds	r3, #9
 8009b26:	7819      	ldrb	r1, [r3, #0]
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	3309      	adds	r3, #9
 8009b2c:	781a      	ldrb	r2, [r3, #0]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	3309      	adds	r3, #9
 8009b32:	404a      	eors	r2, r1
 8009b34:	b2d2      	uxtb	r2, r2
 8009b36:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	330a      	adds	r3, #10
 8009b3c:	7819      	ldrb	r1, [r3, #0]
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	330a      	adds	r3, #10
 8009b42:	781a      	ldrb	r2, [r3, #0]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	330a      	adds	r3, #10
 8009b48:	404a      	eors	r2, r1
 8009b4a:	b2d2      	uxtb	r2, r2
 8009b4c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	330b      	adds	r3, #11
 8009b52:	7819      	ldrb	r1, [r3, #0]
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	330b      	adds	r3, #11
 8009b58:	781a      	ldrb	r2, [r3, #0]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	330b      	adds	r3, #11
 8009b5e:	404a      	eors	r2, r1
 8009b60:	b2d2      	uxtb	r2, r2
 8009b62:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	330c      	adds	r3, #12
 8009b68:	7819      	ldrb	r1, [r3, #0]
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	330c      	adds	r3, #12
 8009b6e:	781a      	ldrb	r2, [r3, #0]
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	330c      	adds	r3, #12
 8009b74:	404a      	eors	r2, r1
 8009b76:	b2d2      	uxtb	r2, r2
 8009b78:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	330d      	adds	r3, #13
 8009b7e:	7819      	ldrb	r1, [r3, #0]
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	330d      	adds	r3, #13
 8009b84:	781a      	ldrb	r2, [r3, #0]
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	330d      	adds	r3, #13
 8009b8a:	404a      	eors	r2, r1
 8009b8c:	b2d2      	uxtb	r2, r2
 8009b8e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	330e      	adds	r3, #14
 8009b94:	7819      	ldrb	r1, [r3, #0]
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	330e      	adds	r3, #14
 8009b9a:	781a      	ldrb	r2, [r3, #0]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	330e      	adds	r3, #14
 8009ba0:	404a      	eors	r2, r1
 8009ba2:	b2d2      	uxtb	r2, r2
 8009ba4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	330f      	adds	r3, #15
 8009baa:	7819      	ldrb	r1, [r3, #0]
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	330f      	adds	r3, #15
 8009bb0:	781a      	ldrb	r2, [r3, #0]
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	330f      	adds	r3, #15
 8009bb6:	404a      	eors	r2, r1
 8009bb8:	b2d2      	uxtb	r2, r2
 8009bba:	701a      	strb	r2, [r3, #0]
#endif
}
 8009bbc:	bf00      	nop
 8009bbe:	370c      	adds	r7, #12
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bc80      	pop	{r7}
 8009bc4:	4770      	bx	lr

08009bc6 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 8009bc6:	b480      	push	{r7}
 8009bc8:	b085      	sub	sp, #20
 8009bca:	af00      	add	r7, sp, #0
 8009bcc:	60f8      	str	r0, [r7, #12]
 8009bce:	60b9      	str	r1, [r7, #8]
 8009bd0:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	781a      	ldrb	r2, [r3, #0]
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	781b      	ldrb	r3, [r3, #0]
 8009bda:	4053      	eors	r3, r2
 8009bdc:	b2da      	uxtb	r2, r3
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	3301      	adds	r3, #1
 8009be6:	7819      	ldrb	r1, [r3, #0]
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	3301      	adds	r3, #1
 8009bec:	781a      	ldrb	r2, [r3, #0]
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	404a      	eors	r2, r1
 8009bf4:	b2d2      	uxtb	r2, r2
 8009bf6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 8009bf8:	68bb      	ldr	r3, [r7, #8]
 8009bfa:	3302      	adds	r3, #2
 8009bfc:	7819      	ldrb	r1, [r3, #0]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	3302      	adds	r3, #2
 8009c02:	781a      	ldrb	r2, [r3, #0]
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	3302      	adds	r3, #2
 8009c08:	404a      	eors	r2, r1
 8009c0a:	b2d2      	uxtb	r2, r2
 8009c0c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	3303      	adds	r3, #3
 8009c12:	7819      	ldrb	r1, [r3, #0]
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	3303      	adds	r3, #3
 8009c18:	781a      	ldrb	r2, [r3, #0]
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	3303      	adds	r3, #3
 8009c1e:	404a      	eors	r2, r1
 8009c20:	b2d2      	uxtb	r2, r2
 8009c22:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	3304      	adds	r3, #4
 8009c28:	7819      	ldrb	r1, [r3, #0]
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	3304      	adds	r3, #4
 8009c2e:	781a      	ldrb	r2, [r3, #0]
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	3304      	adds	r3, #4
 8009c34:	404a      	eors	r2, r1
 8009c36:	b2d2      	uxtb	r2, r2
 8009c38:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	3305      	adds	r3, #5
 8009c3e:	7819      	ldrb	r1, [r3, #0]
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	3305      	adds	r3, #5
 8009c44:	781a      	ldrb	r2, [r3, #0]
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	3305      	adds	r3, #5
 8009c4a:	404a      	eors	r2, r1
 8009c4c:	b2d2      	uxtb	r2, r2
 8009c4e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	3306      	adds	r3, #6
 8009c54:	7819      	ldrb	r1, [r3, #0]
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	3306      	adds	r3, #6
 8009c5a:	781a      	ldrb	r2, [r3, #0]
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	3306      	adds	r3, #6
 8009c60:	404a      	eors	r2, r1
 8009c62:	b2d2      	uxtb	r2, r2
 8009c64:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	3307      	adds	r3, #7
 8009c6a:	7819      	ldrb	r1, [r3, #0]
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	3307      	adds	r3, #7
 8009c70:	781a      	ldrb	r2, [r3, #0]
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	3307      	adds	r3, #7
 8009c76:	404a      	eors	r2, r1
 8009c78:	b2d2      	uxtb	r2, r2
 8009c7a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	3308      	adds	r3, #8
 8009c80:	7819      	ldrb	r1, [r3, #0]
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	3308      	adds	r3, #8
 8009c86:	781a      	ldrb	r2, [r3, #0]
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	3308      	adds	r3, #8
 8009c8c:	404a      	eors	r2, r1
 8009c8e:	b2d2      	uxtb	r2, r2
 8009c90:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	3309      	adds	r3, #9
 8009c96:	7819      	ldrb	r1, [r3, #0]
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	3309      	adds	r3, #9
 8009c9c:	781a      	ldrb	r2, [r3, #0]
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	3309      	adds	r3, #9
 8009ca2:	404a      	eors	r2, r1
 8009ca4:	b2d2      	uxtb	r2, r2
 8009ca6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	330a      	adds	r3, #10
 8009cac:	7819      	ldrb	r1, [r3, #0]
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	330a      	adds	r3, #10
 8009cb2:	781a      	ldrb	r2, [r3, #0]
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	330a      	adds	r3, #10
 8009cb8:	404a      	eors	r2, r1
 8009cba:	b2d2      	uxtb	r2, r2
 8009cbc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	330b      	adds	r3, #11
 8009cc2:	7819      	ldrb	r1, [r3, #0]
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	330b      	adds	r3, #11
 8009cc8:	781a      	ldrb	r2, [r3, #0]
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	330b      	adds	r3, #11
 8009cce:	404a      	eors	r2, r1
 8009cd0:	b2d2      	uxtb	r2, r2
 8009cd2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 8009cd4:	68bb      	ldr	r3, [r7, #8]
 8009cd6:	330c      	adds	r3, #12
 8009cd8:	7819      	ldrb	r1, [r3, #0]
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	330c      	adds	r3, #12
 8009cde:	781a      	ldrb	r2, [r3, #0]
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	330c      	adds	r3, #12
 8009ce4:	404a      	eors	r2, r1
 8009ce6:	b2d2      	uxtb	r2, r2
 8009ce8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	330d      	adds	r3, #13
 8009cee:	7819      	ldrb	r1, [r3, #0]
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	330d      	adds	r3, #13
 8009cf4:	781a      	ldrb	r2, [r3, #0]
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	330d      	adds	r3, #13
 8009cfa:	404a      	eors	r2, r1
 8009cfc:	b2d2      	uxtb	r2, r2
 8009cfe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	330e      	adds	r3, #14
 8009d04:	7819      	ldrb	r1, [r3, #0]
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	330e      	adds	r3, #14
 8009d0a:	781a      	ldrb	r2, [r3, #0]
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	330e      	adds	r3, #14
 8009d10:	404a      	eors	r2, r1
 8009d12:	b2d2      	uxtb	r2, r2
 8009d14:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	330f      	adds	r3, #15
 8009d1a:	7819      	ldrb	r1, [r3, #0]
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	330f      	adds	r3, #15
 8009d20:	781a      	ldrb	r2, [r3, #0]
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	330f      	adds	r3, #15
 8009d26:	404a      	eors	r2, r1
 8009d28:	b2d2      	uxtb	r2, r2
 8009d2a:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 8009d2c:	bf00      	nop
 8009d2e:	3714      	adds	r7, #20
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bc80      	pop	{r7}
 8009d34:	4770      	bx	lr

08009d36 <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 8009d36:	b580      	push	{r7, lr}
 8009d38:	b082      	sub	sp, #8
 8009d3a:	af00      	add	r7, sp, #0
 8009d3c:	6078      	str	r0, [r7, #4]
 8009d3e:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 8009d40:	6839      	ldr	r1, [r7, #0]
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f7ff fe88 	bl	8009a58 <xor_block>
}
 8009d48:	bf00      	nop
 8009d4a:	3708      	adds	r7, #8
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}

08009d50 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 8009d50:	b480      	push	{r7}
 8009d52:	b085      	sub	sp, #20
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	781b      	ldrb	r3, [r3, #0]
 8009d5c:	461a      	mov	r2, r3
 8009d5e:	4b48      	ldr	r3, [pc, #288]	; (8009e80 <shift_sub_rows+0x130>)
 8009d60:	5c9a      	ldrb	r2, [r3, r2]
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	701a      	strb	r2, [r3, #0]
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	3304      	adds	r3, #4
 8009d6a:	781b      	ldrb	r3, [r3, #0]
 8009d6c:	4619      	mov	r1, r3
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	3304      	adds	r3, #4
 8009d72:	4a43      	ldr	r2, [pc, #268]	; (8009e80 <shift_sub_rows+0x130>)
 8009d74:	5c52      	ldrb	r2, [r2, r1]
 8009d76:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	3308      	adds	r3, #8
 8009d7c:	781b      	ldrb	r3, [r3, #0]
 8009d7e:	4619      	mov	r1, r3
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	3308      	adds	r3, #8
 8009d84:	4a3e      	ldr	r2, [pc, #248]	; (8009e80 <shift_sub_rows+0x130>)
 8009d86:	5c52      	ldrb	r2, [r2, r1]
 8009d88:	701a      	strb	r2, [r3, #0]
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	330c      	adds	r3, #12
 8009d8e:	781b      	ldrb	r3, [r3, #0]
 8009d90:	4619      	mov	r1, r3
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	330c      	adds	r3, #12
 8009d96:	4a3a      	ldr	r2, [pc, #232]	; (8009e80 <shift_sub_rows+0x130>)
 8009d98:	5c52      	ldrb	r2, [r2, r1]
 8009d9a:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	785b      	ldrb	r3, [r3, #1]
 8009da0:	73fb      	strb	r3, [r7, #15]
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	3305      	adds	r3, #5
 8009da6:	781b      	ldrb	r3, [r3, #0]
 8009da8:	4619      	mov	r1, r3
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	3301      	adds	r3, #1
 8009dae:	4a34      	ldr	r2, [pc, #208]	; (8009e80 <shift_sub_rows+0x130>)
 8009db0:	5c52      	ldrb	r2, [r2, r1]
 8009db2:	701a      	strb	r2, [r3, #0]
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	3309      	adds	r3, #9
 8009db8:	781b      	ldrb	r3, [r3, #0]
 8009dba:	4619      	mov	r1, r3
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	3305      	adds	r3, #5
 8009dc0:	4a2f      	ldr	r2, [pc, #188]	; (8009e80 <shift_sub_rows+0x130>)
 8009dc2:	5c52      	ldrb	r2, [r2, r1]
 8009dc4:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	330d      	adds	r3, #13
 8009dca:	781b      	ldrb	r3, [r3, #0]
 8009dcc:	4619      	mov	r1, r3
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	3309      	adds	r3, #9
 8009dd2:	4a2b      	ldr	r2, [pc, #172]	; (8009e80 <shift_sub_rows+0x130>)
 8009dd4:	5c52      	ldrb	r2, [r2, r1]
 8009dd6:	701a      	strb	r2, [r3, #0]
 8009dd8:	7bfa      	ldrb	r2, [r7, #15]
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	330d      	adds	r3, #13
 8009dde:	4928      	ldr	r1, [pc, #160]	; (8009e80 <shift_sub_rows+0x130>)
 8009de0:	5c8a      	ldrb	r2, [r1, r2]
 8009de2:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	789b      	ldrb	r3, [r3, #2]
 8009de8:	73fb      	strb	r3, [r7, #15]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	330a      	adds	r3, #10
 8009dee:	781b      	ldrb	r3, [r3, #0]
 8009df0:	4619      	mov	r1, r3
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	3302      	adds	r3, #2
 8009df6:	4a22      	ldr	r2, [pc, #136]	; (8009e80 <shift_sub_rows+0x130>)
 8009df8:	5c52      	ldrb	r2, [r2, r1]
 8009dfa:	701a      	strb	r2, [r3, #0]
 8009dfc:	7bfa      	ldrb	r2, [r7, #15]
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	330a      	adds	r3, #10
 8009e02:	491f      	ldr	r1, [pc, #124]	; (8009e80 <shift_sub_rows+0x130>)
 8009e04:	5c8a      	ldrb	r2, [r1, r2]
 8009e06:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	799b      	ldrb	r3, [r3, #6]
 8009e0c:	73fb      	strb	r3, [r7, #15]
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	330e      	adds	r3, #14
 8009e12:	781b      	ldrb	r3, [r3, #0]
 8009e14:	4619      	mov	r1, r3
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	3306      	adds	r3, #6
 8009e1a:	4a19      	ldr	r2, [pc, #100]	; (8009e80 <shift_sub_rows+0x130>)
 8009e1c:	5c52      	ldrb	r2, [r2, r1]
 8009e1e:	701a      	strb	r2, [r3, #0]
 8009e20:	7bfa      	ldrb	r2, [r7, #15]
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	330e      	adds	r3, #14
 8009e26:	4916      	ldr	r1, [pc, #88]	; (8009e80 <shift_sub_rows+0x130>)
 8009e28:	5c8a      	ldrb	r2, [r1, r2]
 8009e2a:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	7bdb      	ldrb	r3, [r3, #15]
 8009e30:	73fb      	strb	r3, [r7, #15]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	330b      	adds	r3, #11
 8009e36:	781b      	ldrb	r3, [r3, #0]
 8009e38:	4619      	mov	r1, r3
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	330f      	adds	r3, #15
 8009e3e:	4a10      	ldr	r2, [pc, #64]	; (8009e80 <shift_sub_rows+0x130>)
 8009e40:	5c52      	ldrb	r2, [r2, r1]
 8009e42:	701a      	strb	r2, [r3, #0]
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	3307      	adds	r3, #7
 8009e48:	781b      	ldrb	r3, [r3, #0]
 8009e4a:	4619      	mov	r1, r3
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	330b      	adds	r3, #11
 8009e50:	4a0b      	ldr	r2, [pc, #44]	; (8009e80 <shift_sub_rows+0x130>)
 8009e52:	5c52      	ldrb	r2, [r2, r1]
 8009e54:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	3303      	adds	r3, #3
 8009e5a:	781b      	ldrb	r3, [r3, #0]
 8009e5c:	4619      	mov	r1, r3
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	3307      	adds	r3, #7
 8009e62:	4a07      	ldr	r2, [pc, #28]	; (8009e80 <shift_sub_rows+0x130>)
 8009e64:	5c52      	ldrb	r2, [r2, r1]
 8009e66:	701a      	strb	r2, [r3, #0]
 8009e68:	7bfa      	ldrb	r2, [r7, #15]
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	3303      	adds	r3, #3
 8009e6e:	4904      	ldr	r1, [pc, #16]	; (8009e80 <shift_sub_rows+0x130>)
 8009e70:	5c8a      	ldrb	r2, [r1, r2]
 8009e72:	701a      	strb	r2, [r3, #0]
}
 8009e74:	bf00      	nop
 8009e76:	3714      	adds	r7, #20
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bc80      	pop	{r7}
 8009e7c:	4770      	bx	lr
 8009e7e:	bf00      	nop
 8009e80:	0801b504 	.word	0x0801b504

08009e84 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b086      	sub	sp, #24
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 8009e8c:	f107 0308 	add.w	r3, r7, #8
 8009e90:	6879      	ldr	r1, [r7, #4]
 8009e92:	4618      	mov	r0, r3
 8009e94:	f7ff fd6c 	bl	8009970 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8009e98:	7a3b      	ldrb	r3, [r7, #8]
 8009e9a:	461a      	mov	r2, r3
 8009e9c:	4b9a      	ldr	r3, [pc, #616]	; (800a108 <mix_sub_columns+0x284>)
 8009e9e:	5c9a      	ldrb	r2, [r3, r2]
 8009ea0:	7b7b      	ldrb	r3, [r7, #13]
 8009ea2:	4619      	mov	r1, r3
 8009ea4:	4b99      	ldr	r3, [pc, #612]	; (800a10c <mix_sub_columns+0x288>)
 8009ea6:	5c5b      	ldrb	r3, [r3, r1]
 8009ea8:	4053      	eors	r3, r2
 8009eaa:	b2da      	uxtb	r2, r3
 8009eac:	7cbb      	ldrb	r3, [r7, #18]
 8009eae:	4619      	mov	r1, r3
 8009eb0:	4b97      	ldr	r3, [pc, #604]	; (800a110 <mix_sub_columns+0x28c>)
 8009eb2:	5c5b      	ldrb	r3, [r3, r1]
 8009eb4:	4053      	eors	r3, r2
 8009eb6:	b2da      	uxtb	r2, r3
 8009eb8:	7dfb      	ldrb	r3, [r7, #23]
 8009eba:	4619      	mov	r1, r3
 8009ebc:	4b94      	ldr	r3, [pc, #592]	; (800a110 <mix_sub_columns+0x28c>)
 8009ebe:	5c5b      	ldrb	r3, [r3, r1]
 8009ec0:	4053      	eors	r3, r2
 8009ec2:	b2da      	uxtb	r2, r3
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8009ec8:	7a3b      	ldrb	r3, [r7, #8]
 8009eca:	461a      	mov	r2, r3
 8009ecc:	4b90      	ldr	r3, [pc, #576]	; (800a110 <mix_sub_columns+0x28c>)
 8009ece:	5c9a      	ldrb	r2, [r3, r2]
 8009ed0:	7b7b      	ldrb	r3, [r7, #13]
 8009ed2:	4619      	mov	r1, r3
 8009ed4:	4b8c      	ldr	r3, [pc, #560]	; (800a108 <mix_sub_columns+0x284>)
 8009ed6:	5c5b      	ldrb	r3, [r3, r1]
 8009ed8:	4053      	eors	r3, r2
 8009eda:	b2da      	uxtb	r2, r3
 8009edc:	7cbb      	ldrb	r3, [r7, #18]
 8009ede:	4619      	mov	r1, r3
 8009ee0:	4b8a      	ldr	r3, [pc, #552]	; (800a10c <mix_sub_columns+0x288>)
 8009ee2:	5c5b      	ldrb	r3, [r3, r1]
 8009ee4:	4053      	eors	r3, r2
 8009ee6:	b2d9      	uxtb	r1, r3
 8009ee8:	7dfb      	ldrb	r3, [r7, #23]
 8009eea:	461a      	mov	r2, r3
 8009eec:	4b88      	ldr	r3, [pc, #544]	; (800a110 <mix_sub_columns+0x28c>)
 8009eee:	5c9a      	ldrb	r2, [r3, r2]
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	3301      	adds	r3, #1
 8009ef4:	404a      	eors	r2, r1
 8009ef6:	b2d2      	uxtb	r2, r2
 8009ef8:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 8009efa:	7a3b      	ldrb	r3, [r7, #8]
 8009efc:	461a      	mov	r2, r3
 8009efe:	4b84      	ldr	r3, [pc, #528]	; (800a110 <mix_sub_columns+0x28c>)
 8009f00:	5c9a      	ldrb	r2, [r3, r2]
 8009f02:	7b7b      	ldrb	r3, [r7, #13]
 8009f04:	4619      	mov	r1, r3
 8009f06:	4b82      	ldr	r3, [pc, #520]	; (800a110 <mix_sub_columns+0x28c>)
 8009f08:	5c5b      	ldrb	r3, [r3, r1]
 8009f0a:	4053      	eors	r3, r2
 8009f0c:	b2da      	uxtb	r2, r3
 8009f0e:	7cbb      	ldrb	r3, [r7, #18]
 8009f10:	4619      	mov	r1, r3
 8009f12:	4b7d      	ldr	r3, [pc, #500]	; (800a108 <mix_sub_columns+0x284>)
 8009f14:	5c5b      	ldrb	r3, [r3, r1]
 8009f16:	4053      	eors	r3, r2
 8009f18:	b2d9      	uxtb	r1, r3
 8009f1a:	7dfb      	ldrb	r3, [r7, #23]
 8009f1c:	461a      	mov	r2, r3
 8009f1e:	4b7b      	ldr	r3, [pc, #492]	; (800a10c <mix_sub_columns+0x288>)
 8009f20:	5c9a      	ldrb	r2, [r3, r2]
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	3302      	adds	r3, #2
 8009f26:	404a      	eors	r2, r1
 8009f28:	b2d2      	uxtb	r2, r2
 8009f2a:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8009f2c:	7a3b      	ldrb	r3, [r7, #8]
 8009f2e:	461a      	mov	r2, r3
 8009f30:	4b76      	ldr	r3, [pc, #472]	; (800a10c <mix_sub_columns+0x288>)
 8009f32:	5c9a      	ldrb	r2, [r3, r2]
 8009f34:	7b7b      	ldrb	r3, [r7, #13]
 8009f36:	4619      	mov	r1, r3
 8009f38:	4b75      	ldr	r3, [pc, #468]	; (800a110 <mix_sub_columns+0x28c>)
 8009f3a:	5c5b      	ldrb	r3, [r3, r1]
 8009f3c:	4053      	eors	r3, r2
 8009f3e:	b2da      	uxtb	r2, r3
 8009f40:	7cbb      	ldrb	r3, [r7, #18]
 8009f42:	4619      	mov	r1, r3
 8009f44:	4b72      	ldr	r3, [pc, #456]	; (800a110 <mix_sub_columns+0x28c>)
 8009f46:	5c5b      	ldrb	r3, [r3, r1]
 8009f48:	4053      	eors	r3, r2
 8009f4a:	b2d9      	uxtb	r1, r3
 8009f4c:	7dfb      	ldrb	r3, [r7, #23]
 8009f4e:	461a      	mov	r2, r3
 8009f50:	4b6d      	ldr	r3, [pc, #436]	; (800a108 <mix_sub_columns+0x284>)
 8009f52:	5c9a      	ldrb	r2, [r3, r2]
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	3303      	adds	r3, #3
 8009f58:	404a      	eors	r2, r1
 8009f5a:	b2d2      	uxtb	r2, r2
 8009f5c:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8009f5e:	7b3b      	ldrb	r3, [r7, #12]
 8009f60:	461a      	mov	r2, r3
 8009f62:	4b69      	ldr	r3, [pc, #420]	; (800a108 <mix_sub_columns+0x284>)
 8009f64:	5c9a      	ldrb	r2, [r3, r2]
 8009f66:	7c7b      	ldrb	r3, [r7, #17]
 8009f68:	4619      	mov	r1, r3
 8009f6a:	4b68      	ldr	r3, [pc, #416]	; (800a10c <mix_sub_columns+0x288>)
 8009f6c:	5c5b      	ldrb	r3, [r3, r1]
 8009f6e:	4053      	eors	r3, r2
 8009f70:	b2da      	uxtb	r2, r3
 8009f72:	7dbb      	ldrb	r3, [r7, #22]
 8009f74:	4619      	mov	r1, r3
 8009f76:	4b66      	ldr	r3, [pc, #408]	; (800a110 <mix_sub_columns+0x28c>)
 8009f78:	5c5b      	ldrb	r3, [r3, r1]
 8009f7a:	4053      	eors	r3, r2
 8009f7c:	b2d9      	uxtb	r1, r3
 8009f7e:	7afb      	ldrb	r3, [r7, #11]
 8009f80:	461a      	mov	r2, r3
 8009f82:	4b63      	ldr	r3, [pc, #396]	; (800a110 <mix_sub_columns+0x28c>)
 8009f84:	5c9a      	ldrb	r2, [r3, r2]
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	3304      	adds	r3, #4
 8009f8a:	404a      	eors	r2, r1
 8009f8c:	b2d2      	uxtb	r2, r2
 8009f8e:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8009f90:	7b3b      	ldrb	r3, [r7, #12]
 8009f92:	461a      	mov	r2, r3
 8009f94:	4b5e      	ldr	r3, [pc, #376]	; (800a110 <mix_sub_columns+0x28c>)
 8009f96:	5c9a      	ldrb	r2, [r3, r2]
 8009f98:	7c7b      	ldrb	r3, [r7, #17]
 8009f9a:	4619      	mov	r1, r3
 8009f9c:	4b5a      	ldr	r3, [pc, #360]	; (800a108 <mix_sub_columns+0x284>)
 8009f9e:	5c5b      	ldrb	r3, [r3, r1]
 8009fa0:	4053      	eors	r3, r2
 8009fa2:	b2da      	uxtb	r2, r3
 8009fa4:	7dbb      	ldrb	r3, [r7, #22]
 8009fa6:	4619      	mov	r1, r3
 8009fa8:	4b58      	ldr	r3, [pc, #352]	; (800a10c <mix_sub_columns+0x288>)
 8009faa:	5c5b      	ldrb	r3, [r3, r1]
 8009fac:	4053      	eors	r3, r2
 8009fae:	b2d9      	uxtb	r1, r3
 8009fb0:	7afb      	ldrb	r3, [r7, #11]
 8009fb2:	461a      	mov	r2, r3
 8009fb4:	4b56      	ldr	r3, [pc, #344]	; (800a110 <mix_sub_columns+0x28c>)
 8009fb6:	5c9a      	ldrb	r2, [r3, r2]
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	3305      	adds	r3, #5
 8009fbc:	404a      	eors	r2, r1
 8009fbe:	b2d2      	uxtb	r2, r2
 8009fc0:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8009fc2:	7b3b      	ldrb	r3, [r7, #12]
 8009fc4:	461a      	mov	r2, r3
 8009fc6:	4b52      	ldr	r3, [pc, #328]	; (800a110 <mix_sub_columns+0x28c>)
 8009fc8:	5c9a      	ldrb	r2, [r3, r2]
 8009fca:	7c7b      	ldrb	r3, [r7, #17]
 8009fcc:	4619      	mov	r1, r3
 8009fce:	4b50      	ldr	r3, [pc, #320]	; (800a110 <mix_sub_columns+0x28c>)
 8009fd0:	5c5b      	ldrb	r3, [r3, r1]
 8009fd2:	4053      	eors	r3, r2
 8009fd4:	b2da      	uxtb	r2, r3
 8009fd6:	7dbb      	ldrb	r3, [r7, #22]
 8009fd8:	4619      	mov	r1, r3
 8009fda:	4b4b      	ldr	r3, [pc, #300]	; (800a108 <mix_sub_columns+0x284>)
 8009fdc:	5c5b      	ldrb	r3, [r3, r1]
 8009fde:	4053      	eors	r3, r2
 8009fe0:	b2d9      	uxtb	r1, r3
 8009fe2:	7afb      	ldrb	r3, [r7, #11]
 8009fe4:	461a      	mov	r2, r3
 8009fe6:	4b49      	ldr	r3, [pc, #292]	; (800a10c <mix_sub_columns+0x288>)
 8009fe8:	5c9a      	ldrb	r2, [r3, r2]
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	3306      	adds	r3, #6
 8009fee:	404a      	eors	r2, r1
 8009ff0:	b2d2      	uxtb	r2, r2
 8009ff2:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 8009ff4:	7b3b      	ldrb	r3, [r7, #12]
 8009ff6:	461a      	mov	r2, r3
 8009ff8:	4b44      	ldr	r3, [pc, #272]	; (800a10c <mix_sub_columns+0x288>)
 8009ffa:	5c9a      	ldrb	r2, [r3, r2]
 8009ffc:	7c7b      	ldrb	r3, [r7, #17]
 8009ffe:	4619      	mov	r1, r3
 800a000:	4b43      	ldr	r3, [pc, #268]	; (800a110 <mix_sub_columns+0x28c>)
 800a002:	5c5b      	ldrb	r3, [r3, r1]
 800a004:	4053      	eors	r3, r2
 800a006:	b2da      	uxtb	r2, r3
 800a008:	7dbb      	ldrb	r3, [r7, #22]
 800a00a:	4619      	mov	r1, r3
 800a00c:	4b40      	ldr	r3, [pc, #256]	; (800a110 <mix_sub_columns+0x28c>)
 800a00e:	5c5b      	ldrb	r3, [r3, r1]
 800a010:	4053      	eors	r3, r2
 800a012:	b2d9      	uxtb	r1, r3
 800a014:	7afb      	ldrb	r3, [r7, #11]
 800a016:	461a      	mov	r2, r3
 800a018:	4b3b      	ldr	r3, [pc, #236]	; (800a108 <mix_sub_columns+0x284>)
 800a01a:	5c9a      	ldrb	r2, [r3, r2]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	3307      	adds	r3, #7
 800a020:	404a      	eors	r2, r1
 800a022:	b2d2      	uxtb	r2, r2
 800a024:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800a026:	7c3b      	ldrb	r3, [r7, #16]
 800a028:	461a      	mov	r2, r3
 800a02a:	4b37      	ldr	r3, [pc, #220]	; (800a108 <mix_sub_columns+0x284>)
 800a02c:	5c9a      	ldrb	r2, [r3, r2]
 800a02e:	7d7b      	ldrb	r3, [r7, #21]
 800a030:	4619      	mov	r1, r3
 800a032:	4b36      	ldr	r3, [pc, #216]	; (800a10c <mix_sub_columns+0x288>)
 800a034:	5c5b      	ldrb	r3, [r3, r1]
 800a036:	4053      	eors	r3, r2
 800a038:	b2da      	uxtb	r2, r3
 800a03a:	7abb      	ldrb	r3, [r7, #10]
 800a03c:	4619      	mov	r1, r3
 800a03e:	4b34      	ldr	r3, [pc, #208]	; (800a110 <mix_sub_columns+0x28c>)
 800a040:	5c5b      	ldrb	r3, [r3, r1]
 800a042:	4053      	eors	r3, r2
 800a044:	b2d9      	uxtb	r1, r3
 800a046:	7bfb      	ldrb	r3, [r7, #15]
 800a048:	461a      	mov	r2, r3
 800a04a:	4b31      	ldr	r3, [pc, #196]	; (800a110 <mix_sub_columns+0x28c>)
 800a04c:	5c9a      	ldrb	r2, [r3, r2]
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	3308      	adds	r3, #8
 800a052:	404a      	eors	r2, r1
 800a054:	b2d2      	uxtb	r2, r2
 800a056:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800a058:	7c3b      	ldrb	r3, [r7, #16]
 800a05a:	461a      	mov	r2, r3
 800a05c:	4b2c      	ldr	r3, [pc, #176]	; (800a110 <mix_sub_columns+0x28c>)
 800a05e:	5c9a      	ldrb	r2, [r3, r2]
 800a060:	7d7b      	ldrb	r3, [r7, #21]
 800a062:	4619      	mov	r1, r3
 800a064:	4b28      	ldr	r3, [pc, #160]	; (800a108 <mix_sub_columns+0x284>)
 800a066:	5c5b      	ldrb	r3, [r3, r1]
 800a068:	4053      	eors	r3, r2
 800a06a:	b2da      	uxtb	r2, r3
 800a06c:	7abb      	ldrb	r3, [r7, #10]
 800a06e:	4619      	mov	r1, r3
 800a070:	4b26      	ldr	r3, [pc, #152]	; (800a10c <mix_sub_columns+0x288>)
 800a072:	5c5b      	ldrb	r3, [r3, r1]
 800a074:	4053      	eors	r3, r2
 800a076:	b2d9      	uxtb	r1, r3
 800a078:	7bfb      	ldrb	r3, [r7, #15]
 800a07a:	461a      	mov	r2, r3
 800a07c:	4b24      	ldr	r3, [pc, #144]	; (800a110 <mix_sub_columns+0x28c>)
 800a07e:	5c9a      	ldrb	r2, [r3, r2]
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	3309      	adds	r3, #9
 800a084:	404a      	eors	r2, r1
 800a086:	b2d2      	uxtb	r2, r2
 800a088:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800a08a:	7c3b      	ldrb	r3, [r7, #16]
 800a08c:	461a      	mov	r2, r3
 800a08e:	4b20      	ldr	r3, [pc, #128]	; (800a110 <mix_sub_columns+0x28c>)
 800a090:	5c9a      	ldrb	r2, [r3, r2]
 800a092:	7d7b      	ldrb	r3, [r7, #21]
 800a094:	4619      	mov	r1, r3
 800a096:	4b1e      	ldr	r3, [pc, #120]	; (800a110 <mix_sub_columns+0x28c>)
 800a098:	5c5b      	ldrb	r3, [r3, r1]
 800a09a:	4053      	eors	r3, r2
 800a09c:	b2da      	uxtb	r2, r3
 800a09e:	7abb      	ldrb	r3, [r7, #10]
 800a0a0:	4619      	mov	r1, r3
 800a0a2:	4b19      	ldr	r3, [pc, #100]	; (800a108 <mix_sub_columns+0x284>)
 800a0a4:	5c5b      	ldrb	r3, [r3, r1]
 800a0a6:	4053      	eors	r3, r2
 800a0a8:	b2d9      	uxtb	r1, r3
 800a0aa:	7bfb      	ldrb	r3, [r7, #15]
 800a0ac:	461a      	mov	r2, r3
 800a0ae:	4b17      	ldr	r3, [pc, #92]	; (800a10c <mix_sub_columns+0x288>)
 800a0b0:	5c9a      	ldrb	r2, [r3, r2]
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	330a      	adds	r3, #10
 800a0b6:	404a      	eors	r2, r1
 800a0b8:	b2d2      	uxtb	r2, r2
 800a0ba:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800a0bc:	7c3b      	ldrb	r3, [r7, #16]
 800a0be:	461a      	mov	r2, r3
 800a0c0:	4b12      	ldr	r3, [pc, #72]	; (800a10c <mix_sub_columns+0x288>)
 800a0c2:	5c9a      	ldrb	r2, [r3, r2]
 800a0c4:	7d7b      	ldrb	r3, [r7, #21]
 800a0c6:	4619      	mov	r1, r3
 800a0c8:	4b11      	ldr	r3, [pc, #68]	; (800a110 <mix_sub_columns+0x28c>)
 800a0ca:	5c5b      	ldrb	r3, [r3, r1]
 800a0cc:	4053      	eors	r3, r2
 800a0ce:	b2da      	uxtb	r2, r3
 800a0d0:	7abb      	ldrb	r3, [r7, #10]
 800a0d2:	4619      	mov	r1, r3
 800a0d4:	4b0e      	ldr	r3, [pc, #56]	; (800a110 <mix_sub_columns+0x28c>)
 800a0d6:	5c5b      	ldrb	r3, [r3, r1]
 800a0d8:	4053      	eors	r3, r2
 800a0da:	b2d9      	uxtb	r1, r3
 800a0dc:	7bfb      	ldrb	r3, [r7, #15]
 800a0de:	461a      	mov	r2, r3
 800a0e0:	4b09      	ldr	r3, [pc, #36]	; (800a108 <mix_sub_columns+0x284>)
 800a0e2:	5c9a      	ldrb	r2, [r3, r2]
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	330b      	adds	r3, #11
 800a0e8:	404a      	eors	r2, r1
 800a0ea:	b2d2      	uxtb	r2, r2
 800a0ec:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800a0ee:	7d3b      	ldrb	r3, [r7, #20]
 800a0f0:	461a      	mov	r2, r3
 800a0f2:	4b05      	ldr	r3, [pc, #20]	; (800a108 <mix_sub_columns+0x284>)
 800a0f4:	5c9a      	ldrb	r2, [r3, r2]
 800a0f6:	7a7b      	ldrb	r3, [r7, #9]
 800a0f8:	4619      	mov	r1, r3
 800a0fa:	4b04      	ldr	r3, [pc, #16]	; (800a10c <mix_sub_columns+0x288>)
 800a0fc:	5c5b      	ldrb	r3, [r3, r1]
 800a0fe:	4053      	eors	r3, r2
 800a100:	b2da      	uxtb	r2, r3
 800a102:	7bbb      	ldrb	r3, [r7, #14]
 800a104:	4619      	mov	r1, r3
 800a106:	e005      	b.n	800a114 <mix_sub_columns+0x290>
 800a108:	0801b604 	.word	0x0801b604
 800a10c:	0801b704 	.word	0x0801b704
 800a110:	0801b504 	.word	0x0801b504
 800a114:	4b2d      	ldr	r3, [pc, #180]	; (800a1cc <mix_sub_columns+0x348>)
 800a116:	5c5b      	ldrb	r3, [r3, r1]
 800a118:	4053      	eors	r3, r2
 800a11a:	b2d9      	uxtb	r1, r3
 800a11c:	7cfb      	ldrb	r3, [r7, #19]
 800a11e:	461a      	mov	r2, r3
 800a120:	4b2a      	ldr	r3, [pc, #168]	; (800a1cc <mix_sub_columns+0x348>)
 800a122:	5c9a      	ldrb	r2, [r3, r2]
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	330c      	adds	r3, #12
 800a128:	404a      	eors	r2, r1
 800a12a:	b2d2      	uxtb	r2, r2
 800a12c:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800a12e:	7d3b      	ldrb	r3, [r7, #20]
 800a130:	461a      	mov	r2, r3
 800a132:	4b26      	ldr	r3, [pc, #152]	; (800a1cc <mix_sub_columns+0x348>)
 800a134:	5c9a      	ldrb	r2, [r3, r2]
 800a136:	7a7b      	ldrb	r3, [r7, #9]
 800a138:	4619      	mov	r1, r3
 800a13a:	4b25      	ldr	r3, [pc, #148]	; (800a1d0 <mix_sub_columns+0x34c>)
 800a13c:	5c5b      	ldrb	r3, [r3, r1]
 800a13e:	4053      	eors	r3, r2
 800a140:	b2da      	uxtb	r2, r3
 800a142:	7bbb      	ldrb	r3, [r7, #14]
 800a144:	4619      	mov	r1, r3
 800a146:	4b23      	ldr	r3, [pc, #140]	; (800a1d4 <mix_sub_columns+0x350>)
 800a148:	5c5b      	ldrb	r3, [r3, r1]
 800a14a:	4053      	eors	r3, r2
 800a14c:	b2d9      	uxtb	r1, r3
 800a14e:	7cfb      	ldrb	r3, [r7, #19]
 800a150:	461a      	mov	r2, r3
 800a152:	4b1e      	ldr	r3, [pc, #120]	; (800a1cc <mix_sub_columns+0x348>)
 800a154:	5c9a      	ldrb	r2, [r3, r2]
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	330d      	adds	r3, #13
 800a15a:	404a      	eors	r2, r1
 800a15c:	b2d2      	uxtb	r2, r2
 800a15e:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800a160:	7d3b      	ldrb	r3, [r7, #20]
 800a162:	461a      	mov	r2, r3
 800a164:	4b19      	ldr	r3, [pc, #100]	; (800a1cc <mix_sub_columns+0x348>)
 800a166:	5c9a      	ldrb	r2, [r3, r2]
 800a168:	7a7b      	ldrb	r3, [r7, #9]
 800a16a:	4619      	mov	r1, r3
 800a16c:	4b17      	ldr	r3, [pc, #92]	; (800a1cc <mix_sub_columns+0x348>)
 800a16e:	5c5b      	ldrb	r3, [r3, r1]
 800a170:	4053      	eors	r3, r2
 800a172:	b2da      	uxtb	r2, r3
 800a174:	7bbb      	ldrb	r3, [r7, #14]
 800a176:	4619      	mov	r1, r3
 800a178:	4b15      	ldr	r3, [pc, #84]	; (800a1d0 <mix_sub_columns+0x34c>)
 800a17a:	5c5b      	ldrb	r3, [r3, r1]
 800a17c:	4053      	eors	r3, r2
 800a17e:	b2d9      	uxtb	r1, r3
 800a180:	7cfb      	ldrb	r3, [r7, #19]
 800a182:	461a      	mov	r2, r3
 800a184:	4b13      	ldr	r3, [pc, #76]	; (800a1d4 <mix_sub_columns+0x350>)
 800a186:	5c9a      	ldrb	r2, [r3, r2]
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	330e      	adds	r3, #14
 800a18c:	404a      	eors	r2, r1
 800a18e:	b2d2      	uxtb	r2, r2
 800a190:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800a192:	7d3b      	ldrb	r3, [r7, #20]
 800a194:	461a      	mov	r2, r3
 800a196:	4b0f      	ldr	r3, [pc, #60]	; (800a1d4 <mix_sub_columns+0x350>)
 800a198:	5c9a      	ldrb	r2, [r3, r2]
 800a19a:	7a7b      	ldrb	r3, [r7, #9]
 800a19c:	4619      	mov	r1, r3
 800a19e:	4b0b      	ldr	r3, [pc, #44]	; (800a1cc <mix_sub_columns+0x348>)
 800a1a0:	5c5b      	ldrb	r3, [r3, r1]
 800a1a2:	4053      	eors	r3, r2
 800a1a4:	b2da      	uxtb	r2, r3
 800a1a6:	7bbb      	ldrb	r3, [r7, #14]
 800a1a8:	4619      	mov	r1, r3
 800a1aa:	4b08      	ldr	r3, [pc, #32]	; (800a1cc <mix_sub_columns+0x348>)
 800a1ac:	5c5b      	ldrb	r3, [r3, r1]
 800a1ae:	4053      	eors	r3, r2
 800a1b0:	b2d9      	uxtb	r1, r3
 800a1b2:	7cfb      	ldrb	r3, [r7, #19]
 800a1b4:	461a      	mov	r2, r3
 800a1b6:	4b06      	ldr	r3, [pc, #24]	; (800a1d0 <mix_sub_columns+0x34c>)
 800a1b8:	5c9a      	ldrb	r2, [r3, r2]
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	330f      	adds	r3, #15
 800a1be:	404a      	eors	r2, r1
 800a1c0:	b2d2      	uxtb	r2, r2
 800a1c2:	701a      	strb	r2, [r3, #0]
  }
 800a1c4:	bf00      	nop
 800a1c6:	3718      	adds	r7, #24
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	bd80      	pop	{r7, pc}
 800a1cc:	0801b504 	.word	0x0801b504
 800a1d0:	0801b604 	.word	0x0801b604
 800a1d4:	0801b704 	.word	0x0801b704

0800a1d8 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b086      	sub	sp, #24
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	60f8      	str	r0, [r7, #12]
 800a1e0:	460b      	mov	r3, r1
 800a1e2:	607a      	str	r2, [r7, #4]
 800a1e4:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800a1e6:	7afb      	ldrb	r3, [r7, #11]
 800a1e8:	3b10      	subs	r3, #16
 800a1ea:	2b10      	cmp	r3, #16
 800a1ec:	bf8c      	ite	hi
 800a1ee:	2201      	movhi	r2, #1
 800a1f0:	2200      	movls	r2, #0
 800a1f2:	b2d2      	uxtb	r2, r2
 800a1f4:	2a00      	cmp	r2, #0
 800a1f6:	d10d      	bne.n	800a214 <lorawan_aes_set_key+0x3c>
 800a1f8:	2201      	movs	r2, #1
 800a1fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a1fe:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800a202:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a206:	2b00      	cmp	r3, #0
 800a208:	bf14      	ite	ne
 800a20a:	2301      	movne	r3, #1
 800a20c:	2300      	moveq	r3, #0
 800a20e:	b2db      	uxtb	r3, r3
 800a210:	2b00      	cmp	r3, #0
 800a212:	d105      	bne.n	800a220 <lorawan_aes_set_key+0x48>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2200      	movs	r2, #0
 800a218:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 800a21c:	23ff      	movs	r3, #255	; 0xff
 800a21e:	e0b2      	b.n	800a386 <lorawan_aes_set_key+0x1ae>
        break;
 800a220:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	7afa      	ldrb	r2, [r7, #11]
 800a226:	68f9      	ldr	r1, [r7, #12]
 800a228:	4618      	mov	r0, r3
 800a22a:	f7ff fbfa 	bl	8009a22 <copy_block_nn>
    hi = (keylen + 28) << 2;
 800a22e:	7afb      	ldrb	r3, [r7, #11]
 800a230:	331c      	adds	r3, #28
 800a232:	b2db      	uxtb	r3, r3
 800a234:	009b      	lsls	r3, r3, #2
 800a236:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800a238:	7c7b      	ldrb	r3, [r7, #17]
 800a23a:	091b      	lsrs	r3, r3, #4
 800a23c:	b2db      	uxtb	r3, r3
 800a23e:	3b01      	subs	r3, #1
 800a240:	b2da      	uxtb	r2, r3
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800a248:	7afb      	ldrb	r3, [r7, #11]
 800a24a:	75fb      	strb	r3, [r7, #23]
 800a24c:	2301      	movs	r3, #1
 800a24e:	75bb      	strb	r3, [r7, #22]
 800a250:	e093      	b.n	800a37a <lorawan_aes_set_key+0x1a2>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800a252:	7dfb      	ldrb	r3, [r7, #23]
 800a254:	3b04      	subs	r3, #4
 800a256:	687a      	ldr	r2, [r7, #4]
 800a258:	5cd3      	ldrb	r3, [r2, r3]
 800a25a:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800a25c:	7dfb      	ldrb	r3, [r7, #23]
 800a25e:	3b03      	subs	r3, #3
 800a260:	687a      	ldr	r2, [r7, #4]
 800a262:	5cd3      	ldrb	r3, [r2, r3]
 800a264:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800a266:	7dfb      	ldrb	r3, [r7, #23]
 800a268:	3b02      	subs	r3, #2
 800a26a:	687a      	ldr	r2, [r7, #4]
 800a26c:	5cd3      	ldrb	r3, [r2, r3]
 800a26e:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800a270:	7dfb      	ldrb	r3, [r7, #23]
 800a272:	3b01      	subs	r3, #1
 800a274:	687a      	ldr	r2, [r7, #4]
 800a276:	5cd3      	ldrb	r3, [r2, r3]
 800a278:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800a27a:	7dfb      	ldrb	r3, [r7, #23]
 800a27c:	7afa      	ldrb	r2, [r7, #11]
 800a27e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a282:	fb02 f201 	mul.w	r2, r2, r1
 800a286:	1a9b      	subs	r3, r3, r2
 800a288:	b2db      	uxtb	r3, r3
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d127      	bne.n	800a2de <lorawan_aes_set_key+0x106>
        {
            tt = t0;
 800a28e:	7d7b      	ldrb	r3, [r7, #21]
 800a290:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800a292:	7d3b      	ldrb	r3, [r7, #20]
 800a294:	4a3e      	ldr	r2, [pc, #248]	; (800a390 <lorawan_aes_set_key+0x1b8>)
 800a296:	5cd2      	ldrb	r2, [r2, r3]
 800a298:	7dbb      	ldrb	r3, [r7, #22]
 800a29a:	4053      	eors	r3, r2
 800a29c:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800a29e:	7cfb      	ldrb	r3, [r7, #19]
 800a2a0:	4a3b      	ldr	r2, [pc, #236]	; (800a390 <lorawan_aes_set_key+0x1b8>)
 800a2a2:	5cd3      	ldrb	r3, [r2, r3]
 800a2a4:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800a2a6:	7cbb      	ldrb	r3, [r7, #18]
 800a2a8:	4a39      	ldr	r2, [pc, #228]	; (800a390 <lorawan_aes_set_key+0x1b8>)
 800a2aa:	5cd3      	ldrb	r3, [r2, r3]
 800a2ac:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800a2ae:	7c3b      	ldrb	r3, [r7, #16]
 800a2b0:	4a37      	ldr	r2, [pc, #220]	; (800a390 <lorawan_aes_set_key+0x1b8>)
 800a2b2:	5cd3      	ldrb	r3, [r2, r3]
 800a2b4:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800a2b6:	7dbb      	ldrb	r3, [r7, #22]
 800a2b8:	005b      	lsls	r3, r3, #1
 800a2ba:	b25a      	sxtb	r2, r3
 800a2bc:	7dbb      	ldrb	r3, [r7, #22]
 800a2be:	09db      	lsrs	r3, r3, #7
 800a2c0:	b2db      	uxtb	r3, r3
 800a2c2:	4619      	mov	r1, r3
 800a2c4:	0049      	lsls	r1, r1, #1
 800a2c6:	440b      	add	r3, r1
 800a2c8:	4619      	mov	r1, r3
 800a2ca:	00c8      	lsls	r0, r1, #3
 800a2cc:	4619      	mov	r1, r3
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	440b      	add	r3, r1
 800a2d2:	b2db      	uxtb	r3, r3
 800a2d4:	b25b      	sxtb	r3, r3
 800a2d6:	4053      	eors	r3, r2
 800a2d8:	b25b      	sxtb	r3, r3
 800a2da:	75bb      	strb	r3, [r7, #22]
 800a2dc:	e01c      	b.n	800a318 <lorawan_aes_set_key+0x140>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800a2de:	7afb      	ldrb	r3, [r7, #11]
 800a2e0:	2b18      	cmp	r3, #24
 800a2e2:	d919      	bls.n	800a318 <lorawan_aes_set_key+0x140>
 800a2e4:	7dfb      	ldrb	r3, [r7, #23]
 800a2e6:	7afa      	ldrb	r2, [r7, #11]
 800a2e8:	fbb3 f1f2 	udiv	r1, r3, r2
 800a2ec:	fb02 f201 	mul.w	r2, r2, r1
 800a2f0:	1a9b      	subs	r3, r3, r2
 800a2f2:	b2db      	uxtb	r3, r3
 800a2f4:	2b10      	cmp	r3, #16
 800a2f6:	d10f      	bne.n	800a318 <lorawan_aes_set_key+0x140>
        {
            t0 = s_box(t0);
 800a2f8:	7d7b      	ldrb	r3, [r7, #21]
 800a2fa:	4a25      	ldr	r2, [pc, #148]	; (800a390 <lorawan_aes_set_key+0x1b8>)
 800a2fc:	5cd3      	ldrb	r3, [r2, r3]
 800a2fe:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800a300:	7d3b      	ldrb	r3, [r7, #20]
 800a302:	4a23      	ldr	r2, [pc, #140]	; (800a390 <lorawan_aes_set_key+0x1b8>)
 800a304:	5cd3      	ldrb	r3, [r2, r3]
 800a306:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800a308:	7cfb      	ldrb	r3, [r7, #19]
 800a30a:	4a21      	ldr	r2, [pc, #132]	; (800a390 <lorawan_aes_set_key+0x1b8>)
 800a30c:	5cd3      	ldrb	r3, [r2, r3]
 800a30e:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800a310:	7cbb      	ldrb	r3, [r7, #18]
 800a312:	4a1f      	ldr	r2, [pc, #124]	; (800a390 <lorawan_aes_set_key+0x1b8>)
 800a314:	5cd3      	ldrb	r3, [r2, r3]
 800a316:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800a318:	7dfa      	ldrb	r2, [r7, #23]
 800a31a:	7afb      	ldrb	r3, [r7, #11]
 800a31c:	1ad3      	subs	r3, r2, r3
 800a31e:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800a320:	7c3b      	ldrb	r3, [r7, #16]
 800a322:	687a      	ldr	r2, [r7, #4]
 800a324:	5cd1      	ldrb	r1, [r2, r3]
 800a326:	7dfb      	ldrb	r3, [r7, #23]
 800a328:	7d7a      	ldrb	r2, [r7, #21]
 800a32a:	404a      	eors	r2, r1
 800a32c:	b2d1      	uxtb	r1, r2
 800a32e:	687a      	ldr	r2, [r7, #4]
 800a330:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800a332:	7c3b      	ldrb	r3, [r7, #16]
 800a334:	3301      	adds	r3, #1
 800a336:	687a      	ldr	r2, [r7, #4]
 800a338:	5cd1      	ldrb	r1, [r2, r3]
 800a33a:	7dfb      	ldrb	r3, [r7, #23]
 800a33c:	3301      	adds	r3, #1
 800a33e:	7d3a      	ldrb	r2, [r7, #20]
 800a340:	404a      	eors	r2, r1
 800a342:	b2d1      	uxtb	r1, r2
 800a344:	687a      	ldr	r2, [r7, #4]
 800a346:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800a348:	7c3b      	ldrb	r3, [r7, #16]
 800a34a:	3302      	adds	r3, #2
 800a34c:	687a      	ldr	r2, [r7, #4]
 800a34e:	5cd1      	ldrb	r1, [r2, r3]
 800a350:	7dfb      	ldrb	r3, [r7, #23]
 800a352:	3302      	adds	r3, #2
 800a354:	7cfa      	ldrb	r2, [r7, #19]
 800a356:	404a      	eors	r2, r1
 800a358:	b2d1      	uxtb	r1, r2
 800a35a:	687a      	ldr	r2, [r7, #4]
 800a35c:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800a35e:	7c3b      	ldrb	r3, [r7, #16]
 800a360:	3303      	adds	r3, #3
 800a362:	687a      	ldr	r2, [r7, #4]
 800a364:	5cd1      	ldrb	r1, [r2, r3]
 800a366:	7dfb      	ldrb	r3, [r7, #23]
 800a368:	3303      	adds	r3, #3
 800a36a:	7cba      	ldrb	r2, [r7, #18]
 800a36c:	404a      	eors	r2, r1
 800a36e:	b2d1      	uxtb	r1, r2
 800a370:	687a      	ldr	r2, [r7, #4]
 800a372:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800a374:	7dfb      	ldrb	r3, [r7, #23]
 800a376:	3304      	adds	r3, #4
 800a378:	75fb      	strb	r3, [r7, #23]
 800a37a:	7dfa      	ldrb	r2, [r7, #23]
 800a37c:	7c7b      	ldrb	r3, [r7, #17]
 800a37e:	429a      	cmp	r2, r3
 800a380:	f4ff af67 	bcc.w	800a252 <lorawan_aes_set_key+0x7a>
    }
    return 0;
 800a384:	2300      	movs	r3, #0
}
 800a386:	4618      	mov	r0, r3
 800a388:	3718      	adds	r7, #24
 800a38a:	46bd      	mov	sp, r7
 800a38c:	bd80      	pop	{r7, pc}
 800a38e:	bf00      	nop
 800a390:	0801b504 	.word	0x0801b504

0800a394 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b08a      	sub	sp, #40	; 0x28
 800a398:	af00      	add	r7, sp, #0
 800a39a:	60f8      	str	r0, [r7, #12]
 800a39c:	60b9      	str	r1, [r7, #8]
 800a39e:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d038      	beq.n	800a41c <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800a3aa:	687a      	ldr	r2, [r7, #4]
 800a3ac:	f107 0314 	add.w	r3, r7, #20
 800a3b0:	68f9      	ldr	r1, [r7, #12]
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	f7ff fc07 	bl	8009bc6 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800a3b8:	2301      	movs	r3, #1
 800a3ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a3be:	e014      	b.n	800a3ea <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800a3c0:	f107 0314 	add.w	r3, r7, #20
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	f7ff fd5d 	bl	8009e84 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a3d0:	0112      	lsls	r2, r2, #4
 800a3d2:	441a      	add	r2, r3
 800a3d4:	f107 0314 	add.w	r3, r7, #20
 800a3d8:	4611      	mov	r1, r2
 800a3da:	4618      	mov	r0, r3
 800a3dc:	f7ff fcab 	bl	8009d36 <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800a3e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a3e4:	3301      	adds	r3, #1
 800a3e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800a3f0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a3f4:	429a      	cmp	r2, r3
 800a3f6:	d3e3      	bcc.n	800a3c0 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800a3f8:	f107 0314 	add.w	r3, r7, #20
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	f7ff fca7 	bl	8009d50 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a408:	0112      	lsls	r2, r2, #4
 800a40a:	441a      	add	r2, r3
 800a40c:	f107 0314 	add.w	r3, r7, #20
 800a410:	4619      	mov	r1, r3
 800a412:	68b8      	ldr	r0, [r7, #8]
 800a414:	f7ff fbd7 	bl	8009bc6 <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800a418:	2300      	movs	r3, #0
 800a41a:	e000      	b.n	800a41e <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800a41c:	23ff      	movs	r3, #255	; 0xff
}
 800a41e:	4618      	mov	r0, r3
 800a420:	3728      	adds	r7, #40	; 0x28
 800a422:	46bd      	mov	sp, r7
 800a424:	bd80      	pop	{r7, pc}
	...

0800a428 <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID(KeyIdentifier_t keyID, Key_t **keyItem)
{
 800a428:	b480      	push	{r7}
 800a42a:	b085      	sub	sp, #20
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	4603      	mov	r3, r0
 800a430:	6039      	str	r1, [r7, #0]
 800a432:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a434:	2300      	movs	r3, #0
 800a436:	73fb      	strb	r3, [r7, #15]
 800a438:	e018      	b.n	800a46c <GetKeyByID+0x44>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 800a43a:	7bfa      	ldrb	r2, [r7, #15]
 800a43c:	4910      	ldr	r1, [pc, #64]	; (800a480 <GetKeyByID+0x58>)
 800a43e:	4613      	mov	r3, r2
 800a440:	011b      	lsls	r3, r3, #4
 800a442:	4413      	add	r3, r2
 800a444:	440b      	add	r3, r1
 800a446:	3310      	adds	r3, #16
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	79fa      	ldrb	r2, [r7, #7]
 800a44c:	429a      	cmp	r2, r3
 800a44e:	d10a      	bne.n	800a466 <GetKeyByID+0x3e>
    {
      *keyItem = &(SeNvmCtx.KeyList[i]);
 800a450:	7bfa      	ldrb	r2, [r7, #15]
 800a452:	4613      	mov	r3, r2
 800a454:	011b      	lsls	r3, r3, #4
 800a456:	4413      	add	r3, r2
 800a458:	3310      	adds	r3, #16
 800a45a:	4a09      	ldr	r2, [pc, #36]	; (800a480 <GetKeyByID+0x58>)
 800a45c:	441a      	add	r2, r3
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	601a      	str	r2, [r3, #0]
      return SECURE_ELEMENT_SUCCESS;
 800a462:	2300      	movs	r3, #0
 800a464:	e006      	b.n	800a474 <GetKeyByID+0x4c>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a466:	7bfb      	ldrb	r3, [r7, #15]
 800a468:	3301      	adds	r3, #1
 800a46a:	73fb      	strb	r3, [r7, #15]
 800a46c:	7bfb      	ldrb	r3, [r7, #15]
 800a46e:	2b09      	cmp	r3, #9
 800a470:	d9e3      	bls.n	800a43a <GetKeyByID+0x12>
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a472:	2303      	movs	r3, #3
}
 800a474:	4618      	mov	r0, r3
 800a476:	3714      	adds	r7, #20
 800a478:	46bd      	mov	sp, r7
 800a47a:	bc80      	pop	{r7}
 800a47c:	4770      	bx	lr
 800a47e:	bf00      	nop
 800a480:	20000080 	.word	0x20000080

0800a484 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB(void)
{
 800a484:	b480      	push	{r7}
 800a486:	af00      	add	r7, sp, #0
  return;
 800a488:	bf00      	nop
}
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bc80      	pop	{r7}
 800a48e:	4770      	bx	lr

0800a490 <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac)
{
 800a490:	b590      	push	{r4, r7, lr}
 800a492:	b0d1      	sub	sp, #324	; 0x144
 800a494:	af00      	add	r7, sp, #0
 800a496:	f107 040c 	add.w	r4, r7, #12
 800a49a:	6020      	str	r0, [r4, #0]
 800a49c:	f107 0008 	add.w	r0, r7, #8
 800a4a0:	6001      	str	r1, [r0, #0]
 800a4a2:	4619      	mov	r1, r3
 800a4a4:	1dbb      	adds	r3, r7, #6
 800a4a6:	801a      	strh	r2, [r3, #0]
 800a4a8:	1d7b      	adds	r3, r7, #5
 800a4aa:	460a      	mov	r2, r1
 800a4ac:	701a      	strb	r2, [r3, #0]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a4ae:	2306      	movs	r3, #6
 800a4b0:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
  if ((buffer == NULL) || (cmac == NULL))
 800a4b4:	f107 0308 	add.w	r3, r7, #8
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d003      	beq.n	800a4c6 <ComputeCmac+0x36>
 800a4be:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d101      	bne.n	800a4ca <ComputeCmac+0x3a>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a4c6:	2302      	movs	r3, #2
 800a4c8:	e04e      	b.n	800a568 <ComputeCmac+0xd8>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t Cmac[16];
  AES_CMAC_CTX aesCmacCtx[1];

  AES_CMAC_Init(aesCmacCtx);
 800a4ca:	f107 0314 	add.w	r3, r7, #20
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	f7fe fffe 	bl	80094d0 <AES_CMAC_Init>

  Key_t *keyItem;
  retval = GetKeyByID(keyID, &keyItem);
 800a4d4:	f107 0210 	add.w	r2, r7, #16
 800a4d8:	1d7b      	adds	r3, r7, #5
 800a4da:	781b      	ldrb	r3, [r3, #0]
 800a4dc:	4611      	mov	r1, r2
 800a4de:	4618      	mov	r0, r3
 800a4e0:	f7ff ffa2 	bl	800a428 <GetKeyByID>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

  if (retval == SECURE_ELEMENT_SUCCESS)
 800a4ea:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d138      	bne.n	800a564 <ComputeCmac+0xd4>
  {
    AES_CMAC_SetKey(aesCmacCtx, keyItem->KeyValue);
 800a4f2:	f107 0310 	add.w	r3, r7, #16
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	1c5a      	adds	r2, r3, #1
 800a4fa:	f107 0314 	add.w	r3, r7, #20
 800a4fe:	4611      	mov	r1, r2
 800a500:	4618      	mov	r0, r3
 800a502:	f7fe fffe 	bl	8009502 <AES_CMAC_SetKey>

    if (micBxBuffer != NULL)
 800a506:	f107 030c 	add.w	r3, r7, #12
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d007      	beq.n	800a520 <ComputeCmac+0x90>
    {
      AES_CMAC_Update(aesCmacCtx, micBxBuffer, 16);
 800a510:	f107 030c 	add.w	r3, r7, #12
 800a514:	f107 0014 	add.w	r0, r7, #20
 800a518:	2210      	movs	r2, #16
 800a51a:	6819      	ldr	r1, [r3, #0]
 800a51c:	f7ff f800 	bl	8009520 <AES_CMAC_Update>
    }

    AES_CMAC_Update(aesCmacCtx, buffer, size);
 800a520:	1dbb      	adds	r3, r7, #6
 800a522:	881a      	ldrh	r2, [r3, #0]
 800a524:	f107 0308 	add.w	r3, r7, #8
 800a528:	f107 0014 	add.w	r0, r7, #20
 800a52c:	6819      	ldr	r1, [r3, #0]
 800a52e:	f7fe fff7 	bl	8009520 <AES_CMAC_Update>

    AES_CMAC_Final(Cmac, aesCmacCtx);
 800a532:	f107 0214 	add.w	r2, r7, #20
 800a536:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 800a53a:	4611      	mov	r1, r2
 800a53c:	4618      	mov	r0, r3
 800a53e:	f7ff f8b1 	bl	80096a4 <AES_CMAC_Final>

    /* Bring into the required format */
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 800a542:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800a546:	061a      	lsls	r2, r3, #24
 800a548:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 800a54c:	041b      	lsls	r3, r3, #16
 800a54e:	431a      	orrs	r2, r3
 800a550:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800a554:	021b      	lsls	r3, r3, #8
 800a556:	4313      	orrs	r3, r2
                       (uint32_t) Cmac[0]);
 800a558:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 800a55c:	431a      	orrs	r2, r3
 800a55e:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800a562:	601a      	str	r2, [r3, #0]
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800a564:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 800a568:	4618      	mov	r0, r3
 800a56a:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd90      	pop	{r4, r7, pc}
	...

0800a574 <SecureElementInit>:
/*
 * API functions
 */

SecureElementStatus_t SecureElementInit(SecureElementNvmEvent seNvmCtxChanged)
{
 800a574:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a576:	b09d      	sub	sp, #116	; 0x74
 800a578:	af10      	add	r7, sp, #64	; 0x40
 800a57a:	6278      	str	r0, [r7, #36]	; 0x24
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  Key_t *keyItem;
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a57c:	2306      	movs	r3, #6
 800a57e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Initialize LoRaWAN Key List buffer */
  memcpy1((uint8_t *)(SeNvmCtx.KeyList), (const uint8_t *)InitialKeyList, sizeof(Key_t)*NUM_OF_KEYS);
 800a582:	22aa      	movs	r2, #170	; 0xaa
 800a584:	4990      	ldr	r1, [pc, #576]	; (800a7c8 <SecureElementInit+0x254>)
 800a586:	4891      	ldr	r0, [pc, #580]	; (800a7cc <SecureElementInit+0x258>)
 800a588:	f00c f917 	bl	80167ba <memcpy1>

  retval = GetKeyByID(APP_KEY, &keyItem);
 800a58c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a590:	4619      	mov	r1, r3
 800a592:	2000      	movs	r0, #0
 800a594:	f7ff ff48 	bl	800a428 <GetKeyByID>
 800a598:	4603      	mov	r3, r0
 800a59a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  KEY_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 800a59e:	4b8c      	ldr	r3, [pc, #560]	; (800a7d0 <SecureElementInit+0x25c>)
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	2100      	movs	r1, #0
 800a5a4:	2002      	movs	r0, #2
 800a5a6:	f010 f80f 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a5aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d14d      	bne.n	800a64e <SecureElementInit+0xda>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a5b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5b4:	785b      	ldrb	r3, [r3, #1]
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5ba:	789b      	ldrb	r3, [r3, #2]
 800a5bc:	461c      	mov	r4, r3
 800a5be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5c0:	78db      	ldrb	r3, [r3, #3]
 800a5c2:	461d      	mov	r5, r3
 800a5c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5c6:	791b      	ldrb	r3, [r3, #4]
 800a5c8:	461e      	mov	r6, r3
 800a5ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5cc:	795b      	ldrb	r3, [r3, #5]
 800a5ce:	623b      	str	r3, [r7, #32]
 800a5d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5d2:	799b      	ldrb	r3, [r3, #6]
 800a5d4:	61fb      	str	r3, [r7, #28]
 800a5d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5d8:	79db      	ldrb	r3, [r3, #7]
 800a5da:	61bb      	str	r3, [r7, #24]
 800a5dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5de:	7a1b      	ldrb	r3, [r3, #8]
 800a5e0:	617b      	str	r3, [r7, #20]
 800a5e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5e4:	7a5b      	ldrb	r3, [r3, #9]
 800a5e6:	613b      	str	r3, [r7, #16]
 800a5e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5ea:	7a9b      	ldrb	r3, [r3, #10]
 800a5ec:	60fb      	str	r3, [r7, #12]
 800a5ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5f0:	7adb      	ldrb	r3, [r3, #11]
 800a5f2:	60bb      	str	r3, [r7, #8]
 800a5f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5f6:	7b1b      	ldrb	r3, [r3, #12]
 800a5f8:	607b      	str	r3, [r7, #4]
 800a5fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5fc:	7b5b      	ldrb	r3, [r3, #13]
 800a5fe:	603b      	str	r3, [r7, #0]
 800a600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a602:	7b9b      	ldrb	r3, [r3, #14]
 800a604:	4619      	mov	r1, r3
 800a606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a608:	7bdb      	ldrb	r3, [r3, #15]
 800a60a:	461a      	mov	r2, r3
 800a60c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a60e:	7c1b      	ldrb	r3, [r3, #16]
 800a610:	930f      	str	r3, [sp, #60]	; 0x3c
 800a612:	920e      	str	r2, [sp, #56]	; 0x38
 800a614:	910d      	str	r1, [sp, #52]	; 0x34
 800a616:	683a      	ldr	r2, [r7, #0]
 800a618:	920c      	str	r2, [sp, #48]	; 0x30
 800a61a:	687a      	ldr	r2, [r7, #4]
 800a61c:	920b      	str	r2, [sp, #44]	; 0x2c
 800a61e:	68ba      	ldr	r2, [r7, #8]
 800a620:	920a      	str	r2, [sp, #40]	; 0x28
 800a622:	68fa      	ldr	r2, [r7, #12]
 800a624:	9209      	str	r2, [sp, #36]	; 0x24
 800a626:	693a      	ldr	r2, [r7, #16]
 800a628:	9208      	str	r2, [sp, #32]
 800a62a:	697a      	ldr	r2, [r7, #20]
 800a62c:	9207      	str	r2, [sp, #28]
 800a62e:	69ba      	ldr	r2, [r7, #24]
 800a630:	9206      	str	r2, [sp, #24]
 800a632:	69fa      	ldr	r2, [r7, #28]
 800a634:	9205      	str	r2, [sp, #20]
 800a636:	6a3b      	ldr	r3, [r7, #32]
 800a638:	9304      	str	r3, [sp, #16]
 800a63a:	9603      	str	r6, [sp, #12]
 800a63c:	9502      	str	r5, [sp, #8]
 800a63e:	9401      	str	r4, [sp, #4]
 800a640:	9000      	str	r0, [sp, #0]
 800a642:	4b64      	ldr	r3, [pc, #400]	; (800a7d4 <SecureElementInit+0x260>)
 800a644:	2200      	movs	r2, #0
 800a646:	2100      	movs	r1, #0
 800a648:	2002      	movs	r0, #2
 800a64a:	f00f ffbd 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
  }
  retval = GetKeyByID(NWK_KEY, &keyItem);
 800a64e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a652:	4619      	mov	r1, r3
 800a654:	2001      	movs	r0, #1
 800a656:	f7ff fee7 	bl	800a428 <GetKeyByID>
 800a65a:	4603      	mov	r3, r0
 800a65c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a660:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a664:	2b00      	cmp	r3, #0
 800a666:	d14d      	bne.n	800a704 <SecureElementInit+0x190>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a66a:	785b      	ldrb	r3, [r3, #1]
 800a66c:	4618      	mov	r0, r3
 800a66e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a670:	789b      	ldrb	r3, [r3, #2]
 800a672:	461c      	mov	r4, r3
 800a674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a676:	78db      	ldrb	r3, [r3, #3]
 800a678:	461d      	mov	r5, r3
 800a67a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a67c:	791b      	ldrb	r3, [r3, #4]
 800a67e:	461e      	mov	r6, r3
 800a680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a682:	795b      	ldrb	r3, [r3, #5]
 800a684:	623b      	str	r3, [r7, #32]
 800a686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a688:	799b      	ldrb	r3, [r3, #6]
 800a68a:	61fb      	str	r3, [r7, #28]
 800a68c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a68e:	79db      	ldrb	r3, [r3, #7]
 800a690:	61bb      	str	r3, [r7, #24]
 800a692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a694:	7a1b      	ldrb	r3, [r3, #8]
 800a696:	617b      	str	r3, [r7, #20]
 800a698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a69a:	7a5b      	ldrb	r3, [r3, #9]
 800a69c:	613b      	str	r3, [r7, #16]
 800a69e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6a0:	7a9b      	ldrb	r3, [r3, #10]
 800a6a2:	60fb      	str	r3, [r7, #12]
 800a6a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6a6:	7adb      	ldrb	r3, [r3, #11]
 800a6a8:	60bb      	str	r3, [r7, #8]
 800a6aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6ac:	7b1b      	ldrb	r3, [r3, #12]
 800a6ae:	607b      	str	r3, [r7, #4]
 800a6b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6b2:	7b5b      	ldrb	r3, [r3, #13]
 800a6b4:	603b      	str	r3, [r7, #0]
 800a6b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6b8:	7b9b      	ldrb	r3, [r3, #14]
 800a6ba:	4619      	mov	r1, r3
 800a6bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6be:	7bdb      	ldrb	r3, [r3, #15]
 800a6c0:	461a      	mov	r2, r3
 800a6c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6c4:	7c1b      	ldrb	r3, [r3, #16]
 800a6c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a6c8:	920e      	str	r2, [sp, #56]	; 0x38
 800a6ca:	910d      	str	r1, [sp, #52]	; 0x34
 800a6cc:	683a      	ldr	r2, [r7, #0]
 800a6ce:	920c      	str	r2, [sp, #48]	; 0x30
 800a6d0:	687a      	ldr	r2, [r7, #4]
 800a6d2:	920b      	str	r2, [sp, #44]	; 0x2c
 800a6d4:	68ba      	ldr	r2, [r7, #8]
 800a6d6:	920a      	str	r2, [sp, #40]	; 0x28
 800a6d8:	68fa      	ldr	r2, [r7, #12]
 800a6da:	9209      	str	r2, [sp, #36]	; 0x24
 800a6dc:	693a      	ldr	r2, [r7, #16]
 800a6de:	9208      	str	r2, [sp, #32]
 800a6e0:	697a      	ldr	r2, [r7, #20]
 800a6e2:	9207      	str	r2, [sp, #28]
 800a6e4:	69ba      	ldr	r2, [r7, #24]
 800a6e6:	9206      	str	r2, [sp, #24]
 800a6e8:	69fa      	ldr	r2, [r7, #28]
 800a6ea:	9205      	str	r2, [sp, #20]
 800a6ec:	6a3b      	ldr	r3, [r7, #32]
 800a6ee:	9304      	str	r3, [sp, #16]
 800a6f0:	9603      	str	r6, [sp, #12]
 800a6f2:	9502      	str	r5, [sp, #8]
 800a6f4:	9401      	str	r4, [sp, #4]
 800a6f6:	9000      	str	r0, [sp, #0]
 800a6f8:	4b37      	ldr	r3, [pc, #220]	; (800a7d8 <SecureElementInit+0x264>)
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	2100      	movs	r1, #0
 800a6fe:	2002      	movs	r0, #2
 800a700:	f00f ff62 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
  }
  KEY_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 800a704:	4b35      	ldr	r3, [pc, #212]	; (800a7dc <SecureElementInit+0x268>)
 800a706:	2200      	movs	r2, #0
 800a708:	2100      	movs	r1, #0
 800a70a:	2002      	movs	r0, #2
 800a70c:	f00f ff5c 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
  retval = GetKeyByID(APP_S_KEY, &keyItem);
 800a710:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a714:	4619      	mov	r1, r3
 800a716:	2003      	movs	r0, #3
 800a718:	f7ff fe86 	bl	800a428 <GetKeyByID>
 800a71c:	4603      	mov	r3, r0
 800a71e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a722:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a726:	2b00      	cmp	r3, #0
 800a728:	d15c      	bne.n	800a7e4 <SecureElementInit+0x270>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a72a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a72c:	785b      	ldrb	r3, [r3, #1]
 800a72e:	4618      	mov	r0, r3
 800a730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a732:	789b      	ldrb	r3, [r3, #2]
 800a734:	461c      	mov	r4, r3
 800a736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a738:	78db      	ldrb	r3, [r3, #3]
 800a73a:	461d      	mov	r5, r3
 800a73c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a73e:	791b      	ldrb	r3, [r3, #4]
 800a740:	461e      	mov	r6, r3
 800a742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a744:	795b      	ldrb	r3, [r3, #5]
 800a746:	623b      	str	r3, [r7, #32]
 800a748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a74a:	799b      	ldrb	r3, [r3, #6]
 800a74c:	61fb      	str	r3, [r7, #28]
 800a74e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a750:	79db      	ldrb	r3, [r3, #7]
 800a752:	61bb      	str	r3, [r7, #24]
 800a754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a756:	7a1b      	ldrb	r3, [r3, #8]
 800a758:	617b      	str	r3, [r7, #20]
 800a75a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a75c:	7a5b      	ldrb	r3, [r3, #9]
 800a75e:	613b      	str	r3, [r7, #16]
 800a760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a762:	7a9b      	ldrb	r3, [r3, #10]
 800a764:	60fb      	str	r3, [r7, #12]
 800a766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a768:	7adb      	ldrb	r3, [r3, #11]
 800a76a:	60bb      	str	r3, [r7, #8]
 800a76c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a76e:	7b1b      	ldrb	r3, [r3, #12]
 800a770:	607b      	str	r3, [r7, #4]
 800a772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a774:	7b5b      	ldrb	r3, [r3, #13]
 800a776:	603b      	str	r3, [r7, #0]
 800a778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a77a:	7b9b      	ldrb	r3, [r3, #14]
 800a77c:	4619      	mov	r1, r3
 800a77e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a780:	7bdb      	ldrb	r3, [r3, #15]
 800a782:	461a      	mov	r2, r3
 800a784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a786:	7c1b      	ldrb	r3, [r3, #16]
 800a788:	930f      	str	r3, [sp, #60]	; 0x3c
 800a78a:	920e      	str	r2, [sp, #56]	; 0x38
 800a78c:	910d      	str	r1, [sp, #52]	; 0x34
 800a78e:	683a      	ldr	r2, [r7, #0]
 800a790:	920c      	str	r2, [sp, #48]	; 0x30
 800a792:	687a      	ldr	r2, [r7, #4]
 800a794:	920b      	str	r2, [sp, #44]	; 0x2c
 800a796:	68ba      	ldr	r2, [r7, #8]
 800a798:	920a      	str	r2, [sp, #40]	; 0x28
 800a79a:	68fa      	ldr	r2, [r7, #12]
 800a79c:	9209      	str	r2, [sp, #36]	; 0x24
 800a79e:	693a      	ldr	r2, [r7, #16]
 800a7a0:	9208      	str	r2, [sp, #32]
 800a7a2:	697a      	ldr	r2, [r7, #20]
 800a7a4:	9207      	str	r2, [sp, #28]
 800a7a6:	69ba      	ldr	r2, [r7, #24]
 800a7a8:	9206      	str	r2, [sp, #24]
 800a7aa:	69fa      	ldr	r2, [r7, #28]
 800a7ac:	9205      	str	r2, [sp, #20]
 800a7ae:	6a3b      	ldr	r3, [r7, #32]
 800a7b0:	9304      	str	r3, [sp, #16]
 800a7b2:	9603      	str	r6, [sp, #12]
 800a7b4:	9502      	str	r5, [sp, #8]
 800a7b6:	9401      	str	r4, [sp, #4]
 800a7b8:	9000      	str	r0, [sp, #0]
 800a7ba:	4b09      	ldr	r3, [pc, #36]	; (800a7e0 <SecureElementInit+0x26c>)
 800a7bc:	2200      	movs	r2, #0
 800a7be:	2100      	movs	r1, #0
 800a7c0:	2002      	movs	r0, #2
 800a7c2:	f00f ff01 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
 800a7c6:	e00d      	b.n	800a7e4 <SecureElementInit+0x270>
 800a7c8:	0801b804 	.word	0x0801b804
 800a7cc:	20000090 	.word	0x20000090
 800a7d0:	0801af44 	.word	0x0801af44
 800a7d4:	0801af5c 	.word	0x0801af5c
 800a7d8:	0801afc0 	.word	0x0801afc0
 800a7dc:	0801b024 	.word	0x0801b024
 800a7e0:	0801b03c 	.word	0x0801b03c
  }
  retval = GetKeyByID(NWK_S_KEY, &keyItem);
 800a7e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a7e8:	4619      	mov	r1, r3
 800a7ea:	2002      	movs	r0, #2
 800a7ec:	f7ff fe1c 	bl	800a428 <GetKeyByID>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a7f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d14d      	bne.n	800a89a <SecureElementInit+0x326>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a7fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a800:	785b      	ldrb	r3, [r3, #1]
 800a802:	4618      	mov	r0, r3
 800a804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a806:	789b      	ldrb	r3, [r3, #2]
 800a808:	461c      	mov	r4, r3
 800a80a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a80c:	78db      	ldrb	r3, [r3, #3]
 800a80e:	461d      	mov	r5, r3
 800a810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a812:	791b      	ldrb	r3, [r3, #4]
 800a814:	461e      	mov	r6, r3
 800a816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a818:	795b      	ldrb	r3, [r3, #5]
 800a81a:	623b      	str	r3, [r7, #32]
 800a81c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a81e:	799b      	ldrb	r3, [r3, #6]
 800a820:	61fb      	str	r3, [r7, #28]
 800a822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a824:	79db      	ldrb	r3, [r3, #7]
 800a826:	61bb      	str	r3, [r7, #24]
 800a828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a82a:	7a1b      	ldrb	r3, [r3, #8]
 800a82c:	617b      	str	r3, [r7, #20]
 800a82e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a830:	7a5b      	ldrb	r3, [r3, #9]
 800a832:	613b      	str	r3, [r7, #16]
 800a834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a836:	7a9b      	ldrb	r3, [r3, #10]
 800a838:	60fb      	str	r3, [r7, #12]
 800a83a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a83c:	7adb      	ldrb	r3, [r3, #11]
 800a83e:	60bb      	str	r3, [r7, #8]
 800a840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a842:	7b1b      	ldrb	r3, [r3, #12]
 800a844:	607b      	str	r3, [r7, #4]
 800a846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a848:	7b5b      	ldrb	r3, [r3, #13]
 800a84a:	603b      	str	r3, [r7, #0]
 800a84c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a84e:	7b9b      	ldrb	r3, [r3, #14]
 800a850:	4619      	mov	r1, r3
 800a852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a854:	7bdb      	ldrb	r3, [r3, #15]
 800a856:	461a      	mov	r2, r3
 800a858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a85a:	7c1b      	ldrb	r3, [r3, #16]
 800a85c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a85e:	920e      	str	r2, [sp, #56]	; 0x38
 800a860:	910d      	str	r1, [sp, #52]	; 0x34
 800a862:	683a      	ldr	r2, [r7, #0]
 800a864:	920c      	str	r2, [sp, #48]	; 0x30
 800a866:	687a      	ldr	r2, [r7, #4]
 800a868:	920b      	str	r2, [sp, #44]	; 0x2c
 800a86a:	68ba      	ldr	r2, [r7, #8]
 800a86c:	920a      	str	r2, [sp, #40]	; 0x28
 800a86e:	68fa      	ldr	r2, [r7, #12]
 800a870:	9209      	str	r2, [sp, #36]	; 0x24
 800a872:	693a      	ldr	r2, [r7, #16]
 800a874:	9208      	str	r2, [sp, #32]
 800a876:	697a      	ldr	r2, [r7, #20]
 800a878:	9207      	str	r2, [sp, #28]
 800a87a:	69ba      	ldr	r2, [r7, #24]
 800a87c:	9206      	str	r2, [sp, #24]
 800a87e:	69fa      	ldr	r2, [r7, #28]
 800a880:	9205      	str	r2, [sp, #20]
 800a882:	6a3b      	ldr	r3, [r7, #32]
 800a884:	9304      	str	r3, [sp, #16]
 800a886:	9603      	str	r6, [sp, #12]
 800a888:	9502      	str	r5, [sp, #8]
 800a88a:	9401      	str	r4, [sp, #4]
 800a88c:	9000      	str	r0, [sp, #0]
 800a88e:	4b0d      	ldr	r3, [pc, #52]	; (800a8c4 <SecureElementInit+0x350>)
 800a890:	2200      	movs	r2, #0
 800a892:	2100      	movs	r1, #0
 800a894:	2002      	movs	r0, #2
 800a896:	f00f fe97 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
  SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;

#endif /* LORAWAN_KMS */

  /* Assign callback */
  if (seNvmCtxChanged != 0)
 800a89a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d003      	beq.n	800a8a8 <SecureElementInit+0x334>
  {
    SeNvmCtxChanged = seNvmCtxChanged;
 800a8a0:	4a09      	ldr	r2, [pc, #36]	; (800a8c8 <SecureElementInit+0x354>)
 800a8a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8a4:	6013      	str	r3, [r2, #0]
 800a8a6:	e002      	b.n	800a8ae <SecureElementInit+0x33a>
  }
  else
  {
    SeNvmCtxChanged = DummyCB;
 800a8a8:	4b07      	ldr	r3, [pc, #28]	; (800a8c8 <SecureElementInit+0x354>)
 800a8aa:	4a08      	ldr	r2, [pc, #32]	; (800a8cc <SecureElementInit+0x358>)
 800a8ac:	601a      	str	r2, [r3, #0]
  }

#if !defined( SECURE_ELEMENT_PRE_PROVISIONED )
#if ( STATIC_DEVICE_EUI == 0 )
  /* Get a DevEUI from MCU unique ID */
  GetUniqueId(SeNvmCtx.DevEui);
 800a8ae:	4808      	ldr	r0, [pc, #32]	; (800a8d0 <SecureElementInit+0x35c>)
 800a8b0:	f7f7 f8cd 	bl	8001a4e <GetUniqueId>
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
  SeNvmCtxChanged();
 800a8b4:	4b04      	ldr	r3, [pc, #16]	; (800a8c8 <SecureElementInit+0x354>)
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	4798      	blx	r3

  return SECURE_ELEMENT_SUCCESS;
 800a8ba:	2300      	movs	r3, #0
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3734      	adds	r7, #52	; 0x34
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8c4:	0801b0a0 	.word	0x0801b0a0
 800a8c8:	2000044c 	.word	0x2000044c
 800a8cc:	0800a485 	.word	0x0800a485
 800a8d0:	20000080 	.word	0x20000080

0800a8d4 <SecureElementRestoreNvmCtx>:
  return SECURE_ELEMENT_SUCCESS;
#endif /* LORAWAN_KMS == 1 */
}

SecureElementStatus_t SecureElementRestoreNvmCtx(void *seNvmCtx)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b082      	sub	sp, #8
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  /* Restore nvm context */
  if (seNvmCtx != 0)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d006      	beq.n	800a8f0 <SecureElementRestoreNvmCtx+0x1c>
  {
    memcpy1((uint8_t *) &SeNvmCtx, (uint8_t *) seNvmCtx, sizeof(SeNvmCtx));
 800a8e2:	22ba      	movs	r2, #186	; 0xba
 800a8e4:	6879      	ldr	r1, [r7, #4]
 800a8e6:	4805      	ldr	r0, [pc, #20]	; (800a8fc <SecureElementRestoreNvmCtx+0x28>)
 800a8e8:	f00b ff67 	bl	80167ba <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	e000      	b.n	800a8f2 <SecureElementRestoreNvmCtx+0x1e>
  }
  else
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a8f0:	2302      	movs	r3, #2
  }
}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	3708      	adds	r7, #8
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}
 800a8fa:	bf00      	nop
 800a8fc:	20000080 	.word	0x20000080

0800a900 <SecureElementGetNvmCtx>:

void *SecureElementGetNvmCtx(size_t *seNvmCtxSize)
{
 800a900:	b480      	push	{r7}
 800a902:	b083      	sub	sp, #12
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
  *seNvmCtxSize = sizeof(SeNvmCtx);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	22ba      	movs	r2, #186	; 0xba
 800a90c:	601a      	str	r2, [r3, #0]
  return &SeNvmCtx;
 800a90e:	4b03      	ldr	r3, [pc, #12]	; (800a91c <SecureElementGetNvmCtx+0x1c>)
}
 800a910:	4618      	mov	r0, r3
 800a912:	370c      	adds	r7, #12
 800a914:	46bd      	mov	sp, r7
 800a916:	bc80      	pop	{r7}
 800a918:	4770      	bx	lr
 800a91a:	bf00      	nop
 800a91c:	20000080 	.word	0x20000080

0800a920 <SecureElementSetKey>:

SecureElementStatus_t SecureElementSetKey(KeyIdentifier_t keyID, uint8_t *key)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b088      	sub	sp, #32
 800a924:	af00      	add	r7, sp, #0
 800a926:	4603      	mov	r3, r0
 800a928:	6039      	str	r1, [r7, #0]
 800a92a:	71fb      	strb	r3, [r7, #7]
  if (key == NULL)
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d101      	bne.n	800a936 <SecureElementSetKey+0x16>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a932:	2302      	movs	r3, #2
 800a934:	e04f      	b.n	800a9d6 <SecureElementSetKey+0xb6>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a936:	2300      	movs	r3, #0
 800a938:	77fb      	strb	r3, [r7, #31]
 800a93a:	e048      	b.n	800a9ce <SecureElementSetKey+0xae>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 800a93c:	7ffa      	ldrb	r2, [r7, #31]
 800a93e:	4928      	ldr	r1, [pc, #160]	; (800a9e0 <SecureElementSetKey+0xc0>)
 800a940:	4613      	mov	r3, r2
 800a942:	011b      	lsls	r3, r3, #4
 800a944:	4413      	add	r3, r2
 800a946:	440b      	add	r3, r1
 800a948:	3310      	adds	r3, #16
 800a94a:	781b      	ldrb	r3, [r3, #0]
 800a94c:	79fa      	ldrb	r2, [r7, #7]
 800a94e:	429a      	cmp	r2, r3
 800a950:	d13a      	bne.n	800a9c8 <SecureElementSetKey+0xa8>
    {
#if ( LORAMAC_MAX_MC_CTX == 1 )
      if (keyID == MC_KEY_0)
 800a952:	79fb      	ldrb	r3, [r7, #7]
 800a954:	2b80      	cmp	r3, #128	; 0x80
 800a956:	d125      	bne.n	800a9a4 <SecureElementSetKey+0x84>
#else /* LORAMAC_MAX_MC_CTX > 1 */
      if ((keyID == MC_KEY_0) || (keyID == MC_KEY_1) || (keyID == MC_KEY_2) || (keyID == MC_KEY_3))
#endif /* LORAMAC_MAX_MC_CTX */
      {
        /* Decrypt the key if its a Mckey */
        SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a958:	2306      	movs	r3, #6
 800a95a:	77bb      	strb	r3, [r7, #30]
        uint8_t decryptedKey[16] = { 0 };
 800a95c:	2300      	movs	r3, #0
 800a95e:	60fb      	str	r3, [r7, #12]
 800a960:	f107 0310 	add.w	r3, r7, #16
 800a964:	2200      	movs	r2, #0
 800a966:	601a      	str	r2, [r3, #0]
 800a968:	605a      	str	r2, [r3, #4]
 800a96a:	609a      	str	r2, [r3, #8]

        retval = SecureElementAesEncrypt(key, 16, MC_KE_KEY, decryptedKey);
 800a96c:	f107 030c 	add.w	r3, r7, #12
 800a970:	227f      	movs	r2, #127	; 0x7f
 800a972:	2110      	movs	r1, #16
 800a974:	6838      	ldr	r0, [r7, #0]
 800a976:	f000 f884 	bl	800aa82 <SecureElementAesEncrypt>
 800a97a:	4603      	mov	r3, r0
 800a97c:	77bb      	strb	r3, [r7, #30]

        memcpy1(SeNvmCtx.KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE);
 800a97e:	7ffa      	ldrb	r2, [r7, #31]
 800a980:	4613      	mov	r3, r2
 800a982:	011b      	lsls	r3, r3, #4
 800a984:	4413      	add	r3, r2
 800a986:	3310      	adds	r3, #16
 800a988:	4a15      	ldr	r2, [pc, #84]	; (800a9e0 <SecureElementSetKey+0xc0>)
 800a98a:	4413      	add	r3, r2
 800a98c:	3301      	adds	r3, #1
 800a98e:	f107 010c 	add.w	r1, r7, #12
 800a992:	2210      	movs	r2, #16
 800a994:	4618      	mov	r0, r3
 800a996:	f00b ff10 	bl	80167ba <memcpy1>
        SeNvmCtxChanged();
 800a99a:	4b12      	ldr	r3, [pc, #72]	; (800a9e4 <SecureElementSetKey+0xc4>)
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	4798      	blx	r3

        return retval;
 800a9a0:	7fbb      	ldrb	r3, [r7, #30]
 800a9a2:	e018      	b.n	800a9d6 <SecureElementSetKey+0xb6>
      }
      else
      {
        memcpy1(SeNvmCtx.KeyList[i].KeyValue, key, SE_KEY_SIZE);
 800a9a4:	7ffa      	ldrb	r2, [r7, #31]
 800a9a6:	4613      	mov	r3, r2
 800a9a8:	011b      	lsls	r3, r3, #4
 800a9aa:	4413      	add	r3, r2
 800a9ac:	3310      	adds	r3, #16
 800a9ae:	4a0c      	ldr	r2, [pc, #48]	; (800a9e0 <SecureElementSetKey+0xc0>)
 800a9b0:	4413      	add	r3, r2
 800a9b2:	3301      	adds	r3, #1
 800a9b4:	2210      	movs	r2, #16
 800a9b6:	6839      	ldr	r1, [r7, #0]
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	f00b fefe 	bl	80167ba <memcpy1>
        SeNvmCtxChanged();
 800a9be:	4b09      	ldr	r3, [pc, #36]	; (800a9e4 <SecureElementSetKey+0xc4>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	4798      	blx	r3
        return SECURE_ELEMENT_SUCCESS;
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	e006      	b.n	800a9d6 <SecureElementSetKey+0xb6>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a9c8:	7ffb      	ldrb	r3, [r7, #31]
 800a9ca:	3301      	adds	r3, #1
 800a9cc:	77fb      	strb	r3, [r7, #31]
 800a9ce:	7ffb      	ldrb	r3, [r7, #31]
 800a9d0:	2b09      	cmp	r3, #9
 800a9d2:	d9b3      	bls.n	800a93c <SecureElementSetKey+0x1c>
      }
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a9d4:	2303      	movs	r3, #3
#else /* LORAWAN_KMS == 1 */
  /* Indexes are already stored at init or when deriving the key */
  CK_OBJECT_HANDLE keyIndex;
  return GetKeyIndexByID(keyID, &keyIndex);
#endif /* LORAWAN_KMS */
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	3720      	adds	r7, #32
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}
 800a9de:	bf00      	nop
 800a9e0:	20000080 	.word	0x20000080
 800a9e4:	2000044c 	.word	0x2000044c

0800a9e8 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size,
                                                  KeyIdentifier_t keyID, uint32_t *cmac)
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b086      	sub	sp, #24
 800a9ec:	af02      	add	r7, sp, #8
 800a9ee:	60f8      	str	r0, [r7, #12]
 800a9f0:	60b9      	str	r1, [r7, #8]
 800a9f2:	4611      	mov	r1, r2
 800a9f4:	461a      	mov	r2, r3
 800a9f6:	460b      	mov	r3, r1
 800a9f8:	80fb      	strh	r3, [r7, #6]
 800a9fa:	4613      	mov	r3, r2
 800a9fc:	717b      	strb	r3, [r7, #5]
  if (keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS)
 800a9fe:	797b      	ldrb	r3, [r7, #5]
 800aa00:	2b7e      	cmp	r3, #126	; 0x7e
 800aa02:	d901      	bls.n	800aa08 <SecureElementComputeAesCmac+0x20>
  {
    /* Never accept multicast key identifier for cmac computation */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800aa04:	2303      	movs	r3, #3
 800aa06:	e009      	b.n	800aa1c <SecureElementComputeAesCmac+0x34>
  }

  return ComputeCmac(micBxBuffer, buffer, size, keyID, cmac);
 800aa08:	7979      	ldrb	r1, [r7, #5]
 800aa0a:	88fa      	ldrh	r2, [r7, #6]
 800aa0c:	69bb      	ldr	r3, [r7, #24]
 800aa0e:	9300      	str	r3, [sp, #0]
 800aa10:	460b      	mov	r3, r1
 800aa12:	68b9      	ldr	r1, [r7, #8]
 800aa14:	68f8      	ldr	r0, [r7, #12]
 800aa16:	f7ff fd3b 	bl	800a490 <ComputeCmac>
 800aa1a:	4603      	mov	r3, r0
}
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	3710      	adds	r7, #16
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bd80      	pop	{r7, pc}

0800aa24 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac(uint8_t *buffer, uint16_t size, uint32_t expectedCmac,
                                                 KeyIdentifier_t keyID)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b088      	sub	sp, #32
 800aa28:	af02      	add	r7, sp, #8
 800aa2a:	60f8      	str	r0, [r7, #12]
 800aa2c:	607a      	str	r2, [r7, #4]
 800aa2e:	461a      	mov	r2, r3
 800aa30:	460b      	mov	r3, r1
 800aa32:	817b      	strh	r3, [r7, #10]
 800aa34:	4613      	mov	r3, r2
 800aa36:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800aa38:	2306      	movs	r3, #6
 800aa3a:	75fb      	strb	r3, [r7, #23]
  if (buffer == NULL)
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d101      	bne.n	800aa46 <SecureElementVerifyAesCmac+0x22>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800aa42:	2302      	movs	r3, #2
 800aa44:	e019      	b.n	800aa7a <SecureElementVerifyAesCmac+0x56>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint32_t compCmac = 0;
 800aa46:	2300      	movs	r3, #0
 800aa48:	613b      	str	r3, [r7, #16]

  retval = ComputeCmac(NULL, buffer, size, keyID, &compCmac);
 800aa4a:	7a79      	ldrb	r1, [r7, #9]
 800aa4c:	897a      	ldrh	r2, [r7, #10]
 800aa4e:	f107 0310 	add.w	r3, r7, #16
 800aa52:	9300      	str	r3, [sp, #0]
 800aa54:	460b      	mov	r3, r1
 800aa56:	68f9      	ldr	r1, [r7, #12]
 800aa58:	2000      	movs	r0, #0
 800aa5a:	f7ff fd19 	bl	800a490 <ComputeCmac>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	75fb      	strb	r3, [r7, #23]
  if (retval != SECURE_ELEMENT_SUCCESS)
 800aa62:	7dfb      	ldrb	r3, [r7, #23]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d001      	beq.n	800aa6c <SecureElementVerifyAesCmac+0x48>
  {
    return retval;
 800aa68:	7dfb      	ldrb	r3, [r7, #23]
 800aa6a:	e006      	b.n	800aa7a <SecureElementVerifyAesCmac+0x56>
  }

  if (expectedCmac != compCmac)
 800aa6c:	693b      	ldr	r3, [r7, #16]
 800aa6e:	687a      	ldr	r2, [r7, #4]
 800aa70:	429a      	cmp	r2, r3
 800aa72:	d001      	beq.n	800aa78 <SecureElementVerifyAesCmac+0x54>
  {
    retval = SECURE_ELEMENT_FAIL_CMAC;
 800aa74:	2301      	movs	r3, #1
 800aa76:	75fb      	strb	r3, [r7, #23]
    retval = SECURE_ELEMENT_ERROR;
  }

#endif /* LORAWAN_KMS */

  return retval;
 800aa78:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	3718      	adds	r7, #24
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	bd80      	pop	{r7, pc}

0800aa82 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt(uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                              uint8_t *encBuffer)
{
 800aa82:	b580      	push	{r7, lr}
 800aa84:	b0c2      	sub	sp, #264	; 0x108
 800aa86:	af00      	add	r7, sp, #0
 800aa88:	60f8      	str	r0, [r7, #12]
 800aa8a:	4608      	mov	r0, r1
 800aa8c:	4611      	mov	r1, r2
 800aa8e:	1d3a      	adds	r2, r7, #4
 800aa90:	6013      	str	r3, [r2, #0]
 800aa92:	4603      	mov	r3, r0
 800aa94:	817b      	strh	r3, [r7, #10]
 800aa96:	460b      	mov	r3, r1
 800aa98:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800aa9a:	2306      	movs	r3, #6
 800aa9c:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
  if (buffer == NULL || encBuffer == NULL)
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d003      	beq.n	800aaae <SecureElementAesEncrypt+0x2c>
 800aaa6:	1d3b      	adds	r3, r7, #4
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d101      	bne.n	800aab2 <SecureElementAesEncrypt+0x30>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800aaae:	2302      	movs	r3, #2
 800aab0:	e043      	b.n	800ab3a <SecureElementAesEncrypt+0xb8>
  }

  /* Check if the size is divisible by 16 */
  if ((size % 16) != 0)
 800aab2:	897b      	ldrh	r3, [r7, #10]
 800aab4:	f003 030f 	and.w	r3, r3, #15
 800aab8:	b29b      	uxth	r3, r3
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d001      	beq.n	800aac2 <SecureElementAesEncrypt+0x40>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800aabe:	2305      	movs	r3, #5
 800aac0:	e03b      	b.n	800ab3a <SecureElementAesEncrypt+0xb8>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  lorawan_aes_context aesContext;
  memset1(aesContext.ksch, '\0', 240);
 800aac2:	f107 0314 	add.w	r3, r7, #20
 800aac6:	22f0      	movs	r2, #240	; 0xf0
 800aac8:	2100      	movs	r1, #0
 800aaca:	4618      	mov	r0, r3
 800aacc:	f00b feb0 	bl	8016830 <memset1>

  Key_t *pItem;
  retval = GetKeyByID(keyID, &pItem);
 800aad0:	f107 0210 	add.w	r2, r7, #16
 800aad4:	7a7b      	ldrb	r3, [r7, #9]
 800aad6:	4611      	mov	r1, r2
 800aad8:	4618      	mov	r0, r3
 800aada:	f7ff fca5 	bl	800a428 <GetKeyByID>
 800aade:	4603      	mov	r3, r0
 800aae0:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

  if (retval == SECURE_ELEMENT_SUCCESS)
 800aae4:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d124      	bne.n	800ab36 <SecureElementAesEncrypt+0xb4>
  {
    lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 800aaec:	693b      	ldr	r3, [r7, #16]
 800aaee:	3301      	adds	r3, #1
 800aaf0:	f107 0214 	add.w	r2, r7, #20
 800aaf4:	2110      	movs	r1, #16
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	f7ff fb6e 	bl	800a1d8 <lorawan_aes_set_key>

    uint8_t block = 0;
 800aafc:	2300      	movs	r3, #0
 800aafe:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

    while (size != 0)
 800ab02:	e015      	b.n	800ab30 <SecureElementAesEncrypt+0xae>
    {
      lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 800ab04:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800ab08:	68fa      	ldr	r2, [r7, #12]
 800ab0a:	18d0      	adds	r0, r2, r3
 800ab0c:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800ab10:	1d3a      	adds	r2, r7, #4
 800ab12:	6812      	ldr	r2, [r2, #0]
 800ab14:	4413      	add	r3, r2
 800ab16:	f107 0214 	add.w	r2, r7, #20
 800ab1a:	4619      	mov	r1, r3
 800ab1c:	f7ff fc3a 	bl	800a394 <lorawan_aes_encrypt>
      block = block + 16;
 800ab20:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800ab24:	3310      	adds	r3, #16
 800ab26:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
      size = size - 16;
 800ab2a:	897b      	ldrh	r3, [r7, #10]
 800ab2c:	3b10      	subs	r3, #16
 800ab2e:	817b      	strh	r3, [r7, #10]
    while (size != 0)
 800ab30:	897b      	ldrh	r3, [r7, #10]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d1e6      	bne.n	800ab04 <SecureElementAesEncrypt+0x82>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800ab36:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800ab40:	46bd      	mov	sp, r7
 800ab42:	bd80      	pop	{r7, pc}

0800ab44 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey(Version_t version, uint8_t *input, KeyIdentifier_t rootKeyID,
                                                     KeyIdentifier_t targetKeyID)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b08a      	sub	sp, #40	; 0x28
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	60f8      	str	r0, [r7, #12]
 800ab4c:	60b9      	str	r1, [r7, #8]
 800ab4e:	4611      	mov	r1, r2
 800ab50:	461a      	mov	r2, r3
 800ab52:	460b      	mov	r3, r1
 800ab54:	71fb      	strb	r3, [r7, #7]
 800ab56:	4613      	mov	r3, r2
 800ab58:	71bb      	strb	r3, [r7, #6]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800ab5a:	2306      	movs	r3, #6
 800ab5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (input == NULL)
 800ab60:	68bb      	ldr	r3, [r7, #8]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d101      	bne.n	800ab6a <SecureElementDeriveAndStoreKey+0x26>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800ab66:	2302      	movs	r3, #2
 800ab68:	e033      	b.n	800abd2 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* In case of MC_KE_KEY, only McRootKey can be used as root key */
  if (targetKeyID == MC_KE_KEY)
 800ab6a:	79bb      	ldrb	r3, [r7, #6]
 800ab6c:	2b7f      	cmp	r3, #127	; 0x7f
 800ab6e:	d104      	bne.n	800ab7a <SecureElementDeriveAndStoreKey+0x36>
  {
    if (rootKeyID != MC_ROOT_KEY)
 800ab70:	79fb      	ldrb	r3, [r7, #7]
 800ab72:	2b04      	cmp	r3, #4
 800ab74:	d001      	beq.n	800ab7a <SecureElementDeriveAndStoreKey+0x36>
    {
      return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800ab76:	2303      	movs	r3, #3
 800ab78:	e02b      	b.n	800abd2 <SecureElementDeriveAndStoreKey+0x8e>
    }
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t key[16] = { 0 };
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	617b      	str	r3, [r7, #20]
 800ab7e:	f107 0318 	add.w	r3, r7, #24
 800ab82:	2200      	movs	r2, #0
 800ab84:	601a      	str	r2, [r3, #0]
 800ab86:	605a      	str	r2, [r3, #4]
 800ab88:	609a      	str	r2, [r3, #8]
  /* Derive key */
  retval = SecureElementAesEncrypt(input, 16, rootKeyID, key);
 800ab8a:	f107 0314 	add.w	r3, r7, #20
 800ab8e:	79fa      	ldrb	r2, [r7, #7]
 800ab90:	2110      	movs	r1, #16
 800ab92:	68b8      	ldr	r0, [r7, #8]
 800ab94:	f7ff ff75 	bl	800aa82 <SecureElementAesEncrypt>
 800ab98:	4603      	mov	r3, r0
 800ab9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 800ab9e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d002      	beq.n	800abac <SecureElementDeriveAndStoreKey+0x68>
  {
    return retval;
 800aba6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800abaa:	e012      	b.n	800abd2 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* Store key */
  retval = SecureElementSetKey(targetKeyID, key);
 800abac:	f107 0214 	add.w	r2, r7, #20
 800abb0:	79bb      	ldrb	r3, [r7, #6]
 800abb2:	4611      	mov	r1, r2
 800abb4:	4618      	mov	r0, r3
 800abb6:	f7ff feb3 	bl	800a920 <SecureElementSetKey>
 800abba:	4603      	mov	r3, r0
 800abbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 800abc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d002      	beq.n	800abce <SecureElementDeriveAndStoreKey+0x8a>
  {
    return retval;
 800abc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800abcc:	e001      	b.n	800abd2 <SecureElementDeriveAndStoreKey+0x8e>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800abce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800abd2:	4618      	mov	r0, r3
 800abd4:	3728      	adds	r7, #40	; 0x28
 800abd6:	46bd      	mov	sp, r7
 800abd8:	bd80      	pop	{r7, pc}

0800abda <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept(JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                     uint16_t devNonce, uint8_t *encJoinAccept,
                                                     uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                     uint8_t *versionMinor)
{
 800abda:	b580      	push	{r7, lr}
 800abdc:	b086      	sub	sp, #24
 800abde:	af00      	add	r7, sp, #0
 800abe0:	60b9      	str	r1, [r7, #8]
 800abe2:	607b      	str	r3, [r7, #4]
 800abe4:	4603      	mov	r3, r0
 800abe6:	73fb      	strb	r3, [r7, #15]
 800abe8:	4613      	mov	r3, r2
 800abea:	81bb      	strh	r3, [r7, #12]
  if ((encJoinAccept == NULL) || (decJoinAccept == NULL) || (versionMinor == NULL))
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d005      	beq.n	800abfe <SecureElementProcessJoinAccept+0x24>
 800abf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d002      	beq.n	800abfe <SecureElementProcessJoinAccept+0x24>
 800abf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d101      	bne.n	800ac02 <SecureElementProcessJoinAccept+0x28>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800abfe:	2302      	movs	r3, #2
 800ac00:	e064      	b.n	800accc <SecureElementProcessJoinAccept+0xf2>
  }

  /* Check that frame size isn't bigger than a JoinAccept with CFList size */
  if (encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE)
 800ac02:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ac06:	2b21      	cmp	r3, #33	; 0x21
 800ac08:	d901      	bls.n	800ac0e <SecureElementProcessJoinAccept+0x34>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800ac0a:	2305      	movs	r3, #5
 800ac0c:	e05e      	b.n	800accc <SecureElementProcessJoinAccept+0xf2>
  }

  /* Determine decryption key */
  KeyIdentifier_t encKeyID = NWK_KEY;
 800ac0e:	2301      	movs	r3, #1
 800ac10:	75fb      	strb	r3, [r7, #23]
  {
    encKeyID = J_S_ENC_KEY;
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

  memcpy1(decJoinAccept, encJoinAccept, encJoinAcceptSize);
 800ac12:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ac16:	b29b      	uxth	r3, r3
 800ac18:	461a      	mov	r2, r3
 800ac1a:	6879      	ldr	r1, [r7, #4]
 800ac1c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ac1e:	f00b fdcc 	bl	80167ba <memcpy1>

  /* Decrypt JoinAccept, skip MHDR */
  if (SecureElementAesEncrypt(encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	1c58      	adds	r0, r3, #1
 800ac26:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ac2a:	b29b      	uxth	r3, r3
 800ac2c:	3b01      	subs	r3, #1
 800ac2e:	b299      	uxth	r1, r3
 800ac30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac32:	3301      	adds	r3, #1
 800ac34:	7dfa      	ldrb	r2, [r7, #23]
 800ac36:	f7ff ff24 	bl	800aa82 <SecureElementAesEncrypt>
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d001      	beq.n	800ac44 <SecureElementProcessJoinAccept+0x6a>
                              encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE) != SECURE_ELEMENT_SUCCESS)
  {
    return SECURE_ELEMENT_FAIL_ENCRYPT;
 800ac40:	2307      	movs	r3, #7
 800ac42:	e043      	b.n	800accc <SecureElementProcessJoinAccept+0xf2>
  }

  *versionMinor = ((decJoinAccept[11] & 0x80) == 0x80) ? 1 : 0;
 800ac44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac46:	330b      	adds	r3, #11
 800ac48:	781b      	ldrb	r3, [r3, #0]
 800ac4a:	09db      	lsrs	r3, r3, #7
 800ac4c:	b2da      	uxtb	r2, r3
 800ac4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac50:	701a      	strb	r2, [r3, #0]

  uint32_t mic = 0;
 800ac52:	2300      	movs	r3, #0
 800ac54:	613b      	str	r3, [r7, #16]

  mic = ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0);
 800ac56:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ac5a:	3b04      	subs	r3, #4
 800ac5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac5e:	4413      	add	r3, r2
 800ac60:	781b      	ldrb	r3, [r3, #0]
 800ac62:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8);
 800ac64:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ac68:	3b03      	subs	r3, #3
 800ac6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac6c:	4413      	add	r3, r2
 800ac6e:	781b      	ldrb	r3, [r3, #0]
 800ac70:	021b      	lsls	r3, r3, #8
 800ac72:	693a      	ldr	r2, [r7, #16]
 800ac74:	4313      	orrs	r3, r2
 800ac76:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16);
 800ac78:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ac7c:	3b02      	subs	r3, #2
 800ac7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac80:	4413      	add	r3, r2
 800ac82:	781b      	ldrb	r3, [r3, #0]
 800ac84:	041b      	lsls	r3, r3, #16
 800ac86:	693a      	ldr	r2, [r7, #16]
 800ac88:	4313      	orrs	r3, r2
 800ac8a:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24);
 800ac8c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ac90:	3b01      	subs	r3, #1
 800ac92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac94:	4413      	add	r3, r2
 800ac96:	781b      	ldrb	r3, [r3, #0]
 800ac98:	061b      	lsls	r3, r3, #24
 800ac9a:	693a      	ldr	r2, [r7, #16]
 800ac9c:	4313      	orrs	r3, r2
 800ac9e:	613b      	str	r3, [r7, #16]
  /*  - Header buffer to be used for MIC computation
   *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
   *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)] */

  /* Verify mic */
  if (*versionMinor == 0)
 800aca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aca2:	781b      	ldrb	r3, [r3, #0]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d10e      	bne.n	800acc6 <SecureElementProcessJoinAccept+0xec>
  {
    /* For LoRaWAN 1.0.x
     *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
     *   CFListType) */
    if (SecureElementVerifyAesCmac(decJoinAccept, (encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE), mic, NWK_KEY) !=
 800aca8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800acac:	b29b      	uxth	r3, r3
 800acae:	3b04      	subs	r3, #4
 800acb0:	b299      	uxth	r1, r3
 800acb2:	2301      	movs	r3, #1
 800acb4:	693a      	ldr	r2, [r7, #16]
 800acb6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800acb8:	f7ff feb4 	bl	800aa24 <SecureElementVerifyAesCmac>
 800acbc:	4603      	mov	r3, r0
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d003      	beq.n	800acca <SecureElementProcessJoinAccept+0xf0>
        SECURE_ELEMENT_SUCCESS)
    {
      return SECURE_ELEMENT_FAIL_CMAC;
 800acc2:	2301      	movs	r3, #1
 800acc4:	e002      	b.n	800accc <SecureElementProcessJoinAccept+0xf2>
    }
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
  else
  {
    return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800acc6:	2304      	movs	r3, #4
 800acc8:	e000      	b.n	800accc <SecureElementProcessJoinAccept+0xf2>
  }

  return SECURE_ELEMENT_SUCCESS;
 800acca:	2300      	movs	r3, #0
}
 800accc:	4618      	mov	r0, r3
 800acce:	3718      	adds	r7, #24
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}

0800acd4 <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber(uint32_t *randomNum)
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b082      	sub	sp, #8
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
  if (randomNum == NULL)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d101      	bne.n	800ace6 <SecureElementRandomNumber+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800ace2:	2302      	movs	r3, #2
 800ace4:	e006      	b.n	800acf4 <SecureElementRandomNumber+0x20>
  }
  *randomNum = Radio.Random( );
 800ace6:	4b05      	ldr	r3, [pc, #20]	; (800acfc <SecureElementRandomNumber+0x28>)
 800ace8:	695b      	ldr	r3, [r3, #20]
 800acea:	4798      	blx	r3
 800acec:	4602      	mov	r2, r0
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	601a      	str	r2, [r3, #0]
  return SECURE_ELEMENT_SUCCESS;
 800acf2:	2300      	movs	r3, #0
}
 800acf4:	4618      	mov	r0, r3
 800acf6:	3708      	adds	r7, #8
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}
 800acfc:	0801b97c 	.word	0x0801b97c

0800ad00 <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui(uint8_t *devEui)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b082      	sub	sp, #8
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
  if (devEui == NULL)
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d101      	bne.n	800ad12 <SecureElementSetDevEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800ad0e:	2302      	movs	r3, #2
 800ad10:	e008      	b.n	800ad24 <SecureElementSetDevEui+0x24>
  }
  memcpy1(SeNvmCtx.DevEui, devEui, SE_EUI_SIZE);
 800ad12:	2208      	movs	r2, #8
 800ad14:	6879      	ldr	r1, [r7, #4]
 800ad16:	4805      	ldr	r0, [pc, #20]	; (800ad2c <SecureElementSetDevEui+0x2c>)
 800ad18:	f00b fd4f 	bl	80167ba <memcpy1>
  SeNvmCtxChanged();
 800ad1c:	4b04      	ldr	r3, [pc, #16]	; (800ad30 <SecureElementSetDevEui+0x30>)
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 800ad22:	2300      	movs	r3, #0
}
 800ad24:	4618      	mov	r0, r3
 800ad26:	3708      	adds	r7, #8
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	bd80      	pop	{r7, pc}
 800ad2c:	20000080 	.word	0x20000080
 800ad30:	2000044c 	.word	0x2000044c

0800ad34 <SecureElementGetDevEui>:

uint8_t *SecureElementGetDevEui(void)
{
 800ad34:	b480      	push	{r7}
 800ad36:	af00      	add	r7, sp, #0
  return SeNvmCtx.DevEui;
 800ad38:	4b02      	ldr	r3, [pc, #8]	; (800ad44 <SecureElementGetDevEui+0x10>)
}
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	bc80      	pop	{r7}
 800ad40:	4770      	bx	lr
 800ad42:	bf00      	nop
 800ad44:	20000080 	.word	0x20000080

0800ad48 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui(uint8_t *joinEui)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b082      	sub	sp, #8
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
  if (joinEui == NULL)
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d101      	bne.n	800ad5a <SecureElementSetJoinEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800ad56:	2302      	movs	r3, #2
 800ad58:	e008      	b.n	800ad6c <SecureElementSetJoinEui+0x24>
  }
  memcpy1(SeNvmCtx.JoinEui, joinEui, SE_EUI_SIZE);
 800ad5a:	2208      	movs	r2, #8
 800ad5c:	6879      	ldr	r1, [r7, #4]
 800ad5e:	4805      	ldr	r0, [pc, #20]	; (800ad74 <SecureElementSetJoinEui+0x2c>)
 800ad60:	f00b fd2b 	bl	80167ba <memcpy1>
  SeNvmCtxChanged();
 800ad64:	4b04      	ldr	r3, [pc, #16]	; (800ad78 <SecureElementSetJoinEui+0x30>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 800ad6a:	2300      	movs	r3, #0
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	3708      	adds	r7, #8
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}
 800ad74:	20000088 	.word	0x20000088
 800ad78:	2000044c 	.word	0x2000044c

0800ad7c <SecureElementGetJoinEui>:

uint8_t *SecureElementGetJoinEui(void)
{
 800ad7c:	b480      	push	{r7}
 800ad7e:	af00      	add	r7, sp, #0
  return SeNvmCtx.JoinEui;
 800ad80:	4b02      	ldr	r3, [pc, #8]	; (800ad8c <SecureElementGetJoinEui+0x10>)
}
 800ad82:	4618      	mov	r0, r3
 800ad84:	46bd      	mov	sp, r7
 800ad86:	bc80      	pop	{r7}
 800ad88:	4770      	bx	lr
 800ad8a:	bf00      	nop
 800ad8c:	20000088 	.word	0x20000088

0800ad90 <LmHandlerInit>:

static bool CtxRestoreDone = false;

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit(LmHandlerCallbacks_t *handlerCallbacks)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b082      	sub	sp, #8
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
  UTIL_MEM_cpy_8((void *)&LmHandlerCallbacks, (const void *)handlerCallbacks, sizeof(LmHandlerCallbacks_t));
 800ad98:	2218      	movs	r2, #24
 800ad9a:	6879      	ldr	r1, [r7, #4]
 800ad9c:	4816      	ldr	r0, [pc, #88]	; (800adf8 <LmHandlerInit+0x68>)
 800ad9e:	f00e fc53 	bl	8019648 <UTIL_MEM_cpy_8>

  LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800ada2:	4b16      	ldr	r3, [pc, #88]	; (800adfc <LmHandlerInit+0x6c>)
 800ada4:	4a16      	ldr	r2, [pc, #88]	; (800ae00 <LmHandlerInit+0x70>)
 800ada6:	601a      	str	r2, [r3, #0]
  LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800ada8:	4b14      	ldr	r3, [pc, #80]	; (800adfc <LmHandlerInit+0x6c>)
 800adaa:	4a16      	ldr	r2, [pc, #88]	; (800ae04 <LmHandlerInit+0x74>)
 800adac:	605a      	str	r2, [r3, #4]
  LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800adae:	4b13      	ldr	r3, [pc, #76]	; (800adfc <LmHandlerInit+0x6c>)
 800adb0:	4a15      	ldr	r2, [pc, #84]	; (800ae08 <LmHandlerInit+0x78>)
 800adb2:	609a      	str	r2, [r3, #8]
  LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800adb4:	4b11      	ldr	r3, [pc, #68]	; (800adfc <LmHandlerInit+0x6c>)
 800adb6:	4a15      	ldr	r2, [pc, #84]	; (800ae0c <LmHandlerInit+0x7c>)
 800adb8:	60da      	str	r2, [r3, #12]
  LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks.GetBatteryLevel;
 800adba:	4b0f      	ldr	r3, [pc, #60]	; (800adf8 <LmHandlerInit+0x68>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	4a14      	ldr	r2, [pc, #80]	; (800ae10 <LmHandlerInit+0x80>)
 800adc0:	6013      	str	r3, [r2, #0]
  LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks.GetTemperature;
 800adc2:	4b0d      	ldr	r3, [pc, #52]	; (800adf8 <LmHandlerInit+0x68>)
 800adc4:	685b      	ldr	r3, [r3, #4]
 800adc6:	4a12      	ldr	r2, [pc, #72]	; (800ae10 <LmHandlerInit+0x80>)
 800adc8:	6053      	str	r3, [r2, #4]
  LoRaMacCallbacks.NvmContextChange = NvmCtxMgmtEvent;
 800adca:	4b11      	ldr	r3, [pc, #68]	; (800ae10 <LmHandlerInit+0x80>)
 800adcc:	4a11      	ldr	r2, [pc, #68]	; (800ae14 <LmHandlerInit+0x84>)
 800adce:	609a      	str	r2, [r3, #8]
  LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks.OnMacProcess;
 800add0:	4b09      	ldr	r3, [pc, #36]	; (800adf8 <LmHandlerInit+0x68>)
 800add2:	689b      	ldr	r3, [r3, #8]
 800add4:	4a0e      	ldr	r2, [pc, #56]	; (800ae10 <LmHandlerInit+0x80>)
 800add6:	60d3      	str	r3, [r2, #12]

  /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
  if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800add8:	490f      	ldr	r1, [pc, #60]	; (800ae18 <LmHandlerInit+0x88>)
 800adda:	2000      	movs	r0, #0
 800addc:	f000 fb22 	bl	800b424 <LmHandlerPackageRegister>
 800ade0:	4603      	mov	r3, r0
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d002      	beq.n	800adec <LmHandlerInit+0x5c>
  {
    return LORAMAC_HANDLER_ERROR;
 800ade6:	f04f 33ff 	mov.w	r3, #4294967295
 800adea:	e000      	b.n	800adee <LmHandlerInit+0x5e>
  if (LmhpDataDistributionInit() != LORAMAC_HANDLER_SUCCESS)
  {
    return LORAMAC_HANDLER_ERROR;
  }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
  return LORAMAC_HANDLER_SUCCESS;
 800adec:	2300      	movs	r3, #0
}
 800adee:	4618      	mov	r0, r3
 800adf0:	3708      	adds	r7, #8
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bd80      	pop	{r7, pc}
 800adf6:	bf00      	nop
 800adf8:	2000046c 	.word	0x2000046c
 800adfc:	20000484 	.word	0x20000484
 800ae00:	0800b569 	.word	0x0800b569
 800ae04:	0800b5d1 	.word	0x0800b5d1
 800ae08:	0800b695 	.word	0x0800b695
 800ae0c:	0800b735 	.word	0x0800b735
 800ae10:	20000494 	.word	0x20000494
 800ae14:	0800b8c1 	.word	0x0800b8c1
 800ae18:	20000154 	.word	0x20000154

0800ae1c <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure(LmHandlerParams_t *handlerParams)
{
 800ae1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae1e:	b099      	sub	sp, #100	; 0x64
 800ae20:	af08      	add	r7, sp, #32
 800ae22:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  LoraInfo_t *loraInfo;

  UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800ae24:	2206      	movs	r2, #6
 800ae26:	6879      	ldr	r1, [r7, #4]
 800ae28:	486c      	ldr	r0, [pc, #432]	; (800afdc <LmHandlerConfigure+0x1c0>)
 800ae2a:	f00e fc0d 	bl	8019648 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
  IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

  loraInfo = LoraInfo_GetPtr();
 800ae2e:	f7fe fa77 	bl	8009320 <LoraInfo_GetPtr>
 800ae32:	63f8      	str	r0, [r7, #60]	; 0x3c

  if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800ae34:	4b69      	ldr	r3, [pc, #420]	; (800afdc <LmHandlerConfigure+0x1c0>)
 800ae36:	781b      	ldrb	r3, [r3, #0]
 800ae38:	461a      	mov	r2, r3
 800ae3a:	2301      	movs	r3, #1
 800ae3c:	4093      	lsls	r3, r2
 800ae3e:	461a      	mov	r2, r3
 800ae40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae42:	685b      	ldr	r3, [r3, #4]
 800ae44:	4013      	ands	r3, r2
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d00c      	beq.n	800ae64 <LmHandlerConfigure+0x48>
  {
    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800ae4a:	4b64      	ldr	r3, [pc, #400]	; (800afdc <LmHandlerConfigure+0x1c0>)
 800ae4c:	781b      	ldrb	r3, [r3, #0]
 800ae4e:	461a      	mov	r2, r3
 800ae50:	4963      	ldr	r1, [pc, #396]	; (800afe0 <LmHandlerConfigure+0x1c4>)
 800ae52:	4864      	ldr	r0, [pc, #400]	; (800afe4 <LmHandlerConfigure+0x1c8>)
 800ae54:	f004 fb22 	bl	800f49c <LoRaMacInitialization>
 800ae58:	4603      	mov	r3, r0
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d009      	beq.n	800ae72 <LmHandlerConfigure+0x56>
    {
      return LORAMAC_HANDLER_ERROR;
 800ae5e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae62:	e0b7      	b.n	800afd4 <LmHandlerConfigure+0x1b8>
    }
  }
  else
  {
    MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800ae64:	4b60      	ldr	r3, [pc, #384]	; (800afe8 <LmHandlerConfigure+0x1cc>)
 800ae66:	2201      	movs	r2, #1
 800ae68:	2100      	movs	r1, #0
 800ae6a:	2000      	movs	r0, #0
 800ae6c:	f00f fbac 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {}  /* error: Region is not defined in the MW */
 800ae70:	e7fe      	b.n	800ae70 <LmHandlerConfigure+0x54>
  }

  /* Try to restore from NVM and query the mac if possible. */
  if (NvmCtxMgmtRestore() == NVMCTXMGMT_STATUS_SUCCESS)
 800ae72:	f000 fd36 	bl	800b8e2 <NvmCtxMgmtRestore>
 800ae76:	4603      	mov	r3, r0
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d103      	bne.n	800ae84 <LmHandlerConfigure+0x68>
  {
    CtxRestoreDone = true;
 800ae7c:	4b5b      	ldr	r3, [pc, #364]	; (800afec <LmHandlerConfigure+0x1d0>)
 800ae7e:	2201      	movs	r2, #1
 800ae80:	701a      	strb	r2, [r3, #0]
 800ae82:	e01c      	b.n	800aebe <LmHandlerConfigure+0xa2>
  }
  else
  {
    CtxRestoreDone = false;
 800ae84:	4b59      	ldr	r3, [pc, #356]	; (800afec <LmHandlerConfigure+0x1d0>)
 800ae86:	2200      	movs	r2, #0
 800ae88:	701a      	strb	r2, [r3, #0]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS == 1 */
    /* Read secure-element DEV_EUI and JOIN_EUI values. */
    mibReq.Type = MIB_DEV_EUI;
 800ae8a:	2302      	movs	r3, #2
 800ae8c:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 800ae8e:	f107 0318 	add.w	r3, r7, #24
 800ae92:	4618      	mov	r0, r3
 800ae94:	f004 fefa 	bl	800fc8c <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.DevEui, mibReq.Param.DevEui, 8);
 800ae98:	69fb      	ldr	r3, [r7, #28]
 800ae9a:	2208      	movs	r2, #8
 800ae9c:	4619      	mov	r1, r3
 800ae9e:	4854      	ldr	r0, [pc, #336]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800aea0:	f00b fc8b 	bl	80167ba <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 800aea4:	2303      	movs	r3, #3
 800aea6:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 800aea8:	f107 0318 	add.w	r3, r7, #24
 800aeac:	4618      	mov	r0, r3
 800aeae:	f004 feed 	bl	800fc8c <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8);
 800aeb2:	69fb      	ldr	r3, [r7, #28]
 800aeb4:	2208      	movs	r2, #8
 800aeb6:	4619      	mov	r1, r3
 800aeb8:	484e      	ldr	r0, [pc, #312]	; (800aff4 <LmHandlerConfigure+0x1d8>)
 800aeba:	f00b fc7e 	bl	80167ba <memcpy1>
  }
  MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 800aebe:	4b4c      	ldr	r3, [pc, #304]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800aec0:	781b      	ldrb	r3, [r3, #0]
 800aec2:	461a      	mov	r2, r3
 800aec4:	4b4a      	ldr	r3, [pc, #296]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800aec6:	785b      	ldrb	r3, [r3, #1]
 800aec8:	4619      	mov	r1, r3
 800aeca:	4b49      	ldr	r3, [pc, #292]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800aecc:	789b      	ldrb	r3, [r3, #2]
 800aece:	4618      	mov	r0, r3
 800aed0:	4b47      	ldr	r3, [pc, #284]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800aed2:	78db      	ldrb	r3, [r3, #3]
 800aed4:	461c      	mov	r4, r3
 800aed6:	4b46      	ldr	r3, [pc, #280]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800aed8:	791b      	ldrb	r3, [r3, #4]
 800aeda:	461d      	mov	r5, r3
 800aedc:	4b44      	ldr	r3, [pc, #272]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800aede:	795b      	ldrb	r3, [r3, #5]
 800aee0:	461e      	mov	r6, r3
 800aee2:	4b43      	ldr	r3, [pc, #268]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800aee4:	799b      	ldrb	r3, [r3, #6]
 800aee6:	603b      	str	r3, [r7, #0]
 800aee8:	4b41      	ldr	r3, [pc, #260]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800aeea:	79db      	ldrb	r3, [r3, #7]
 800aeec:	9307      	str	r3, [sp, #28]
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	9306      	str	r3, [sp, #24]
 800aef2:	9605      	str	r6, [sp, #20]
 800aef4:	9504      	str	r5, [sp, #16]
 800aef6:	9403      	str	r4, [sp, #12]
 800aef8:	9002      	str	r0, [sp, #8]
 800aefa:	9101      	str	r1, [sp, #4]
 800aefc:	9200      	str	r2, [sp, #0]
 800aefe:	4b3e      	ldr	r3, [pc, #248]	; (800aff8 <LmHandlerConfigure+0x1dc>)
 800af00:	2200      	movs	r2, #0
 800af02:	2100      	movs	r1, #0
 800af04:	2002      	movs	r0, #2
 800af06:	f00f fb5f 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.DevEui));
  MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 800af0a:	4b39      	ldr	r3, [pc, #228]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800af0c:	7a1b      	ldrb	r3, [r3, #8]
 800af0e:	461a      	mov	r2, r3
 800af10:	4b37      	ldr	r3, [pc, #220]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800af12:	7a5b      	ldrb	r3, [r3, #9]
 800af14:	4619      	mov	r1, r3
 800af16:	4b36      	ldr	r3, [pc, #216]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800af18:	7a9b      	ldrb	r3, [r3, #10]
 800af1a:	4618      	mov	r0, r3
 800af1c:	4b34      	ldr	r3, [pc, #208]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800af1e:	7adb      	ldrb	r3, [r3, #11]
 800af20:	461c      	mov	r4, r3
 800af22:	4b33      	ldr	r3, [pc, #204]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800af24:	7b1b      	ldrb	r3, [r3, #12]
 800af26:	461d      	mov	r5, r3
 800af28:	4b31      	ldr	r3, [pc, #196]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800af2a:	7b5b      	ldrb	r3, [r3, #13]
 800af2c:	461e      	mov	r6, r3
 800af2e:	4b30      	ldr	r3, [pc, #192]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800af30:	7b9b      	ldrb	r3, [r3, #14]
 800af32:	603b      	str	r3, [r7, #0]
 800af34:	4b2e      	ldr	r3, [pc, #184]	; (800aff0 <LmHandlerConfigure+0x1d4>)
 800af36:	7bdb      	ldrb	r3, [r3, #15]
 800af38:	9307      	str	r3, [sp, #28]
 800af3a:	683b      	ldr	r3, [r7, #0]
 800af3c:	9306      	str	r3, [sp, #24]
 800af3e:	9605      	str	r6, [sp, #20]
 800af40:	9504      	str	r5, [sp, #16]
 800af42:	9403      	str	r4, [sp, #12]
 800af44:	9002      	str	r0, [sp, #8]
 800af46:	9101      	str	r1, [sp, #4]
 800af48:	9200      	str	r2, [sp, #0]
 800af4a:	4b2c      	ldr	r3, [pc, #176]	; (800affc <LmHandlerConfigure+0x1e0>)
 800af4c:	2200      	movs	r2, #0
 800af4e:	2100      	movs	r1, #0
 800af50:	2002      	movs	r0, #2
 800af52:	f00f fb39 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.JoinEui));
#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
  MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

  mibReq.Type = MIB_PUBLIC_NETWORK;
 800af56:	230f      	movs	r3, #15
 800af58:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800af5a:	2301      	movs	r3, #1
 800af5c:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800af5e:	f107 0318 	add.w	r3, r7, #24
 800af62:	4618      	mov	r0, r3
 800af64:	f005 f82a 	bl	800ffbc <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_REPEATER_SUPPORT;
 800af68:	2310      	movs	r3, #16
 800af6a:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800af6c:	2300      	movs	r3, #0
 800af6e:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800af70:	f107 0318 	add.w	r3, r7, #24
 800af74:	4618      	mov	r0, r3
 800af76:	f005 f821 	bl	800ffbc <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_ADR;
 800af7a:	2304      	movs	r3, #4
 800af7c:	763b      	strb	r3, [r7, #24]
  mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800af7e:	4b17      	ldr	r3, [pc, #92]	; (800afdc <LmHandlerConfigure+0x1c0>)
 800af80:	789b      	ldrb	r3, [r3, #2]
 800af82:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800af84:	f107 0318 	add.w	r3, r7, #24
 800af88:	4618      	mov	r0, r3
 800af8a:	f005 f817 	bl	800ffbc <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800af8e:	2322      	movs	r3, #34	; 0x22
 800af90:	763b      	strb	r3, [r7, #24]
  mibReq.Param.SystemMaxRxError = 20;
 800af92:	2314      	movs	r3, #20
 800af94:	61fb      	str	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800af96:	f107 0318 	add.w	r3, r7, #24
 800af9a:	4618      	mov	r0, r3
 800af9c:	f005 f80e 	bl	800ffbc <LoRaMacMibSetRequestConfirm>

  GetPhyParams_t getPhy;
  PhyParam_t phyParam;
  getPhy.Attribute = PHY_DUTY_CYCLE;
 800afa0:	230f      	movs	r3, #15
 800afa2:	743b      	strb	r3, [r7, #16]
  phyParam = RegionGetPhyParam(LmHandlerParams.ActiveRegion, &getPhy);
 800afa4:	4b0d      	ldr	r3, [pc, #52]	; (800afdc <LmHandlerConfigure+0x1c0>)
 800afa6:	781b      	ldrb	r3, [r3, #0]
 800afa8:	f107 0210 	add.w	r2, r7, #16
 800afac:	4611      	mov	r1, r2
 800afae:	4618      	mov	r0, r3
 800afb0:	f007 fecd 	bl	8012d4e <RegionGetPhyParam>
 800afb4:	4603      	mov	r3, r0
 800afb6:	60fb      	str	r3, [r7, #12]
  LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	bf14      	ite	ne
 800afbe:	2301      	movne	r3, #1
 800afc0:	2300      	moveq	r3, #0
 800afc2:	b2da      	uxtb	r2, r3
 800afc4:	4b05      	ldr	r3, [pc, #20]	; (800afdc <LmHandlerConfigure+0x1c0>)
 800afc6:	711a      	strb	r2, [r3, #4]

  /* override previous value if reconfigure new region */
  LoRaMacTestSetDutyCycleOn(LmHandlerParams.DutyCycleEnabled);
 800afc8:	4b04      	ldr	r3, [pc, #16]	; (800afdc <LmHandlerConfigure+0x1c0>)
 800afca:	791b      	ldrb	r3, [r3, #4]
 800afcc:	4618      	mov	r0, r3
 800afce:	f005 fdc3 	bl	8010b58 <LoRaMacTestSetDutyCycleOn>

  return LORAMAC_HANDLER_SUCCESS;
 800afd2:	2300      	movs	r3, #0
}
 800afd4:	4618      	mov	r0, r3
 800afd6:	3744      	adds	r7, #68	; 0x44
 800afd8:	46bd      	mov	sp, r7
 800afda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afdc:	20000464 	.word	0x20000464
 800afe0:	20000494 	.word	0x20000494
 800afe4:	20000484 	.word	0x20000484
 800afe8:	0801b104 	.word	0x0801b104
 800afec:	200005ae 	.word	0x200005ae
 800aff0:	2000013c 	.word	0x2000013c
 800aff4:	20000144 	.word	0x20000144
 800aff8:	0801b150 	.word	0x0801b150
 800affc:	0801b18c 	.word	0x0801b18c

0800b000 <LmHandlerProcess>:
  }
  return false;
}

void LmHandlerProcess(void)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b082      	sub	sp, #8
 800b004:	af00      	add	r7, sp, #0
  /* Call at first the LoRaMAC process before to run all package process features */
  /* Processes the LoRaMac events */
  LoRaMacProcess();
 800b006:	f004 fa09 	bl	800f41c <LoRaMacProcess>

  /* Call all packages process functions */
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800b00a:	2300      	movs	r3, #0
 800b00c:	71fb      	strb	r3, [r7, #7]
 800b00e:	e022      	b.n	800b056 <LmHandlerProcess+0x56>
  {
    if ((LmHandlerPackages[i] != NULL) &&
 800b010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b014:	4a15      	ldr	r2, [pc, #84]	; (800b06c <LmHandlerProcess+0x6c>)
 800b016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d015      	beq.n	800b04a <LmHandlerProcess+0x4a>
        (LmHandlerPackages[i]->Process != NULL) &&
 800b01e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b022:	4a12      	ldr	r2, [pc, #72]	; (800b06c <LmHandlerProcess+0x6c>)
 800b024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b028:	691b      	ldr	r3, [r3, #16]
    if ((LmHandlerPackages[i] != NULL) &&
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d00d      	beq.n	800b04a <LmHandlerProcess+0x4a>
        (LmHandlerPackageIsInitialized(i) != false))
 800b02e:	79fb      	ldrb	r3, [r7, #7]
 800b030:	4618      	mov	r0, r3
 800b032:	f000 fb93 	bl	800b75c <LmHandlerPackageIsInitialized>
 800b036:	4603      	mov	r3, r0
        (LmHandlerPackages[i]->Process != NULL) &&
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d006      	beq.n	800b04a <LmHandlerProcess+0x4a>
    {
      LmHandlerPackages[i]->Process();
 800b03c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b040:	4a0a      	ldr	r2, [pc, #40]	; (800b06c <LmHandlerProcess+0x6c>)
 800b042:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b046:	691b      	ldr	r3, [r3, #16]
 800b048:	4798      	blx	r3
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800b04a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b04e:	b2db      	uxtb	r3, r3
 800b050:	3301      	adds	r3, #1
 800b052:	b2db      	uxtb	r3, r3
 800b054:	71fb      	strb	r3, [r7, #7]
 800b056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b05a:	2b04      	cmp	r3, #4
 800b05c:	ddd8      	ble.n	800b010 <LmHandlerProcess+0x10>
    }
  }

  NvmCtxMgmtStore();
 800b05e:	f000 fc39 	bl	800b8d4 <NvmCtxMgmtStore>
}
 800b062:	bf00      	nop
 800b064:	3708      	adds	r7, #8
 800b066:	46bd      	mov	sp, r7
 800b068:	bd80      	pop	{r7, pc}
 800b06a:	bf00      	nop
 800b06c:	20000450 	.word	0x20000450

0800b070 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus(void)
{
 800b070:	b580      	push	{r7, lr}
 800b072:	b08a      	sub	sp, #40	; 0x28
 800b074:	af00      	add	r7, sp, #0
  MibRequestConfirm_t mibReq;
  LoRaMacStatus_t status;

  mibReq.Type = MIB_NETWORK_ACTIVATION;
 800b076:	2301      	movs	r3, #1
 800b078:	703b      	strb	r3, [r7, #0]
  status = LoRaMacMibGetRequestConfirm(&mibReq);
 800b07a:	463b      	mov	r3, r7
 800b07c:	4618      	mov	r0, r3
 800b07e:	f004 fe05 	bl	800fc8c <LoRaMacMibGetRequestConfirm>
 800b082:	4603      	mov	r3, r0
 800b084:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (status == LORAMAC_STATUS_OK)
 800b088:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d106      	bne.n	800b09e <LmHandlerJoinStatus+0x2e>
  {
    if (mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE)
 800b090:	793b      	ldrb	r3, [r7, #4]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d101      	bne.n	800b09a <LmHandlerJoinStatus+0x2a>
    {
      return LORAMAC_HANDLER_RESET;
 800b096:	2300      	movs	r3, #0
 800b098:	e002      	b.n	800b0a0 <LmHandlerJoinStatus+0x30>
    }
    else
    {
      return LORAMAC_HANDLER_SET;
 800b09a:	2301      	movs	r3, #1
 800b09c:	e000      	b.n	800b0a0 <LmHandlerJoinStatus+0x30>
    }
  }
  else
  {
    return LORAMAC_HANDLER_RESET;
 800b09e:	2300      	movs	r3, #0
  }
}
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	3728      	adds	r7, #40	; 0x28
 800b0a4:	46bd      	mov	sp, r7
 800b0a6:	bd80      	pop	{r7, pc}

0800b0a8 <LmHandlerJoin>:

void LmHandlerJoin(ActivationType_t mode)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b092      	sub	sp, #72	; 0x48
 800b0ac:	af02      	add	r7, sp, #8
 800b0ae:	4603      	mov	r3, r0
 800b0b0:	71fb      	strb	r3, [r7, #7]
  }
#endif /* ACTIVATION_BY_PERSONALISATION */
  SecureElementDeleteDerivedKeys(NULL);
#endif /* LORAWAN_KMS */

  if (mode == ACTIVATION_TYPE_OTAA)
 800b0b2:	79fb      	ldrb	r3, [r7, #7]
 800b0b4:	2b02      	cmp	r3, #2
 800b0b6:	d111      	bne.n	800b0dc <LmHandlerJoin+0x34>
  {
    MlmeReq_t mlmeReq;
    JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800b0b8:	4b31      	ldr	r3, [pc, #196]	; (800b180 <LmHandlerJoin+0xd8>)
 800b0ba:	2202      	movs	r2, #2
 800b0bc:	709a      	strb	r2, [r3, #2]

    LoRaMacStart();
 800b0be:	f004 fd3d 	bl	800fb3c <LoRaMacStart>

    /* Starts the OTAA join procedure */
    mlmeReq.Type = MLME_JOIN;
 800b0c2:	2301      	movs	r3, #1
 800b0c4:	723b      	strb	r3, [r7, #8]
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800b0c6:	4b2f      	ldr	r3, [pc, #188]	; (800b184 <LmHandlerJoin+0xdc>)
 800b0c8:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800b0cc:	b2db      	uxtb	r3, r3
 800b0ce:	733b      	strb	r3, [r7, #12]
    LoRaMacMlmeRequest(&mlmeReq);
 800b0d0:	f107 0308 	add.w	r3, r7, #8
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	f005 fafd 	bl	80106d4 <LoRaMacMlmeRequest>
    LoRaMacMibSetRequestConfirm(&mibReq);

    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
  }
}
 800b0da:	e04c      	b.n	800b176 <LmHandlerJoin+0xce>
    JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800b0dc:	4b28      	ldr	r3, [pc, #160]	; (800b180 <LmHandlerJoin+0xd8>)
 800b0de:	2201      	movs	r2, #1
 800b0e0:	709a      	strb	r2, [r3, #2]
    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800b0e2:	4b27      	ldr	r3, [pc, #156]	; (800b180 <LmHandlerJoin+0xd8>)
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	705a      	strb	r2, [r3, #1]
    if (CtxRestoreDone == false)
 800b0e8:	4b27      	ldr	r3, [pc, #156]	; (800b188 <LmHandlerJoin+0xe0>)
 800b0ea:	781b      	ldrb	r3, [r3, #0]
 800b0ec:	f083 0301 	eor.w	r3, r3, #1
 800b0f0:	b2db      	uxtb	r3, r3
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d02a      	beq.n	800b14c <LmHandlerJoin+0xa4>
      mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800b0f6:	2327      	movs	r3, #39	; 0x27
 800b0f8:	773b      	strb	r3, [r7, #28]
      mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800b0fa:	4b24      	ldr	r3, [pc, #144]	; (800b18c <LmHandlerJoin+0xe4>)
 800b0fc:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800b0fe:	f107 031c 	add.w	r3, r7, #28
 800b102:	4618      	mov	r0, r3
 800b104:	f004 ff5a 	bl	800ffbc <LoRaMacMibSetRequestConfirm>
      mibReq.Type = MIB_NET_ID;
 800b108:	2305      	movs	r3, #5
 800b10a:	773b      	strb	r3, [r7, #28]
      mibReq.Param.NetID = CommissioningParams.NetworkId;
 800b10c:	4b20      	ldr	r3, [pc, #128]	; (800b190 <LmHandlerJoin+0xe8>)
 800b10e:	691b      	ldr	r3, [r3, #16]
 800b110:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800b112:	f107 031c 	add.w	r3, r7, #28
 800b116:	4618      	mov	r0, r3
 800b118:	f004 ff50 	bl	800ffbc <LoRaMacMibSetRequestConfirm>
      CommissioningParams.DevAddr = GetDevAddr();
 800b11c:	f7f6 fd13 	bl	8001b46 <GetDevAddr>
 800b120:	4603      	mov	r3, r0
 800b122:	4a1b      	ldr	r2, [pc, #108]	; (800b190 <LmHandlerJoin+0xe8>)
 800b124:	6153      	str	r3, [r2, #20]
      mibReq.Type = MIB_DEV_ADDR;
 800b126:	2306      	movs	r3, #6
 800b128:	773b      	strb	r3, [r7, #28]
      mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800b12a:	4b19      	ldr	r3, [pc, #100]	; (800b190 <LmHandlerJoin+0xe8>)
 800b12c:	695b      	ldr	r3, [r3, #20]
 800b12e:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800b130:	f107 031c 	add.w	r3, r7, #28
 800b134:	4618      	mov	r0, r3
 800b136:	f004 ff41 	bl	800ffbc <LoRaMacMibSetRequestConfirm>
      MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:   %08X\r\n", CommissioningParams.DevAddr);
 800b13a:	4b15      	ldr	r3, [pc, #84]	; (800b190 <LmHandlerJoin+0xe8>)
 800b13c:	695b      	ldr	r3, [r3, #20]
 800b13e:	9300      	str	r3, [sp, #0]
 800b140:	4b14      	ldr	r3, [pc, #80]	; (800b194 <LmHandlerJoin+0xec>)
 800b142:	2200      	movs	r2, #0
 800b144:	2100      	movs	r1, #0
 800b146:	2002      	movs	r0, #2
 800b148:	f00f fa3e 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
    LoRaMacStart();
 800b14c:	f004 fcf6 	bl	800fb3c <LoRaMacStart>
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800b150:	2301      	movs	r3, #1
 800b152:	773b      	strb	r3, [r7, #28]
    mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800b154:	2301      	movs	r3, #1
 800b156:	f887 3020 	strb.w	r3, [r7, #32]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800b15a:	f107 031c 	add.w	r3, r7, #28
 800b15e:	4618      	mov	r0, r3
 800b160:	f004 ff2c 	bl	800ffbc <LoRaMacMibSetRequestConfirm>
    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 800b164:	4b0c      	ldr	r3, [pc, #48]	; (800b198 <LmHandlerJoin+0xf0>)
 800b166:	68db      	ldr	r3, [r3, #12]
 800b168:	4805      	ldr	r0, [pc, #20]	; (800b180 <LmHandlerJoin+0xd8>)
 800b16a:	4798      	blx	r3
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800b16c:	4b05      	ldr	r3, [pc, #20]	; (800b184 <LmHandlerJoin+0xdc>)
 800b16e:	785b      	ldrb	r3, [r3, #1]
 800b170:	4618      	mov	r0, r3
 800b172:	f000 f8e9 	bl	800b348 <LmHandlerRequestClass>
}
 800b176:	bf00      	nop
 800b178:	3740      	adds	r7, #64	; 0x40
 800b17a:	46bd      	mov	sp, r7
 800b17c:	bd80      	pop	{r7, pc}
 800b17e:	bf00      	nop
 800b180:	20000160 	.word	0x20000160
 800b184:	20000464 	.word	0x20000464
 800b188:	200005ae 	.word	0x200005ae
 800b18c:	01000300 	.word	0x01000300
 800b190:	2000013c 	.word	0x2000013c
 800b194:	0801b1c8 	.word	0x0801b1c8
 800b198:	2000046c 	.word	0x2000046c

0800b19c <LmHandlerSend>:
  }
}

LmHandlerErrorStatus_t LmHandlerSend(LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                     TimerTime_t *nextTxIn, bool allowDelayedTx)
{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b08c      	sub	sp, #48	; 0x30
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	60f8      	str	r0, [r7, #12]
 800b1a4:	607a      	str	r2, [r7, #4]
 800b1a6:	461a      	mov	r2, r3
 800b1a8:	460b      	mov	r3, r1
 800b1aa:	72fb      	strb	r3, [r7, #11]
 800b1ac:	4613      	mov	r3, r2
 800b1ae:	72bb      	strb	r3, [r7, #10]
  LoRaMacStatus_t status;
  LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800b1b0:	23ff      	movs	r3, #255	; 0xff
 800b1b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  McpsReq_t mcpsReq;
  LoRaMacTxInfo_t txInfo;

  if (LoRaMacIsBusy() == true)
 800b1b6:	f004 f91b 	bl	800f3f0 <LoRaMacIsBusy>
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d002      	beq.n	800b1c6 <LmHandlerSend+0x2a>
  {
    return LORAMAC_HANDLER_BUSY_ERROR;
 800b1c0:	f06f 0301 	mvn.w	r3, #1
 800b1c4:	e0b4      	b.n	800b330 <LmHandlerSend+0x194>
  }

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800b1c6:	f7ff ff53 	bl	800b070 <LmHandlerJoinStatus>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	2b01      	cmp	r3, #1
 800b1ce:	d007      	beq.n	800b1e0 <LmHandlerSend+0x44>
  {
    /* The network isn't yet joined, try again later. */
    LmHandlerJoin(JoinParams.Mode);
 800b1d0:	4b59      	ldr	r3, [pc, #356]	; (800b338 <LmHandlerSend+0x19c>)
 800b1d2:	789b      	ldrb	r3, [r3, #2]
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	f7ff ff67 	bl	800b0a8 <LmHandlerJoin>
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800b1da:	f06f 0302 	mvn.w	r3, #2
 800b1de:	e0a7      	b.n	800b330 <LmHandlerSend+0x194>
  }

  if ((LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() == true)
 800b1e0:	4b56      	ldr	r3, [pc, #344]	; (800b33c <LmHandlerSend+0x1a0>)
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	68db      	ldr	r3, [r3, #12]
 800b1e6:	4798      	blx	r3
 800b1e8:	4603      	mov	r3, r0
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d00d      	beq.n	800b20a <LmHandlerSend+0x6e>
      && (appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port) && (appData->Port != 0))
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	781a      	ldrb	r2, [r3, #0]
 800b1f2:	4b52      	ldr	r3, [pc, #328]	; (800b33c <LmHandlerSend+0x1a0>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	781b      	ldrb	r3, [r3, #0]
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d006      	beq.n	800b20a <LmHandlerSend+0x6e>
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	781b      	ldrb	r3, [r3, #0]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d002      	beq.n	800b20a <LmHandlerSend+0x6e>
  {
    return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 800b204:	f06f 0303 	mvn.w	r3, #3
 800b208:	e092      	b.n	800b330 <LmHandlerSend+0x194>
  }

  mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800b20a:	4b4d      	ldr	r3, [pc, #308]	; (800b340 <LmHandlerSend+0x1a4>)
 800b20c:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800b210:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if (LoRaMacQueryTxPossible(appData->BufferSize, &txInfo) != LORAMAC_STATUS_OK)
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	785b      	ldrb	r3, [r3, #1]
 800b218:	f107 0214 	add.w	r2, r7, #20
 800b21c:	4611      	mov	r1, r2
 800b21e:	4618      	mov	r0, r3
 800b220:	f004 fc9a 	bl	800fb58 <LoRaMacQueryTxPossible>
 800b224:	4603      	mov	r3, r0
 800b226:	2b00      	cmp	r3, #0
 800b228:	d009      	beq.n	800b23e <LmHandlerSend+0xa2>
  {
    /* Send empty frame in order to flush MAC commands */
    TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800b22a:	4b46      	ldr	r3, [pc, #280]	; (800b344 <LmHandlerSend+0x1a8>)
 800b22c:	2200      	movs	r2, #0
 800b22e:	709a      	strb	r2, [r3, #2]
    mcpsReq.Type = MCPS_UNCONFIRMED;
 800b230:	2300      	movs	r3, #0
 800b232:	763b      	strb	r3, [r7, #24]
    mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800b234:	2300      	movs	r3, #0
 800b236:	623b      	str	r3, [r7, #32]
    mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800b238:	2300      	movs	r3, #0
 800b23a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800b23c:	e017      	b.n	800b26e <LmHandlerSend+0xd2>
  }
  else
  {
    TxParams.MsgType = isTxConfirmed;
 800b23e:	4a41      	ldr	r2, [pc, #260]	; (800b344 <LmHandlerSend+0x1a8>)
 800b240:	7afb      	ldrb	r3, [r7, #11]
 800b242:	7093      	strb	r3, [r2, #2]
    mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	781b      	ldrb	r3, [r3, #0]
 800b248:	773b      	strb	r3, [r7, #28]
    mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	785b      	ldrb	r3, [r3, #1]
 800b24e:	b29b      	uxth	r3, r3
 800b250:	84bb      	strh	r3, [r7, #36]	; 0x24
    mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	685b      	ldr	r3, [r3, #4]
 800b256:	623b      	str	r3, [r7, #32]
    if (isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG)
 800b258:	7afb      	ldrb	r3, [r7, #11]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d102      	bne.n	800b264 <LmHandlerSend+0xc8>
    {
      mcpsReq.Type = MCPS_UNCONFIRMED;
 800b25e:	2300      	movs	r3, #0
 800b260:	763b      	strb	r3, [r7, #24]
 800b262:	e004      	b.n	800b26e <LmHandlerSend+0xd2>
    }
    else
    {
      mcpsReq.Type = MCPS_CONFIRMED;
 800b264:	2301      	movs	r3, #1
 800b266:	763b      	strb	r3, [r7, #24]
      mcpsReq.Req.Confirmed.NbTrials = 8;
 800b268:	2308      	movs	r3, #8
 800b26a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  TxParams.AppData = *appData;
 800b26e:	4b35      	ldr	r3, [pc, #212]	; (800b344 <LmHandlerSend+0x1a8>)
 800b270:	68fa      	ldr	r2, [r7, #12]
 800b272:	330c      	adds	r3, #12
 800b274:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b278:	e883 0003 	stmia.w	r3, {r0, r1}
  TxParams.Datarate = LmHandlerParams.TxDatarate;
 800b27c:	4b30      	ldr	r3, [pc, #192]	; (800b340 <LmHandlerSend+0x1a4>)
 800b27e:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800b282:	4b30      	ldr	r3, [pc, #192]	; (800b344 <LmHandlerSend+0x1a8>)
 800b284:	711a      	strb	r2, [r3, #4]

  status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800b286:	7aba      	ldrb	r2, [r7, #10]
 800b288:	f107 0318 	add.w	r3, r7, #24
 800b28c:	4611      	mov	r1, r2
 800b28e:	4618      	mov	r0, r3
 800b290:	f005 fb64 	bl	801095c <LoRaMacMcpsRequest>
 800b294:	4603      	mov	r3, r0
 800b296:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  if (nextTxIn != NULL)
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d002      	beq.n	800b2a6 <LmHandlerSend+0x10a>
  {
    *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800b2a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	601a      	str	r2, [r3, #0]
  }

  switch(status)
 800b2a6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b2aa:	2b11      	cmp	r3, #17
 800b2ac:	d83a      	bhi.n	800b324 <LmHandlerSend+0x188>
 800b2ae:	a201      	add	r2, pc, #4	; (adr r2, 800b2b4 <LmHandlerSend+0x118>)
 800b2b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2b4:	0800b2fd 	.word	0x0800b2fd
 800b2b8:	0800b305 	.word	0x0800b305
 800b2bc:	0800b325 	.word	0x0800b325
 800b2c0:	0800b325 	.word	0x0800b325
 800b2c4:	0800b325 	.word	0x0800b325
 800b2c8:	0800b325 	.word	0x0800b325
 800b2cc:	0800b325 	.word	0x0800b325
 800b2d0:	0800b30d 	.word	0x0800b30d
 800b2d4:	0800b325 	.word	0x0800b325
 800b2d8:	0800b325 	.word	0x0800b325
 800b2dc:	0800b325 	.word	0x0800b325
 800b2e0:	0800b31d 	.word	0x0800b31d
 800b2e4:	0800b325 	.word	0x0800b325
 800b2e8:	0800b325 	.word	0x0800b325
 800b2ec:	0800b305 	.word	0x0800b305
 800b2f0:	0800b305 	.word	0x0800b305
 800b2f4:	0800b305 	.word	0x0800b305
 800b2f8:	0800b315 	.word	0x0800b315
  {
  case LORAMAC_STATUS_OK:
    lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b302:	e013      	b.n	800b32c <LmHandlerSend+0x190>
  case LORAMAC_STATUS_BUSY:
  case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
  case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
  case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
    lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800b304:	23fe      	movs	r3, #254	; 0xfe
 800b306:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b30a:	e00f      	b.n	800b32c <LmHandlerSend+0x190>
  case LORAMAC_STATUS_NO_NETWORK_JOINED:
    lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800b30c:	23fd      	movs	r3, #253	; 0xfd
 800b30e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b312:	e00b      	b.n	800b32c <LmHandlerSend+0x190>
  case LORAMAC_STATUS_CRYPTO_ERROR:
    lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800b314:	23fb      	movs	r3, #251	; 0xfb
 800b316:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b31a:	e007      	b.n	800b32c <LmHandlerSend+0x190>
  case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
    lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800b31c:	23fa      	movs	r3, #250	; 0xfa
 800b31e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b322:	e003      	b.n	800b32c <LmHandlerSend+0x190>
  case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
  case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
  case LORAMAC_STATUS_NO_CHANNEL_FOUND:
  case LORAMAC_STATUS_LENGTH_ERROR:
  default:
    lmhStatus = LORAMAC_HANDLER_ERROR;
 800b324:	23ff      	movs	r3, #255	; 0xff
 800b326:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b32a:	bf00      	nop
  }
      
  return lmhStatus;
 800b32c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b330:	4618      	mov	r0, r3
 800b332:	3730      	adds	r7, #48	; 0x30
 800b334:	46bd      	mov	sp, r7
 800b336:	bd80      	pop	{r7, pc}
 800b338:	20000160 	.word	0x20000160
 800b33c:	20000450 	.word	0x20000450
 800b340:	20000464 	.word	0x20000464
 800b344:	200004a4 	.word	0x200004a4

0800b348 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass(DeviceClass_t newClass)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b08c      	sub	sp, #48	; 0x30
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	4603      	mov	r3, r0
 800b350:	71fb      	strb	r3, [r7, #7]
  MibRequestConfirm_t mibReq;
  DeviceClass_t currentClass;
  LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800b352:	2300      	movs	r3, #0
 800b354:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800b358:	f7ff fe8a 	bl	800b070 <LmHandlerJoinStatus>
 800b35c:	4603      	mov	r3, r0
 800b35e:	2b01      	cmp	r3, #1
 800b360:	d002      	beq.n	800b368 <LmHandlerRequestClass+0x20>
  {
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800b362:	f06f 0302 	mvn.w	r3, #2
 800b366:	e059      	b.n	800b41c <LmHandlerRequestClass+0xd4>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 800b368:	2300      	movs	r3, #0
 800b36a:	723b      	strb	r3, [r7, #8]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 800b36c:	f107 0308 	add.w	r3, r7, #8
 800b370:	4618      	mov	r0, r3
 800b372:	f004 fc8b 	bl	800fc8c <LoRaMacMibGetRequestConfirm>
 800b376:	4603      	mov	r3, r0
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d002      	beq.n	800b382 <LmHandlerRequestClass+0x3a>
  {
    return LORAMAC_HANDLER_ERROR;
 800b37c:	f04f 33ff 	mov.w	r3, #4294967295
 800b380:	e04c      	b.n	800b41c <LmHandlerRequestClass+0xd4>
  }
  currentClass = mibReq.Param.Class;
 800b382:	7b3b      	ldrb	r3, [r7, #12]
 800b384:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

  /* Attempt to switch only if class update */
  if (currentClass != newClass)
 800b388:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800b38c:	79fb      	ldrb	r3, [r7, #7]
 800b38e:	429a      	cmp	r2, r3
 800b390:	d03d      	beq.n	800b40e <LmHandlerRequestClass+0xc6>
  {
    switch (newClass)
 800b392:	79fb      	ldrb	r3, [r7, #7]
 800b394:	2b02      	cmp	r3, #2
 800b396:	d020      	beq.n	800b3da <LmHandlerRequestClass+0x92>
 800b398:	2b02      	cmp	r3, #2
 800b39a:	dc3a      	bgt.n	800b412 <LmHandlerRequestClass+0xca>
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d002      	beq.n	800b3a6 <LmHandlerRequestClass+0x5e>
 800b3a0:	2b01      	cmp	r3, #1
 800b3a2:	d016      	beq.n	800b3d2 <LmHandlerRequestClass+0x8a>
          }
        }
      }
      break;
      default:
        break;
 800b3a4:	e035      	b.n	800b412 <LmHandlerRequestClass+0xca>
        if (currentClass != CLASS_A)
 800b3a6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d033      	beq.n	800b416 <LmHandlerRequestClass+0xce>
          mibReq.Param.Class = CLASS_A;
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 800b3b2:	f107 0308 	add.w	r3, r7, #8
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	f004 fe00 	bl	800ffbc <LoRaMacMibSetRequestConfirm>
 800b3bc:	4603      	mov	r3, r0
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d103      	bne.n	800b3ca <LmHandlerRequestClass+0x82>
            DisplayClassUpdate(CLASS_A);
 800b3c2:	2000      	movs	r0, #0
 800b3c4:	f000 fa64 	bl	800b890 <DisplayClassUpdate>
      break;
 800b3c8:	e025      	b.n	800b416 <LmHandlerRequestClass+0xce>
            errorStatus = LORAMAC_HANDLER_ERROR;
 800b3ca:	23ff      	movs	r3, #255	; 0xff
 800b3cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800b3d0:	e021      	b.n	800b416 <LmHandlerRequestClass+0xce>
        errorStatus = LORAMAC_HANDLER_ERROR;
 800b3d2:	23ff      	movs	r3, #255	; 0xff
 800b3d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800b3d8:	e01e      	b.n	800b418 <LmHandlerRequestClass+0xd0>
        if (currentClass != CLASS_A)
 800b3da:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d003      	beq.n	800b3ea <LmHandlerRequestClass+0xa2>
          errorStatus = LORAMAC_HANDLER_ERROR;
 800b3e2:	23ff      	movs	r3, #255	; 0xff
 800b3e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800b3e8:	e016      	b.n	800b418 <LmHandlerRequestClass+0xd0>
          mibReq.Param.Class = CLASS_C;
 800b3ea:	2302      	movs	r3, #2
 800b3ec:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 800b3ee:	f107 0308 	add.w	r3, r7, #8
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	f004 fde2 	bl	800ffbc <LoRaMacMibSetRequestConfirm>
 800b3f8:	4603      	mov	r3, r0
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d103      	bne.n	800b406 <LmHandlerRequestClass+0xbe>
            DisplayClassUpdate(CLASS_C);
 800b3fe:	2002      	movs	r0, #2
 800b400:	f000 fa46 	bl	800b890 <DisplayClassUpdate>
      break;
 800b404:	e008      	b.n	800b418 <LmHandlerRequestClass+0xd0>
            errorStatus = LORAMAC_HANDLER_ERROR;
 800b406:	23ff      	movs	r3, #255	; 0xff
 800b408:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800b40c:	e004      	b.n	800b418 <LmHandlerRequestClass+0xd0>
    }
  }
 800b40e:	bf00      	nop
 800b410:	e002      	b.n	800b418 <LmHandlerRequestClass+0xd0>
        break;
 800b412:	bf00      	nop
 800b414:	e000      	b.n	800b418 <LmHandlerRequestClass+0xd0>
      break;
 800b416:	bf00      	nop
  return errorStatus;
 800b418:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b41c:	4618      	mov	r0, r3
 800b41e:	3730      	adds	r7, #48	; 0x30
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}

0800b424 <LmHandlerPackageRegister>:

LmHandlerErrorStatus_t LmHandlerPackageRegister(uint8_t id, void *params)
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b084      	sub	sp, #16
 800b428:	af00      	add	r7, sp, #0
 800b42a:	4603      	mov	r3, r0
 800b42c:	6039      	str	r1, [r7, #0]
 800b42e:	71fb      	strb	r3, [r7, #7]
  LmhPackage_t *package = NULL;
 800b430:	2300      	movs	r3, #0
 800b432:	60fb      	str	r3, [r7, #12]
  switch (id)
 800b434:	79fb      	ldrb	r3, [r7, #7]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d103      	bne.n	800b442 <LmHandlerPackageRegister+0x1e>
  {
    case PACKAGE_ID_COMPLIANCE:
    {
      package = LmphCompliancePackageFactory();
 800b43a:	f000 fa59 	bl	800b8f0 <LmphCompliancePackageFactory>
 800b43e:	60f8      	str	r0, [r7, #12]
      break;
 800b440:	e000      	b.n	800b444 <LmHandlerPackageRegister+0x20>
    default:
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
      LmhpDataDistributionPackageRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
      break;
 800b442:	bf00      	nop
  }

  if (package != NULL)
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d022      	beq.n	800b490 <LmHandlerPackageRegister+0x6c>
  {
    LmHandlerPackages[id] = package;
 800b44a:	79fb      	ldrb	r3, [r7, #7]
 800b44c:	4913      	ldr	r1, [pc, #76]	; (800b49c <LmHandlerPackageRegister+0x78>)
 800b44e:	68fa      	ldr	r2, [r7, #12]
 800b450:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800b454:	79fb      	ldrb	r3, [r7, #7]
 800b456:	4a11      	ldr	r2, [pc, #68]	; (800b49c <LmHandlerPackageRegister+0x78>)
 800b458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b45c:	4a10      	ldr	r2, [pc, #64]	; (800b4a0 <LmHandlerPackageRegister+0x7c>)
 800b45e:	621a      	str	r2, [r3, #32]
    LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 800b460:	79fb      	ldrb	r3, [r7, #7]
 800b462:	4a0e      	ldr	r2, [pc, #56]	; (800b49c <LmHandlerPackageRegister+0x78>)
 800b464:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b468:	4a0e      	ldr	r2, [pc, #56]	; (800b4a4 <LmHandlerPackageRegister+0x80>)
 800b46a:	625a      	str	r2, [r3, #36]	; 0x24
    LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800b46c:	79fb      	ldrb	r3, [r7, #7]
 800b46e:	4a0b      	ldr	r2, [pc, #44]	; (800b49c <LmHandlerPackageRegister+0x78>)
 800b470:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b474:	4a0c      	ldr	r2, [pc, #48]	; (800b4a8 <LmHandlerPackageRegister+0x84>)
 800b476:	629a      	str	r2, [r3, #40]	; 0x28
    LmHandlerPackages[id]->Init(params, AppData.Buffer, LORAWAN_APP_DATA_BUFFER_MAX_SIZE);
 800b478:	79fb      	ldrb	r3, [r7, #7]
 800b47a:	4a08      	ldr	r2, [pc, #32]	; (800b49c <LmHandlerPackageRegister+0x78>)
 800b47c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b480:	685b      	ldr	r3, [r3, #4]
 800b482:	4a0a      	ldr	r2, [pc, #40]	; (800b4ac <LmHandlerPackageRegister+0x88>)
 800b484:	6851      	ldr	r1, [r2, #4]
 800b486:	22f2      	movs	r2, #242	; 0xf2
 800b488:	6838      	ldr	r0, [r7, #0]
 800b48a:	4798      	blx	r3

    return LORAMAC_HANDLER_SUCCESS;
 800b48c:	2300      	movs	r3, #0
 800b48e:	e001      	b.n	800b494 <LmHandlerPackageRegister+0x70>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 800b490:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800b494:	4618      	mov	r0, r3
 800b496:	3710      	adds	r7, #16
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}
 800b49c:	20000450 	.word	0x20000450
 800b4a0:	0800b0a9 	.word	0x0800b0a9
 800b4a4:	0800b19d 	.word	0x0800b19d
 800b4a8:	0800b53d 	.word	0x0800b53d
 800b4ac:	20000174 	.word	0x20000174

0800b4b0 <LmHandlerGetCurrentClass>:

int32_t LmHandlerGetCurrentClass(DeviceClass_t *deviceClass)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b08c      	sub	sp, #48	; 0x30
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  if (deviceClass == NULL)
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d102      	bne.n	800b4c4 <LmHandlerGetCurrentClass+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 800b4be:	f04f 33ff 	mov.w	r3, #4294967295
 800b4c2:	e010      	b.n	800b4e6 <LmHandlerGetCurrentClass+0x36>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 800b4c8:	f107 030c 	add.w	r3, r7, #12
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	f004 fbdd 	bl	800fc8c <LoRaMacMibGetRequestConfirm>
 800b4d2:	4603      	mov	r3, r0
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d002      	beq.n	800b4de <LmHandlerGetCurrentClass+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 800b4d8:	f04f 33ff 	mov.w	r3, #4294967295
 800b4dc:	e003      	b.n	800b4e6 <LmHandlerGetCurrentClass+0x36>
  }

  *deviceClass = mibReq.Param.Class;
 800b4de:	7c3a      	ldrb	r2, [r7, #16]
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	701a      	strb	r2, [r3, #0]
  return LORAMAC_HANDLER_SUCCESS;
 800b4e4:	2300      	movs	r3, #0
}
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	3730      	adds	r7, #48	; 0x30
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	bd80      	pop	{r7, pc}
	...

0800b4f0 <LmHandlerGetTxDatarate>:

int32_t LmHandlerGetTxDatarate(int8_t *txDatarate)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b08c      	sub	sp, #48	; 0x30
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibGet;
  if (txDatarate == NULL)
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d102      	bne.n	800b504 <LmHandlerGetTxDatarate+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 800b4fe:	f04f 33ff 	mov.w	r3, #4294967295
 800b502:	e015      	b.n	800b530 <LmHandlerGetTxDatarate+0x40>
  }

  mibGet.Type = MIB_CHANNELS_DATARATE;
 800b504:	231f      	movs	r3, #31
 800b506:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibGet) != LORAMAC_STATUS_OK)
 800b508:	f107 030c 	add.w	r3, r7, #12
 800b50c:	4618      	mov	r0, r3
 800b50e:	f004 fbbd 	bl	800fc8c <LoRaMacMibGetRequestConfirm>
 800b512:	4603      	mov	r3, r0
 800b514:	2b00      	cmp	r3, #0
 800b516:	d002      	beq.n	800b51e <LmHandlerGetTxDatarate+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 800b518:	f04f 33ff 	mov.w	r3, #4294967295
 800b51c:	e008      	b.n	800b530 <LmHandlerGetTxDatarate+0x40>
  }

  *txDatarate = mibGet.Param.ChannelsDatarate;
 800b51e:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	701a      	strb	r2, [r3, #0]
  LmHandlerParams.TxDatarate = mibGet.Param.ChannelsDatarate;
 800b526:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800b52a:	4b03      	ldr	r3, [pc, #12]	; (800b538 <LmHandlerGetTxDatarate+0x48>)
 800b52c:	70da      	strb	r2, [r3, #3]
  return LORAMAC_HANDLER_SUCCESS;
 800b52e:	2300      	movs	r3, #0
}
 800b530:	4618      	mov	r0, r3
 800b532:	3730      	adds	r7, #48	; 0x30
 800b534:	46bd      	mov	sp, r7
 800b536:	bd80      	pop	{r7, pc}
 800b538:	20000464 	.word	0x20000464

0800b53c <LmHandlerDeviceTimeReq>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

/* Private  functions ---------------------------------------------------------*/
static LmHandlerErrorStatus_t LmHandlerDeviceTimeReq(void)
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b086      	sub	sp, #24
 800b540:	af00      	add	r7, sp, #0
  LoRaMacStatus_t status;
  MlmeReq_t mlmeReq;

  mlmeReq.Type = MLME_DEVICE_TIME;
 800b542:	230a      	movs	r3, #10
 800b544:	703b      	strb	r3, [r7, #0]

  status = LoRaMacMlmeRequest(&mlmeReq);
 800b546:	463b      	mov	r3, r7
 800b548:	4618      	mov	r0, r3
 800b54a:	f005 f8c3 	bl	80106d4 <LoRaMacMlmeRequest>
 800b54e:	4603      	mov	r3, r0
 800b550:	75fb      	strb	r3, [r7, #23]

  if (status == LORAMAC_STATUS_OK)
 800b552:	7dfb      	ldrb	r3, [r7, #23]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d101      	bne.n	800b55c <LmHandlerDeviceTimeReq+0x20>
  {
    return LORAMAC_HANDLER_SUCCESS;
 800b558:	2300      	movs	r3, #0
 800b55a:	e001      	b.n	800b560 <LmHandlerDeviceTimeReq+0x24>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 800b55c:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800b560:	4618      	mov	r0, r3
 800b562:	3718      	adds	r7, #24
 800b564:	46bd      	mov	sp, r7
 800b566:	bd80      	pop	{r7, pc}

0800b568 <McpsConfirm>:
  }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

static void McpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800b568:	b580      	push	{r7, lr}
 800b56a:	b082      	sub	sp, #8
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 1;
 800b570:	4b15      	ldr	r3, [pc, #84]	; (800b5c8 <McpsConfirm+0x60>)
 800b572:	2201      	movs	r2, #1
 800b574:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mcpsConfirm->Status;
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	785a      	ldrb	r2, [r3, #1]
 800b57a:	4b13      	ldr	r3, [pc, #76]	; (800b5c8 <McpsConfirm+0x60>)
 800b57c:	705a      	strb	r2, [r3, #1]
  TxParams.Datarate = mcpsConfirm->Datarate;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	789b      	ldrb	r3, [r3, #2]
 800b582:	b25a      	sxtb	r2, r3
 800b584:	4b10      	ldr	r3, [pc, #64]	; (800b5c8 <McpsConfirm+0x60>)
 800b586:	711a      	strb	r2, [r3, #4]
  TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	68db      	ldr	r3, [r3, #12]
 800b58c:	4a0e      	ldr	r2, [pc, #56]	; (800b5c8 <McpsConfirm+0x60>)
 800b58e:	6093      	str	r3, [r2, #8]
  TxParams.TxPower = mcpsConfirm->TxPower;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800b596:	4b0c      	ldr	r3, [pc, #48]	; (800b5c8 <McpsConfirm+0x60>)
 800b598:	751a      	strb	r2, [r3, #20]
  TxParams.Channel = mcpsConfirm->Channel;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	691b      	ldr	r3, [r3, #16]
 800b59e:	b2da      	uxtb	r2, r3
 800b5a0:	4b09      	ldr	r3, [pc, #36]	; (800b5c8 <McpsConfirm+0x60>)
 800b5a2:	755a      	strb	r2, [r3, #21]
  TxParams.AckReceived = mcpsConfirm->AckReceived;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	791b      	ldrb	r3, [r3, #4]
 800b5a8:	461a      	mov	r2, r3
 800b5aa:	4b07      	ldr	r3, [pc, #28]	; (800b5c8 <McpsConfirm+0x60>)
 800b5ac:	70da      	strb	r2, [r3, #3]

  LmHandlerCallbacks.OnTxData(&TxParams);
 800b5ae:	4b07      	ldr	r3, [pc, #28]	; (800b5cc <McpsConfirm+0x64>)
 800b5b0:	691b      	ldr	r3, [r3, #16]
 800b5b2:	4805      	ldr	r0, [pc, #20]	; (800b5c8 <McpsConfirm+0x60>)
 800b5b4:	4798      	blx	r3

  LmHandlerPackagesNotify(PACKAGE_MCPS_CONFIRM, mcpsConfirm);
 800b5b6:	6879      	ldr	r1, [r7, #4]
 800b5b8:	2000      	movs	r0, #0
 800b5ba:	f000 f8ed 	bl	800b798 <LmHandlerPackagesNotify>
}
 800b5be:	bf00      	nop
 800b5c0:	3708      	adds	r7, #8
 800b5c2:	46bd      	mov	sp, r7
 800b5c4:	bd80      	pop	{r7, pc}
 800b5c6:	bf00      	nop
 800b5c8:	200004a4 	.word	0x200004a4
 800b5cc:	2000046c 	.word	0x2000046c

0800b5d0 <McpsIndication>:

static void McpsIndication(McpsIndication_t *mcpsIndication)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b088      	sub	sp, #32
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
  LmHandlerAppData_t appData;
  DeviceClass_t deviceClass;
  RxParams.IsMcpsIndication = 1;
 800b5d8:	4b2c      	ldr	r3, [pc, #176]	; (800b68c <McpsIndication+0xbc>)
 800b5da:	2201      	movs	r2, #1
 800b5dc:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mcpsIndication->Status;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	785a      	ldrb	r2, [r3, #1]
 800b5e2:	4b2a      	ldr	r3, [pc, #168]	; (800b68c <McpsIndication+0xbc>)
 800b5e4:	705a      	strb	r2, [r3, #1]

  if (RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK)
 800b5e6:	4b29      	ldr	r3, [pc, #164]	; (800b68c <McpsIndication+0xbc>)
 800b5e8:	785b      	ldrb	r3, [r3, #1]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d14a      	bne.n	800b684 <McpsIndication+0xb4>
  {
    return;
  }

  if (mcpsIndication->BufferSize > 0)
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	7b1b      	ldrb	r3, [r3, #12]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d028      	beq.n	800b648 <McpsIndication+0x78>
  {
    RxParams.Datarate = mcpsIndication->RxDatarate;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	791b      	ldrb	r3, [r3, #4]
 800b5fa:	b25a      	sxtb	r2, r3
 800b5fc:	4b23      	ldr	r3, [pc, #140]	; (800b68c <McpsIndication+0xbc>)
 800b5fe:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = mcpsIndication->Rssi;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800b606:	b25a      	sxtb	r2, r3
 800b608:	4b20      	ldr	r3, [pc, #128]	; (800b68c <McpsIndication+0xbc>)
 800b60a:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = mcpsIndication->Snr;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	f993 2010 	ldrsb.w	r2, [r3, #16]
 800b612:	4b1e      	ldr	r3, [pc, #120]	; (800b68c <McpsIndication+0xbc>)
 800b614:	711a      	strb	r2, [r3, #4]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	695b      	ldr	r3, [r3, #20]
 800b61a:	4a1c      	ldr	r2, [pc, #112]	; (800b68c <McpsIndication+0xbc>)
 800b61c:	6093      	str	r3, [r2, #8]
    RxParams.RxSlot = mcpsIndication->RxSlot;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	7c5b      	ldrb	r3, [r3, #17]
 800b622:	b25a      	sxtb	r2, r3
 800b624:	4b19      	ldr	r3, [pc, #100]	; (800b68c <McpsIndication+0xbc>)
 800b626:	731a      	strb	r2, [r3, #12]

    appData.Port = mcpsIndication->Port;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	78db      	ldrb	r3, [r3, #3]
 800b62c:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	7b1b      	ldrb	r3, [r3, #12]
 800b632:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	689b      	ldr	r3, [r3, #8]
 800b638:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks.OnRxData(&appData, &RxParams);
 800b63a:	4b15      	ldr	r3, [pc, #84]	; (800b690 <McpsIndication+0xc0>)
 800b63c:	695b      	ldr	r3, [r3, #20]
 800b63e:	f107 0218 	add.w	r2, r7, #24
 800b642:	4912      	ldr	r1, [pc, #72]	; (800b68c <McpsIndication+0xbc>)
 800b644:	4610      	mov	r0, r2
 800b646:	4798      	blx	r3
  }

  /* Call packages RxProcess function */
  LmHandlerPackagesNotify(PACKAGE_MCPS_INDICATION, mcpsIndication);
 800b648:	6879      	ldr	r1, [r7, #4]
 800b64a:	2001      	movs	r0, #1
 800b64c:	f000 f8a4 	bl	800b798 <LmHandlerPackagesNotify>
  LmHandlerGetCurrentClass(&deviceClass);
 800b650:	f107 0317 	add.w	r3, r7, #23
 800b654:	4618      	mov	r0, r3
 800b656:	f7ff ff2b 	bl	800b4b0 <LmHandlerGetCurrentClass>
  if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	795b      	ldrb	r3, [r3, #5]
 800b65e:	2b01      	cmp	r3, #1
 800b660:	d111      	bne.n	800b686 <McpsIndication+0xb6>
 800b662:	7dfb      	ldrb	r3, [r7, #23]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d10e      	bne.n	800b686 <McpsIndication+0xb6>
  {
    /* The server signals that it has pending data to be sent. */
    /* We schedule an uplink as soon as possible to flush the server. */

    /* Send an empty message */
    LmHandlerAppData_t appData =
 800b668:	2300      	movs	r3, #0
 800b66a:	733b      	strb	r3, [r7, #12]
 800b66c:	2300      	movs	r3, #0
 800b66e:	737b      	strb	r3, [r7, #13]
 800b670:	2300      	movs	r3, #0
 800b672:	613b      	str	r3, [r7, #16]
    {
      .Buffer = NULL,
      .BufferSize = 0,
      .Port = 0
    };
    LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 800b674:	f107 000c 	add.w	r0, r7, #12
 800b678:	2301      	movs	r3, #1
 800b67a:	2200      	movs	r2, #0
 800b67c:	2100      	movs	r1, #0
 800b67e:	f7ff fd8d 	bl	800b19c <LmHandlerSend>
 800b682:	e000      	b.n	800b686 <McpsIndication+0xb6>
    return;
 800b684:	bf00      	nop
  }
}
 800b686:	3720      	adds	r7, #32
 800b688:	46bd      	mov	sp, r7
 800b68a:	bd80      	pop	{r7, pc}
 800b68c:	20000164 	.word	0x20000164
 800b690:	2000046c 	.word	0x2000046c

0800b694 <MlmeConfirm>:

static void MlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 800b694:	b580      	push	{r7, lr}
 800b696:	b08c      	sub	sp, #48	; 0x30
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 0;
 800b69c:	4b20      	ldr	r3, [pc, #128]	; (800b720 <MlmeConfirm+0x8c>)
 800b69e:	2200      	movs	r2, #0
 800b6a0:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mlmeConfirm->Status;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	785a      	ldrb	r2, [r3, #1]
 800b6a6:	4b1e      	ldr	r3, [pc, #120]	; (800b720 <MlmeConfirm+0x8c>)
 800b6a8:	705a      	strb	r2, [r3, #1]

  LmHandlerPackagesNotify(PACKAGE_MLME_CONFIRM, mlmeConfirm);
 800b6aa:	6879      	ldr	r1, [r7, #4]
 800b6ac:	2002      	movs	r0, #2
 800b6ae:	f000 f873 	bl	800b798 <LmHandlerPackagesNotify>

  switch (mlmeConfirm->MlmeRequest)
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	781b      	ldrb	r3, [r3, #0]
 800b6b6:	2b0a      	cmp	r3, #10
 800b6b8:	d028      	beq.n	800b70c <MlmeConfirm+0x78>
 800b6ba:	2b0a      	cmp	r3, #10
 800b6bc:	dc28      	bgt.n	800b710 <MlmeConfirm+0x7c>
 800b6be:	2b01      	cmp	r3, #1
 800b6c0:	d002      	beq.n	800b6c8 <MlmeConfirm+0x34>
 800b6c2:	2b04      	cmp	r3, #4
 800b6c4:	d026      	beq.n	800b714 <MlmeConfirm+0x80>
      }
    }
    break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 800b6c6:	e023      	b.n	800b710 <MlmeConfirm+0x7c>
      mibReq.Type = MIB_DEV_ADDR;
 800b6c8:	2306      	movs	r3, #6
 800b6ca:	733b      	strb	r3, [r7, #12]
      LoRaMacMibGetRequestConfirm(&mibReq);
 800b6cc:	f107 030c 	add.w	r3, r7, #12
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	f004 fadb 	bl	800fc8c <LoRaMacMibGetRequestConfirm>
      CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800b6d6:	693b      	ldr	r3, [r7, #16]
 800b6d8:	4a12      	ldr	r2, [pc, #72]	; (800b724 <MlmeConfirm+0x90>)
 800b6da:	6153      	str	r3, [r2, #20]
      LmHandlerGetTxDatarate(&JoinParams.Datarate);
 800b6dc:	4812      	ldr	r0, [pc, #72]	; (800b728 <MlmeConfirm+0x94>)
 800b6de:	f7ff ff07 	bl	800b4f0 <LmHandlerGetTxDatarate>
      if (mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK)
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	785b      	ldrb	r3, [r3, #1]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d108      	bne.n	800b6fc <MlmeConfirm+0x68>
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800b6ea:	4b0f      	ldr	r3, [pc, #60]	; (800b728 <MlmeConfirm+0x94>)
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	705a      	strb	r2, [r3, #1]
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800b6f0:	4b0e      	ldr	r3, [pc, #56]	; (800b72c <MlmeConfirm+0x98>)
 800b6f2:	785b      	ldrb	r3, [r3, #1]
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	f7ff fe27 	bl	800b348 <LmHandlerRequestClass>
 800b6fa:	e002      	b.n	800b702 <MlmeConfirm+0x6e>
        JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800b6fc:	4b0a      	ldr	r3, [pc, #40]	; (800b728 <MlmeConfirm+0x94>)
 800b6fe:	22ff      	movs	r2, #255	; 0xff
 800b700:	705a      	strb	r2, [r3, #1]
      LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 800b702:	4b0b      	ldr	r3, [pc, #44]	; (800b730 <MlmeConfirm+0x9c>)
 800b704:	68db      	ldr	r3, [r3, #12]
 800b706:	4808      	ldr	r0, [pc, #32]	; (800b728 <MlmeConfirm+0x94>)
 800b708:	4798      	blx	r3
    break;
 800b70a:	e004      	b.n	800b716 <MlmeConfirm+0x82>
    break;
 800b70c:	bf00      	nop
 800b70e:	e002      	b.n	800b716 <MlmeConfirm+0x82>
      break;
 800b710:	bf00      	nop
 800b712:	e000      	b.n	800b716 <MlmeConfirm+0x82>
    break;
 800b714:	bf00      	nop
  }
}
 800b716:	bf00      	nop
 800b718:	3730      	adds	r7, #48	; 0x30
 800b71a:	46bd      	mov	sp, r7
 800b71c:	bd80      	pop	{r7, pc}
 800b71e:	bf00      	nop
 800b720:	200004a4 	.word	0x200004a4
 800b724:	2000013c 	.word	0x2000013c
 800b728:	20000160 	.word	0x20000160
 800b72c:	20000464 	.word	0x20000464
 800b730:	2000046c 	.word	0x2000046c

0800b734 <MlmeIndication>:

static void MlmeIndication(MlmeIndication_t *mlmeIndication)
{
 800b734:	b480      	push	{r7}
 800b736:	b083      	sub	sp, #12
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
  RxParams.IsMcpsIndication = 0;
 800b73c:	4b06      	ldr	r3, [pc, #24]	; (800b758 <MlmeIndication+0x24>)
 800b73e:	2200      	movs	r2, #0
 800b740:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mlmeIndication->Status;
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	785a      	ldrb	r2, [r3, #1]
 800b746:	4b04      	ldr	r3, [pc, #16]	; (800b758 <MlmeIndication+0x24>)
 800b748:	705a      	strb	r2, [r3, #1]
      }
      break;
    }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 800b74a:	bf00      	nop
  }
}
 800b74c:	bf00      	nop
 800b74e:	370c      	adds	r7, #12
 800b750:	46bd      	mov	sp, r7
 800b752:	bc80      	pop	{r7}
 800b754:	4770      	bx	lr
 800b756:	bf00      	nop
 800b758:	20000164 	.word	0x20000164

0800b75c <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized(uint8_t id)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b082      	sub	sp, #8
 800b760:	af00      	add	r7, sp, #0
 800b762:	4603      	mov	r3, r0
 800b764:	71fb      	strb	r3, [r7, #7]
  if ((id < PKG_MAX_NUMBER) && (LmHandlerPackages[id]->IsInitialized != NULL))
 800b766:	79fb      	ldrb	r3, [r7, #7]
 800b768:	2b04      	cmp	r3, #4
 800b76a:	d80e      	bhi.n	800b78a <LmHandlerPackageIsInitialized+0x2e>
 800b76c:	79fb      	ldrb	r3, [r7, #7]
 800b76e:	4a09      	ldr	r2, [pc, #36]	; (800b794 <LmHandlerPackageIsInitialized+0x38>)
 800b770:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b774:	689b      	ldr	r3, [r3, #8]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d007      	beq.n	800b78a <LmHandlerPackageIsInitialized+0x2e>
  {
    return LmHandlerPackages[id]->IsInitialized();
 800b77a:	79fb      	ldrb	r3, [r7, #7]
 800b77c:	4a05      	ldr	r2, [pc, #20]	; (800b794 <LmHandlerPackageIsInitialized+0x38>)
 800b77e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b782:	689b      	ldr	r3, [r3, #8]
 800b784:	4798      	blx	r3
 800b786:	4603      	mov	r3, r0
 800b788:	e000      	b.n	800b78c <LmHandlerPackageIsInitialized+0x30>
  }
  else
  {
    return false;
 800b78a:	2300      	movs	r3, #0
  }
}
 800b78c:	4618      	mov	r0, r3
 800b78e:	3708      	adds	r7, #8
 800b790:	46bd      	mov	sp, r7
 800b792:	bd80      	pop	{r7, pc}
 800b794:	20000450 	.word	0x20000450

0800b798 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify(PackageNotifyTypes_t notifyType, void *params)
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b084      	sub	sp, #16
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	4603      	mov	r3, r0
 800b7a0:	6039      	str	r1, [r7, #0]
 800b7a2:	71fb      	strb	r3, [r7, #7]
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	73fb      	strb	r3, [r7, #15]
 800b7a8:	e067      	b.n	800b87a <LmHandlerPackagesNotify+0xe2>
  {
    if (LmHandlerPackages[i] != NULL)
 800b7aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b7ae:	4a37      	ldr	r2, [pc, #220]	; (800b88c <LmHandlerPackagesNotify+0xf4>)
 800b7b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d051      	beq.n	800b85c <LmHandlerPackagesNotify+0xc4>
    {
      switch (notifyType)
 800b7b8:	79fb      	ldrb	r3, [r7, #7]
 800b7ba:	2b02      	cmp	r3, #2
 800b7bc:	d03d      	beq.n	800b83a <LmHandlerPackagesNotify+0xa2>
 800b7be:	2b02      	cmp	r3, #2
 800b7c0:	dc4e      	bgt.n	800b860 <LmHandlerPackagesNotify+0xc8>
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d002      	beq.n	800b7cc <LmHandlerPackagesNotify+0x34>
 800b7c6:	2b01      	cmp	r3, #1
 800b7c8:	d011      	beq.n	800b7ee <LmHandlerPackagesNotify+0x56>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
          }
          break;
        }
        default:
          break;
 800b7ca:	e049      	b.n	800b860 <LmHandlerPackagesNotify+0xc8>
          if (LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL)
 800b7cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b7d0:	4a2e      	ldr	r2, [pc, #184]	; (800b88c <LmHandlerPackagesNotify+0xf4>)
 800b7d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b7d6:	695b      	ldr	r3, [r3, #20]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d043      	beq.n	800b864 <LmHandlerPackagesNotify+0xcc>
            LmHandlerPackages[i]->OnMcpsConfirmProcess(params);
 800b7dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b7e0:	4a2a      	ldr	r2, [pc, #168]	; (800b88c <LmHandlerPackagesNotify+0xf4>)
 800b7e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b7e6:	695b      	ldr	r3, [r3, #20]
 800b7e8:	6838      	ldr	r0, [r7, #0]
 800b7ea:	4798      	blx	r3
          break;
 800b7ec:	e03a      	b.n	800b864 <LmHandlerPackagesNotify+0xcc>
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 800b7ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b7f2:	4a26      	ldr	r2, [pc, #152]	; (800b88c <LmHandlerPackagesNotify+0xf4>)
 800b7f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b7f8:	699b      	ldr	r3, [r3, #24]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d034      	beq.n	800b868 <LmHandlerPackagesNotify+0xd0>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 800b7fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b802:	4a22      	ldr	r2, [pc, #136]	; (800b88c <LmHandlerPackagesNotify+0xf4>)
 800b804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b808:	781a      	ldrb	r2, [r3, #0]
 800b80a:	683b      	ldr	r3, [r7, #0]
 800b80c:	78db      	ldrb	r3, [r3, #3]
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 800b80e:	429a      	cmp	r2, r3
 800b810:	d00a      	beq.n	800b828 <LmHandlerPackagesNotify+0x90>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 800b812:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d126      	bne.n	800b868 <LmHandlerPackagesNotify+0xd0>
               ((i == PACKAGE_ID_COMPLIANCE) && (LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning()))))
 800b81a:	4b1c      	ldr	r3, [pc, #112]	; (800b88c <LmHandlerPackagesNotify+0xf4>)
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	68db      	ldr	r3, [r3, #12]
 800b820:	4798      	blx	r3
 800b822:	4603      	mov	r3, r0
 800b824:	2b00      	cmp	r3, #0
 800b826:	d01f      	beq.n	800b868 <LmHandlerPackagesNotify+0xd0>
            LmHandlerPackages[i]->OnMcpsIndicationProcess(params);
 800b828:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b82c:	4a17      	ldr	r2, [pc, #92]	; (800b88c <LmHandlerPackagesNotify+0xf4>)
 800b82e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b832:	699b      	ldr	r3, [r3, #24]
 800b834:	6838      	ldr	r0, [r7, #0]
 800b836:	4798      	blx	r3
          break;
 800b838:	e016      	b.n	800b868 <LmHandlerPackagesNotify+0xd0>
          if (LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL)
 800b83a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b83e:	4a13      	ldr	r2, [pc, #76]	; (800b88c <LmHandlerPackagesNotify+0xf4>)
 800b840:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b844:	69db      	ldr	r3, [r3, #28]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d010      	beq.n	800b86c <LmHandlerPackagesNotify+0xd4>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
 800b84a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b84e:	4a0f      	ldr	r2, [pc, #60]	; (800b88c <LmHandlerPackagesNotify+0xf4>)
 800b850:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b854:	69db      	ldr	r3, [r3, #28]
 800b856:	6838      	ldr	r0, [r7, #0]
 800b858:	4798      	blx	r3
          break;
 800b85a:	e007      	b.n	800b86c <LmHandlerPackagesNotify+0xd4>
      }
    }
 800b85c:	bf00      	nop
 800b85e:	e006      	b.n	800b86e <LmHandlerPackagesNotify+0xd6>
          break;
 800b860:	bf00      	nop
 800b862:	e004      	b.n	800b86e <LmHandlerPackagesNotify+0xd6>
          break;
 800b864:	bf00      	nop
 800b866:	e002      	b.n	800b86e <LmHandlerPackagesNotify+0xd6>
          break;
 800b868:	bf00      	nop
 800b86a:	e000      	b.n	800b86e <LmHandlerPackagesNotify+0xd6>
          break;
 800b86c:	bf00      	nop
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800b86e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b872:	b2db      	uxtb	r3, r3
 800b874:	3301      	adds	r3, #1
 800b876:	b2db      	uxtb	r3, r3
 800b878:	73fb      	strb	r3, [r7, #15]
 800b87a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b87e:	2b04      	cmp	r3, #4
 800b880:	dd93      	ble.n	800b7aa <LmHandlerPackagesNotify+0x12>
  }
}
 800b882:	bf00      	nop
 800b884:	bf00      	nop
 800b886:	3710      	adds	r7, #16
 800b888:	46bd      	mov	sp, r7
 800b88a:	bd80      	pop	{r7, pc}
 800b88c:	20000450 	.word	0x20000450

0800b890 <DisplayClassUpdate>:

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	af02      	add	r7, sp, #8
 800b896:	4603      	mov	r3, r0
 800b898:	71fb      	strb	r3, [r7, #7]
  MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800b89a:	79fb      	ldrb	r3, [r7, #7]
 800b89c:	4a06      	ldr	r2, [pc, #24]	; (800b8b8 <DisplayClassUpdate+0x28>)
 800b89e:	5cd3      	ldrb	r3, [r2, r3]
 800b8a0:	9300      	str	r3, [sp, #0]
 800b8a2:	4b06      	ldr	r3, [pc, #24]	; (800b8bc <DisplayClassUpdate+0x2c>)
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	2100      	movs	r1, #0
 800b8a8:	2002      	movs	r0, #2
 800b8aa:	f00e fe8d 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 800b8ae:	bf00      	nop
 800b8b0:	3708      	adds	r7, #8
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	bd80      	pop	{r7, pc}
 800b8b6:	bf00      	nop
 800b8b8:	0801b200 	.word	0x0801b200
 800b8bc:	0801b1e4 	.word	0x0801b1e4

0800b8c0 <NvmCtxMgmtEvent>:
#endif /* MAX_PERSISTENT_CTX_MGMT_ENABLED == 1 */
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

/* Exported functions ---------------------------------------------------------*/
void NvmCtxMgmtEvent(LoRaMacNvmCtxModule_t module)
{
 800b8c0:	b480      	push	{r7}
 800b8c2:	b083      	sub	sp, #12
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	71fb      	strb	r3, [r7, #7]
    {
      break;
    }
  }
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800b8ca:	bf00      	nop
 800b8cc:	370c      	adds	r7, #12
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	bc80      	pop	{r7}
 800b8d2:	4770      	bx	lr

0800b8d4 <NvmCtxMgmtStore>:

NvmCtxMgmtStatus_t NvmCtxMgmtStore(void)
{
 800b8d4:	b480      	push	{r7}
 800b8d6:	af00      	add	r7, sp, #0
  /* Resume LoRaMac */
  LoRaMacStart();

  return NVMCTXMGMT_STATUS_SUCCESS;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 800b8d8:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	bc80      	pop	{r7}
 800b8e0:	4770      	bx	lr

0800b8e2 <NvmCtxMgmtRestore>:

NvmCtxMgmtStatus_t NvmCtxMgmtRestore(void)
{
 800b8e2:	b480      	push	{r7}
 800b8e4:	af00      	add	r7, sp, #0
    LoRaMacMibSetRequestConfirm(&mibReq);
  }

  return status;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 800b8e6:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	bc80      	pop	{r7}
 800b8ee:	4770      	bx	lr

0800b8f0 <LmphCompliancePackageFactory>:
  .OnDeviceTimeRequest =        NULL,                           /* To be initialized by LmHandler */
};

/* Exported functions ---------------------------------------------------------*/
LmhPackage_t *LmphCompliancePackageFactory(void)
{
 800b8f0:	b480      	push	{r7}
 800b8f2:	af00      	add	r7, sp, #0
  return &LmhpCompliancePackage;
 800b8f4:	4b02      	ldr	r3, [pc, #8]	; (800b900 <LmphCompliancePackageFactory+0x10>)
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	46bd      	mov	sp, r7
 800b8fa:	bc80      	pop	{r7}
 800b8fc:	4770      	bx	lr
 800b8fe:	bf00      	nop
 800b900:	2000017c 	.word	0x2000017c

0800b904 <LmhpComplianceInit>:

/* Private  functions ---------------------------------------------------------*/
static void LmhpComplianceInit(void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize)
{
 800b904:	b480      	push	{r7}
 800b906:	b085      	sub	sp, #20
 800b908:	af00      	add	r7, sp, #0
 800b90a:	60f8      	str	r0, [r7, #12]
 800b90c:	60b9      	str	r1, [r7, #8]
 800b90e:	4613      	mov	r3, r2
 800b910:	71fb      	strb	r3, [r7, #7]
  if ((params != NULL) && (dataBuffer != NULL))
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d00f      	beq.n	800b938 <LmhpComplianceInit+0x34>
 800b918:	68bb      	ldr	r3, [r7, #8]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d00c      	beq.n	800b938 <LmhpComplianceInit+0x34>
  {
    LmhpComplianceParams = (LmhpComplianceParams_t *)params;
 800b91e:	4a0c      	ldr	r2, [pc, #48]	; (800b950 <LmhpComplianceInit+0x4c>)
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	6013      	str	r3, [r2, #0]
    ComplianceTestState.DataBuffer = dataBuffer;
 800b924:	4a0b      	ldr	r2, [pc, #44]	; (800b954 <LmhpComplianceInit+0x50>)
 800b926:	68bb      	ldr	r3, [r7, #8]
 800b928:	6093      	str	r3, [r2, #8]
    ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800b92a:	4a0a      	ldr	r2, [pc, #40]	; (800b954 <LmhpComplianceInit+0x50>)
 800b92c:	79fb      	ldrb	r3, [r7, #7]
 800b92e:	7193      	strb	r3, [r2, #6]
    ComplianceTestState.Initialized = true;
 800b930:	4b08      	ldr	r3, [pc, #32]	; (800b954 <LmhpComplianceInit+0x50>)
 800b932:	2201      	movs	r2, #1
 800b934:	701a      	strb	r2, [r3, #0]
 800b936:	e006      	b.n	800b946 <LmhpComplianceInit+0x42>
  }
  else
  {
    LmhpComplianceParams = NULL;
 800b938:	4b05      	ldr	r3, [pc, #20]	; (800b950 <LmhpComplianceInit+0x4c>)
 800b93a:	2200      	movs	r2, #0
 800b93c:	601a      	str	r2, [r3, #0]
    ComplianceTestState.Initialized = false;
 800b93e:	4b05      	ldr	r3, [pc, #20]	; (800b954 <LmhpComplianceInit+0x50>)
 800b940:	2200      	movs	r2, #0
 800b942:	701a      	strb	r2, [r3, #0]
  }
}
 800b944:	bf00      	nop
 800b946:	bf00      	nop
 800b948:	3714      	adds	r7, #20
 800b94a:	46bd      	mov	sp, r7
 800b94c:	bc80      	pop	{r7}
 800b94e:	4770      	bx	lr
 800b950:	200005dc 	.word	0x200005dc
 800b954:	200005c8 	.word	0x200005c8

0800b958 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized(void)
{
 800b958:	b480      	push	{r7}
 800b95a:	af00      	add	r7, sp, #0
  return ComplianceTestState.Initialized;
 800b95c:	4b02      	ldr	r3, [pc, #8]	; (800b968 <LmhpComplianceIsInitialized+0x10>)
 800b95e:	781b      	ldrb	r3, [r3, #0]
}
 800b960:	4618      	mov	r0, r3
 800b962:	46bd      	mov	sp, r7
 800b964:	bc80      	pop	{r7}
 800b966:	4770      	bx	lr
 800b968:	200005c8 	.word	0x200005c8

0800b96c <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning(void)
{
 800b96c:	b480      	push	{r7}
 800b96e:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 800b970:	4b07      	ldr	r3, [pc, #28]	; (800b990 <LmhpComplianceIsRunning+0x24>)
 800b972:	781b      	ldrb	r3, [r3, #0]
 800b974:	f083 0301 	eor.w	r3, r3, #1
 800b978:	b2db      	uxtb	r3, r3
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d001      	beq.n	800b982 <LmhpComplianceIsRunning+0x16>
  {
    return false;
 800b97e:	2300      	movs	r3, #0
 800b980:	e001      	b.n	800b986 <LmhpComplianceIsRunning+0x1a>
  }

  return ComplianceTestState.IsRunning;
 800b982:	4b03      	ldr	r3, [pc, #12]	; (800b990 <LmhpComplianceIsRunning+0x24>)
 800b984:	785b      	ldrb	r3, [r3, #1]
}
 800b986:	4618      	mov	r0, r3
 800b988:	46bd      	mov	sp, r7
 800b98a:	bc80      	pop	{r7}
 800b98c:	4770      	bx	lr
 800b98e:	bf00      	nop
 800b990:	200005c8 	.word	0x200005c8

0800b994 <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800b994:	b480      	push	{r7}
 800b996:	b083      	sub	sp, #12
 800b998:	af00      	add	r7, sp, #0
 800b99a:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800b99c:	4b0f      	ldr	r3, [pc, #60]	; (800b9dc <LmhpComplianceOnMcpsConfirm+0x48>)
 800b99e:	781b      	ldrb	r3, [r3, #0]
 800b9a0:	f083 0301 	eor.w	r3, r3, #1
 800b9a4:	b2db      	uxtb	r3, r3
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d112      	bne.n	800b9d0 <LmhpComplianceOnMcpsConfirm+0x3c>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 800b9aa:	4b0c      	ldr	r3, [pc, #48]	; (800b9dc <LmhpComplianceOnMcpsConfirm+0x48>)
 800b9ac:	785b      	ldrb	r3, [r3, #1]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d00f      	beq.n	800b9d2 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	781b      	ldrb	r3, [r3, #0]
  if ((ComplianceTestState.IsRunning == true) &&
 800b9b6:	2b01      	cmp	r3, #1
 800b9b8:	d10b      	bne.n	800b9d2 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->AckReceived != 0))
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	791b      	ldrb	r3, [r3, #4]
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d007      	beq.n	800b9d2 <LmhpComplianceOnMcpsConfirm+0x3e>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 800b9c2:	4b06      	ldr	r3, [pc, #24]	; (800b9dc <LmhpComplianceOnMcpsConfirm+0x48>)
 800b9c4:	899b      	ldrh	r3, [r3, #12]
 800b9c6:	3301      	adds	r3, #1
 800b9c8:	b29a      	uxth	r2, r3
 800b9ca:	4b04      	ldr	r3, [pc, #16]	; (800b9dc <LmhpComplianceOnMcpsConfirm+0x48>)
 800b9cc:	819a      	strh	r2, [r3, #12]
 800b9ce:	e000      	b.n	800b9d2 <LmhpComplianceOnMcpsConfirm+0x3e>
    return;
 800b9d0:	bf00      	nop
  }
}
 800b9d2:	370c      	adds	r7, #12
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	bc80      	pop	{r7}
 800b9d8:	4770      	bx	lr
 800b9da:	bf00      	nop
 800b9dc:	200005c8 	.word	0x200005c8

0800b9e0 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 800b9e0:	b480      	push	{r7}
 800b9e2:	b083      	sub	sp, #12
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800b9e8:	4b0d      	ldr	r3, [pc, #52]	; (800ba20 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b9ea:	781b      	ldrb	r3, [r3, #0]
 800b9ec:	f083 0301 	eor.w	r3, r3, #1
 800b9f0:	b2db      	uxtb	r3, r3
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d10f      	bne.n	800ba16 <LmhpComplianceOnMlmeConfirm+0x36>
  {
    return;
  }

  if (mlmeConfirm->MlmeRequest == MLME_LINK_CHECK)
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	781b      	ldrb	r3, [r3, #0]
 800b9fa:	2b04      	cmp	r3, #4
 800b9fc:	d10c      	bne.n	800ba18 <LmhpComplianceOnMlmeConfirm+0x38>
  {
    ComplianceTestState.LinkCheck = true;
 800b9fe:	4b08      	ldr	r3, [pc, #32]	; (800ba20 <LmhpComplianceOnMlmeConfirm+0x40>)
 800ba00:	2201      	movs	r2, #1
 800ba02:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	7a1a      	ldrb	r2, [r3, #8]
 800ba08:	4b05      	ldr	r3, [pc, #20]	; (800ba20 <LmhpComplianceOnMlmeConfirm+0x40>)
 800ba0a:	73da      	strb	r2, [r3, #15]
    ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	7a5a      	ldrb	r2, [r3, #9]
 800ba10:	4b03      	ldr	r3, [pc, #12]	; (800ba20 <LmhpComplianceOnMlmeConfirm+0x40>)
 800ba12:	741a      	strb	r2, [r3, #16]
 800ba14:	e000      	b.n	800ba18 <LmhpComplianceOnMlmeConfirm+0x38>
    return;
 800ba16:	bf00      	nop
  }
}
 800ba18:	370c      	adds	r7, #12
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bc80      	pop	{r7}
 800ba1e:	4770      	bx	lr
 800ba20:	200005c8 	.word	0x200005c8

0800ba24 <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess(void)
{
 800ba24:	b590      	push	{r4, r7, lr}
 800ba26:	b085      	sub	sp, #20
 800ba28:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 800ba2a:	4b30      	ldr	r3, [pc, #192]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800ba2c:	781b      	ldrb	r3, [r3, #0]
 800ba2e:	f083 0301 	eor.w	r3, r3, #1
 800ba32:	b2db      	uxtb	r3, r3
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d002      	beq.n	800ba3e <LmhpComplianceTxProcess+0x1a>
  {
    return LORAMAC_HANDLER_ERROR;
 800ba38:	f04f 33ff 	mov.w	r3, #4294967295
 800ba3c:	e052      	b.n	800bae4 <LmhpComplianceTxProcess+0xc0>
  }

  if (ComplianceTestState.LinkCheck == true)
 800ba3e:	4b2b      	ldr	r3, [pc, #172]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800ba40:	7b9b      	ldrb	r3, [r3, #14]
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d019      	beq.n	800ba7a <LmhpComplianceTxProcess+0x56>
  {
    ComplianceTestState.LinkCheck = false;
 800ba46:	4b29      	ldr	r3, [pc, #164]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800ba48:	2200      	movs	r2, #0
 800ba4a:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DataBufferSize = 3;
 800ba4c:	4b27      	ldr	r3, [pc, #156]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800ba4e:	2203      	movs	r2, #3
 800ba50:	71da      	strb	r2, [r3, #7]
    ComplianceTestState.DataBuffer[0] = 5;
 800ba52:	4b26      	ldr	r3, [pc, #152]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800ba54:	689b      	ldr	r3, [r3, #8]
 800ba56:	2205      	movs	r2, #5
 800ba58:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 800ba5a:	4b24      	ldr	r3, [pc, #144]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800ba5c:	689b      	ldr	r3, [r3, #8]
 800ba5e:	3301      	adds	r3, #1
 800ba60:	4a22      	ldr	r2, [pc, #136]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800ba62:	7bd2      	ldrb	r2, [r2, #15]
 800ba64:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 800ba66:	4b21      	ldr	r3, [pc, #132]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800ba68:	689b      	ldr	r3, [r3, #8]
 800ba6a:	3302      	adds	r3, #2
 800ba6c:	4a1f      	ldr	r2, [pc, #124]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800ba6e:	7c12      	ldrb	r2, [r2, #16]
 800ba70:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.State = 1;
 800ba72:	4b1e      	ldr	r3, [pc, #120]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800ba74:	2201      	movs	r2, #1
 800ba76:	709a      	strb	r2, [r3, #2]
 800ba78:	e01c      	b.n	800bab4 <LmhpComplianceTxProcess+0x90>
  }
  else
  {
    switch (ComplianceTestState.State)
 800ba7a:	4b1c      	ldr	r3, [pc, #112]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800ba7c:	789b      	ldrb	r3, [r3, #2]
 800ba7e:	2b01      	cmp	r3, #1
 800ba80:	d005      	beq.n	800ba8e <LmhpComplianceTxProcess+0x6a>
 800ba82:	2b04      	cmp	r3, #4
 800ba84:	d116      	bne.n	800bab4 <LmhpComplianceTxProcess+0x90>
    {
      case 4:
        ComplianceTestState.State = 1;
 800ba86:	4b19      	ldr	r3, [pc, #100]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800ba88:	2201      	movs	r2, #1
 800ba8a:	709a      	strb	r2, [r3, #2]
        break;
 800ba8c:	e012      	b.n	800bab4 <LmhpComplianceTxProcess+0x90>
      case 1:
        ComplianceTestState.DataBufferSize = 2;
 800ba8e:	4b17      	ldr	r3, [pc, #92]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800ba90:	2202      	movs	r2, #2
 800ba92:	71da      	strb	r2, [r3, #7]
        ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 800ba94:	4b15      	ldr	r3, [pc, #84]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800ba96:	899b      	ldrh	r3, [r3, #12]
 800ba98:	0a1b      	lsrs	r3, r3, #8
 800ba9a:	b29a      	uxth	r2, r3
 800ba9c:	4b13      	ldr	r3, [pc, #76]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800ba9e:	689b      	ldr	r3, [r3, #8]
 800baa0:	b2d2      	uxtb	r2, r2
 800baa2:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 800baa4:	4b11      	ldr	r3, [pc, #68]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800baa6:	899a      	ldrh	r2, [r3, #12]
 800baa8:	4b10      	ldr	r3, [pc, #64]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800baaa:	689b      	ldr	r3, [r3, #8]
 800baac:	3301      	adds	r3, #1
 800baae:	b2d2      	uxtb	r2, r2
 800bab0:	701a      	strb	r2, [r3, #0]
        break;
 800bab2:	bf00      	nop
    }
  }
  LmHandlerAppData_t appData =
 800bab4:	23e0      	movs	r3, #224	; 0xe0
 800bab6:	723b      	strb	r3, [r7, #8]
  {
    .Buffer = ComplianceTestState.DataBuffer,
    .BufferSize = ComplianceTestState.DataBufferSize,
 800bab8:	4b0c      	ldr	r3, [pc, #48]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800baba:	79db      	ldrb	r3, [r3, #7]
  LmHandlerAppData_t appData =
 800babc:	727b      	strb	r3, [r7, #9]
    .Buffer = ComplianceTestState.DataBuffer,
 800babe:	4b0b      	ldr	r3, [pc, #44]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800bac0:	689b      	ldr	r3, [r3, #8]
  LmHandlerAppData_t appData =
 800bac2:	60fb      	str	r3, [r7, #12]
    .Port = COMPLIANCE_PORT
  };
  TimerTime_t nextTxIn = 0;
 800bac4:	2300      	movs	r3, #0
 800bac6:	607b      	str	r3, [r7, #4]

  /* Schedule next transmission */
  TimerStart(&ComplianceTxNextPacketTimer);
 800bac8:	4809      	ldr	r0, [pc, #36]	; (800baf0 <LmhpComplianceTxProcess+0xcc>)
 800baca:	f00e fb17 	bl	801a0fc <UTIL_TIMER_Start>

  return LmhpCompliancePackage.OnSendRequest(&appData, (LmHandlerMsgTypes_t)ComplianceTestState.IsTxConfirmed, &nextTxIn,
 800bace:	4b09      	ldr	r3, [pc, #36]	; (800baf4 <LmhpComplianceTxProcess+0xd0>)
 800bad0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800bad2:	4b06      	ldr	r3, [pc, #24]	; (800baec <LmhpComplianceTxProcess+0xc8>)
 800bad4:	791b      	ldrb	r3, [r3, #4]
 800bad6:	4619      	mov	r1, r3
 800bad8:	1d3a      	adds	r2, r7, #4
 800bada:	f107 0008 	add.w	r0, r7, #8
 800bade:	2301      	movs	r3, #1
 800bae0:	47a0      	blx	r4
 800bae2:	4603      	mov	r3, r0
                                             true);
}
 800bae4:	4618      	mov	r0, r3
 800bae6:	3714      	adds	r7, #20
 800bae8:	46bd      	mov	sp, r7
 800baea:	bd90      	pop	{r4, r7, pc}
 800baec:	200005c8 	.word	0x200005c8
 800baf0:	200005b0 	.word	0x200005b0
 800baf4:	2000017c 	.word	0x2000017c

0800baf8 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication(McpsIndication_t *mcpsIndication)
{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b0a2      	sub	sp, #136	; 0x88
 800bafc:	af02      	add	r7, sp, #8
 800bafe:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800bb00:	4bae      	ldr	r3, [pc, #696]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bb02:	781b      	ldrb	r3, [r3, #0]
 800bb04:	f083 0301 	eor.w	r3, r3, #1
 800bb08:	b2db      	uxtb	r3, r3
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	f040 81be 	bne.w	800be8c <LmhpComplianceOnMcpsIndication+0x394>
  {
    return;
  }

  if (mcpsIndication->RxData == false)
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	7b5b      	ldrb	r3, [r3, #13]
 800bb14:	f083 0301 	eor.w	r3, r3, #1
 800bb18:	b2db      	uxtb	r3, r3
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	f040 81b8 	bne.w	800be90 <LmhpComplianceOnMcpsIndication+0x398>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 800bb20:	4ba6      	ldr	r3, [pc, #664]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bb22:	785b      	ldrb	r3, [r3, #1]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d00c      	beq.n	800bb42 <LmhpComplianceOnMcpsIndication+0x4a>
      (mcpsIndication->AckReceived == 0))
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	7c9b      	ldrb	r3, [r3, #18]
 800bb2c:	f083 0301 	eor.w	r3, r3, #1
 800bb30:	b2db      	uxtb	r3, r3
  if ((ComplianceTestState.IsRunning == true) &&
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d005      	beq.n	800bb42 <LmhpComplianceOnMcpsIndication+0x4a>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 800bb36:	4ba1      	ldr	r3, [pc, #644]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bb38:	899b      	ldrh	r3, [r3, #12]
 800bb3a:	3301      	adds	r3, #1
 800bb3c:	b29a      	uxth	r2, r3
 800bb3e:	4b9f      	ldr	r3, [pc, #636]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bb40:	819a      	strh	r2, [r3, #12]
  }

  if (mcpsIndication->Port != COMPLIANCE_PORT)
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	78db      	ldrb	r3, [r3, #3]
 800bb46:	2be0      	cmp	r3, #224	; 0xe0
 800bb48:	f040 81a4 	bne.w	800be94 <LmhpComplianceOnMcpsIndication+0x39c>
  {
    return;
  }

  if (ComplianceTestState.IsRunning == false)
 800bb4c:	4b9b      	ldr	r3, [pc, #620]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bb4e:	785b      	ldrb	r3, [r3, #1]
 800bb50:	f083 0301 	eor.w	r3, r3, #1
 800bb54:	b2db      	uxtb	r3, r3
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d060      	beq.n	800bc1c <LmhpComplianceOnMcpsIndication+0x124>
  {
    /* Check compliance test enable command (i) */
    if ((mcpsIndication->BufferSize == 4) &&
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	7b1b      	ldrb	r3, [r3, #12]
 800bb5e:	2b04      	cmp	r3, #4
 800bb60:	f040 819d 	bne.w	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[0] == 0x01) &&
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	689b      	ldr	r3, [r3, #8]
 800bb68:	781b      	ldrb	r3, [r3, #0]
    if ((mcpsIndication->BufferSize == 4) &&
 800bb6a:	2b01      	cmp	r3, #1
 800bb6c:	f040 8197 	bne.w	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[1] == 0x01) &&
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	689b      	ldr	r3, [r3, #8]
 800bb74:	3301      	adds	r3, #1
 800bb76:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[0] == 0x01) &&
 800bb78:	2b01      	cmp	r3, #1
 800bb7a:	f040 8190 	bne.w	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[2] == 0x01) &&
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	689b      	ldr	r3, [r3, #8]
 800bb82:	3302      	adds	r3, #2
 800bb84:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[1] == 0x01) &&
 800bb86:	2b01      	cmp	r3, #1
 800bb88:	f040 8189 	bne.w	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[3] == 0x01))
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	689b      	ldr	r3, [r3, #8]
 800bb90:	3303      	adds	r3, #3
 800bb92:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[2] == 0x01) &&
 800bb94:	2b01      	cmp	r3, #1
 800bb96:	f040 8182 	bne.w	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
    {
      MibRequestConfirm_t mibReq;

      /* Initialize compliance test mode context */
      ComplianceTestState.IsTxConfirmed = false;
 800bb9a:	4b88      	ldr	r3, [pc, #544]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	711a      	strb	r2, [r3, #4]
      ComplianceTestState.Port = 224;
 800bba0:	4b86      	ldr	r3, [pc, #536]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bba2:	22e0      	movs	r2, #224	; 0xe0
 800bba4:	715a      	strb	r2, [r3, #5]
      ComplianceTestState.DataBufferSize = 2;
 800bba6:	4b85      	ldr	r3, [pc, #532]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bba8:	2202      	movs	r2, #2
 800bbaa:	71da      	strb	r2, [r3, #7]
      ComplianceTestState.DownLinkCounter = 0;
 800bbac:	4b83      	ldr	r3, [pc, #524]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bbae:	2200      	movs	r2, #0
 800bbb0:	819a      	strh	r2, [r3, #12]
      ComplianceTestState.LinkCheck = false;
 800bbb2:	4b82      	ldr	r3, [pc, #520]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	739a      	strb	r2, [r3, #14]
      ComplianceTestState.DemodMargin = 0;
 800bbb8:	4b80      	ldr	r3, [pc, #512]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bbba:	2200      	movs	r2, #0
 800bbbc:	73da      	strb	r2, [r3, #15]
      ComplianceTestState.NbGateways = 0;
 800bbbe:	4b7f      	ldr	r3, [pc, #508]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	741a      	strb	r2, [r3, #16]
      ComplianceTestState.IsRunning = true;
 800bbc4:	4b7d      	ldr	r3, [pc, #500]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bbc6:	2201      	movs	r2, #1
 800bbc8:	705a      	strb	r2, [r3, #1]
      ComplianceTestState.State = 1;
 800bbca:	4b7c      	ldr	r3, [pc, #496]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bbcc:	2201      	movs	r2, #1
 800bbce:	709a      	strb	r2, [r3, #2]

      /* Enable ADR while in compliance test mode */
      mibReq.Type = MIB_ADR;
 800bbd0:	2304      	movs	r3, #4
 800bbd2:	723b      	strb	r3, [r7, #8]
      mibReq.Param.AdrEnable = true;
 800bbd4:	2301      	movs	r3, #1
 800bbd6:	733b      	strb	r3, [r7, #12]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800bbd8:	f107 0308 	add.w	r3, r7, #8
 800bbdc:	4618      	mov	r0, r3
 800bbde:	f004 f9ed 	bl	800ffbc <LoRaMacMibSetRequestConfirm>

      /* Disable duty cycle enforcement while in compliance test mode */
      LoRaMacTestSetDutyCycleOn(false);
 800bbe2:	2000      	movs	r0, #0
 800bbe4:	f004 ffb8 	bl	8010b58 <LoRaMacTestSetDutyCycleOn>

      /* Stop peripherals */
      if (LmhpComplianceParams->StopPeripherals != NULL)
 800bbe8:	4b75      	ldr	r3, [pc, #468]	; (800bdc0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	685b      	ldr	r3, [r3, #4]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d003      	beq.n	800bbfa <LmhpComplianceOnMcpsIndication+0x102>
      {
        LmhpComplianceParams->StopPeripherals();
 800bbf2:	4b73      	ldr	r3, [pc, #460]	; (800bdc0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	685b      	ldr	r3, [r3, #4]
 800bbf8:	4798      	blx	r3
      }
      /* Initialize compliance protocol transmission timer */
      TimerInit(&ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent);
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	9300      	str	r3, [sp, #0]
 800bbfe:	4b71      	ldr	r3, [pc, #452]	; (800bdc4 <LmhpComplianceOnMcpsIndication+0x2cc>)
 800bc00:	2200      	movs	r2, #0
 800bc02:	f04f 31ff 	mov.w	r1, #4294967295
 800bc06:	4870      	ldr	r0, [pc, #448]	; (800bdc8 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800bc08:	f00e fa42 	bl	801a090 <UTIL_TIMER_Create>
      TimerSetValue(&ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE);
 800bc0c:	f241 3188 	movw	r1, #5000	; 0x1388
 800bc10:	486d      	ldr	r0, [pc, #436]	; (800bdc8 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800bc12:	f00e fb51 	bl	801a2b8 <UTIL_TIMER_SetPeriod>

      /* Confirm compliance test protocol activation */
      LmhpComplianceTxProcess();
 800bc16:	f7ff ff05 	bl	800ba24 <LmhpComplianceTxProcess>
 800bc1a:	e140      	b.n	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
    }
  }
  else
  {
    /* Parse compliance test protocol */
    ComplianceTestState.State = mcpsIndication->Buffer[0];
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	689b      	ldr	r3, [r3, #8]
 800bc20:	781a      	ldrb	r2, [r3, #0]
 800bc22:	4b66      	ldr	r3, [pc, #408]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bc24:	709a      	strb	r2, [r3, #2]
    switch (ComplianceTestState.State)
 800bc26:	4b65      	ldr	r3, [pc, #404]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bc28:	789b      	ldrb	r3, [r3, #2]
 800bc2a:	2b0a      	cmp	r3, #10
 800bc2c:	f200 8134 	bhi.w	800be98 <LmhpComplianceOnMcpsIndication+0x3a0>
 800bc30:	a201      	add	r2, pc, #4	; (adr r2, 800bc38 <LmhpComplianceOnMcpsIndication+0x140>)
 800bc32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc36:	bf00      	nop
 800bc38:	0800bc65 	.word	0x0800bc65
 800bc3c:	0800bcaf 	.word	0x0800bcaf
 800bc40:	0800bcb7 	.word	0x0800bcb7
 800bc44:	0800bcc5 	.word	0x0800bcc5
 800bc48:	0800bcd3 	.word	0x0800bcd3
 800bc4c:	0800bd2b 	.word	0x0800bd2b
 800bc50:	0800bd3d 	.word	0x0800bd3d
 800bc54:	0800bd8d 	.word	0x0800bd8d
 800bc58:	0800be45 	.word	0x0800be45
 800bc5c:	0800be57 	.word	0x0800be57
 800bc60:	0800be71 	.word	0x0800be71
    {
      case 0: /* Check compliance test disable command (ii) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 800bc64:	4858      	ldr	r0, [pc, #352]	; (800bdc8 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800bc66:	f00e fab7 	bl	801a1d8 <UTIL_TIMER_Stop>

        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 800bc6a:	4b54      	ldr	r3, [pc, #336]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 800bc70:	4b52      	ldr	r3, [pc, #328]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bc72:	2200      	movs	r2, #0
 800bc74:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 800bc76:	2304      	movs	r3, #4
 800bc78:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800bc7a:	4b51      	ldr	r3, [pc, #324]	; (800bdc0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	781b      	ldrb	r3, [r3, #0]
 800bc80:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800bc82:	f107 0308 	add.w	r3, r7, #8
 800bc86:	4618      	mov	r0, r3
 800bc88:	f004 f998 	bl	800ffbc <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 800bc8c:	4b4c      	ldr	r3, [pc, #304]	; (800bdc0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	785b      	ldrb	r3, [r3, #1]
 800bc92:	4618      	mov	r0, r3
 800bc94:	f004 ff60 	bl	8010b58 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 800bc98:	4b49      	ldr	r3, [pc, #292]	; (800bdc0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	689b      	ldr	r3, [r3, #8]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	f000 80fc 	beq.w	800be9c <LmhpComplianceOnMcpsIndication+0x3a4>
        {
          LmhpComplianceParams->StartPeripherals();
 800bca4:	4b46      	ldr	r3, [pc, #280]	; (800bdc0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	689b      	ldr	r3, [r3, #8]
 800bcaa:	4798      	blx	r3
        }
      }
      break;
 800bcac:	e0f6      	b.n	800be9c <LmhpComplianceOnMcpsIndication+0x3a4>
      case 1: /* (iii, iv) */
        ComplianceTestState.DataBufferSize = 2;
 800bcae:	4b43      	ldr	r3, [pc, #268]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bcb0:	2202      	movs	r2, #2
 800bcb2:	71da      	strb	r2, [r3, #7]
        break;
 800bcb4:	e0f3      	b.n	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 2: /* Enable confirmed messages (v) */
        ComplianceTestState.IsTxConfirmed = true;
 800bcb6:	4b41      	ldr	r3, [pc, #260]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bcb8:	2201      	movs	r2, #1
 800bcba:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 800bcbc:	4b3f      	ldr	r3, [pc, #252]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bcbe:	2201      	movs	r2, #1
 800bcc0:	709a      	strb	r2, [r3, #2]
        break;
 800bcc2:	e0ec      	b.n	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 3:  /* Disable confirmed messages (vi) */
        ComplianceTestState.IsTxConfirmed = false;
 800bcc4:	4b3d      	ldr	r3, [pc, #244]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 800bcca:	4b3c      	ldr	r3, [pc, #240]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bccc:	2201      	movs	r2, #1
 800bcce:	709a      	strb	r2, [r3, #2]
        break;
 800bcd0:	e0e5      	b.n	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 4: /* (vii) */
        ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	7b1a      	ldrb	r2, [r3, #12]
 800bcd6:	4b39      	ldr	r3, [pc, #228]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bcd8:	71da      	strb	r2, [r3, #7]

        ComplianceTestState.DataBuffer[0] = 4;
 800bcda:	4b38      	ldr	r3, [pc, #224]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bcdc:	689b      	ldr	r3, [r3, #8]
 800bcde:	2204      	movs	r2, #4
 800bce0:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 800bce2:	2301      	movs	r3, #1
 800bce4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800bce8:	e012      	b.n	800bd10 <LmhpComplianceOnMcpsIndication+0x218>
        {
          ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	689a      	ldr	r2, [r3, #8]
 800bcee:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800bcf2:	4413      	add	r3, r2
 800bcf4:	781a      	ldrb	r2, [r3, #0]
 800bcf6:	4b31      	ldr	r3, [pc, #196]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bcf8:	6899      	ldr	r1, [r3, #8]
 800bcfa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800bcfe:	440b      	add	r3, r1
 800bd00:	3201      	adds	r2, #1
 800bd02:	b2d2      	uxtb	r2, r2
 800bd04:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 800bd06:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800bd0a:	3301      	adds	r3, #1
 800bd0c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800bd10:	4b2a      	ldr	r3, [pc, #168]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bd12:	799a      	ldrb	r2, [r3, #6]
 800bd14:	4b29      	ldr	r3, [pc, #164]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bd16:	79db      	ldrb	r3, [r3, #7]
 800bd18:	4293      	cmp	r3, r2
 800bd1a:	bf28      	it	cs
 800bd1c:	4613      	movcs	r3, r2
 800bd1e:	b2db      	uxtb	r3, r3
 800bd20:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800bd24:	429a      	cmp	r2, r3
 800bd26:	d3e0      	bcc.n	800bcea <LmhpComplianceOnMcpsIndication+0x1f2>
        }
        break;
 800bd28:	e0b9      	b.n	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 5: /* (viii) */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_LINK_CHECK;
 800bd2a:	2304      	movs	r3, #4
 800bd2c:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

        LoRaMacMlmeRequest(&mlmeReq);
 800bd30:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800bd34:	4618      	mov	r0, r3
 800bd36:	f004 fccd 	bl	80106d4 <LoRaMacMlmeRequest>
      }
      break;
 800bd3a:	e0b0      	b.n	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 6: /* (ix) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 800bd3c:	4822      	ldr	r0, [pc, #136]	; (800bdc8 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800bd3e:	f00e fa4b 	bl	801a1d8 <UTIL_TIMER_Stop>

        /* Disable TestMode and revert back to normal operation */
        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 800bd42:	4b1e      	ldr	r3, [pc, #120]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bd44:	2200      	movs	r2, #0
 800bd46:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 800bd48:	4b1c      	ldr	r3, [pc, #112]	; (800bdbc <LmhpComplianceOnMcpsIndication+0x2c4>)
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 800bd4e:	2304      	movs	r3, #4
 800bd50:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800bd52:	4b1b      	ldr	r3, [pc, #108]	; (800bdc0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	781b      	ldrb	r3, [r3, #0]
 800bd58:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800bd5a:	f107 0308 	add.w	r3, r7, #8
 800bd5e:	4618      	mov	r0, r3
 800bd60:	f004 f92c 	bl	800ffbc <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 800bd64:	4b16      	ldr	r3, [pc, #88]	; (800bdc0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	785b      	ldrb	r3, [r3, #1]
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	f004 fef4 	bl	8010b58 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 800bd70:	4b13      	ldr	r3, [pc, #76]	; (800bdc0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	689b      	ldr	r3, [r3, #8]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d003      	beq.n	800bd82 <LmhpComplianceOnMcpsIndication+0x28a>
        {
          LmhpComplianceParams->StartPeripherals();
 800bd7a:	4b11      	ldr	r3, [pc, #68]	; (800bdc0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	689b      	ldr	r3, [r3, #8]
 800bd80:	4798      	blx	r3
        }

        LmhpCompliancePackage.OnJoinRequest(ACTIVATION_TYPE_OTAA);
 800bd82:	4b12      	ldr	r3, [pc, #72]	; (800bdcc <LmhpComplianceOnMcpsIndication+0x2d4>)
 800bd84:	6a1b      	ldr	r3, [r3, #32]
 800bd86:	2002      	movs	r0, #2
 800bd88:	4798      	blx	r3
      }
      break;
 800bd8a:	e088      	b.n	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 7: /* (x) */
      {
        MlmeReq_t mlmeReq;
        if (mcpsIndication->BufferSize == 3)
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	7b1b      	ldrb	r3, [r3, #12]
 800bd90:	2b03      	cmp	r3, #3
 800bd92:	d11d      	bne.n	800bdd0 <LmhpComplianceOnMcpsIndication+0x2d8>
        {
          mlmeReq.Type = MLME_TXCW;
 800bd94:	2305      	movs	r3, #5
 800bd96:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	689b      	ldr	r3, [r3, #8]
 800bd9e:	3301      	adds	r3, #1
 800bda0:	781b      	ldrb	r3, [r3, #0]
 800bda2:	021b      	lsls	r3, r3, #8
 800bda4:	b21a      	sxth	r2, r3
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	689b      	ldr	r3, [r3, #8]
 800bdaa:	3302      	adds	r3, #2
 800bdac:	781b      	ldrb	r3, [r3, #0]
 800bdae:	b21b      	sxth	r3, r3
 800bdb0:	4313      	orrs	r3, r2
 800bdb2:	b21b      	sxth	r3, r3
 800bdb4:	b29b      	uxth	r3, r3
 800bdb6:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 800bdba:	e03a      	b.n	800be32 <LmhpComplianceOnMcpsIndication+0x33a>
 800bdbc:	200005c8 	.word	0x200005c8
 800bdc0:	200005dc 	.word	0x200005dc
 800bdc4:	0800beb5 	.word	0x0800beb5
 800bdc8:	200005b0 	.word	0x200005b0
 800bdcc:	2000017c 	.word	0x2000017c
        }
        else if (mcpsIndication->BufferSize == 7)
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	7b1b      	ldrb	r3, [r3, #12]
 800bdd4:	2b07      	cmp	r3, #7
 800bdd6:	d12c      	bne.n	800be32 <LmhpComplianceOnMcpsIndication+0x33a>
        {
          mlmeReq.Type = MLME_TXCW_1;
 800bdd8:	2306      	movs	r3, #6
 800bdda:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	689b      	ldr	r3, [r3, #8]
 800bde2:	3301      	adds	r3, #1
 800bde4:	781b      	ldrb	r3, [r3, #0]
 800bde6:	021b      	lsls	r3, r3, #8
 800bde8:	b21a      	sxth	r2, r3
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	689b      	ldr	r3, [r3, #8]
 800bdee:	3302      	adds	r3, #2
 800bdf0:	781b      	ldrb	r3, [r3, #0]
 800bdf2:	b21b      	sxth	r3, r3
 800bdf4:	4313      	orrs	r3, r2
 800bdf6:	b21b      	sxth	r3, r3
 800bdf8:	b29b      	uxth	r3, r3
 800bdfa:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
          mlmeReq.Req.TxCw.Frequency = (uint32_t)((mcpsIndication->Buffer[3] << 16) | (mcpsIndication->Buffer[4] << 8) | mcpsIndication->Buffer[5]) * 100;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	689b      	ldr	r3, [r3, #8]
 800be02:	3303      	adds	r3, #3
 800be04:	781b      	ldrb	r3, [r3, #0]
 800be06:	041a      	lsls	r2, r3, #16
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	689b      	ldr	r3, [r3, #8]
 800be0c:	3304      	adds	r3, #4
 800be0e:	781b      	ldrb	r3, [r3, #0]
 800be10:	021b      	lsls	r3, r3, #8
 800be12:	4313      	orrs	r3, r2
 800be14:	687a      	ldr	r2, [r7, #4]
 800be16:	6892      	ldr	r2, [r2, #8]
 800be18:	3205      	adds	r2, #5
 800be1a:	7812      	ldrb	r2, [r2, #0]
 800be1c:	4313      	orrs	r3, r2
 800be1e:	461a      	mov	r2, r3
 800be20:	2364      	movs	r3, #100	; 0x64
 800be22:	fb03 f302 	mul.w	r3, r3, r2
 800be26:	65fb      	str	r3, [r7, #92]	; 0x5c
          mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	689b      	ldr	r3, [r3, #8]
 800be2c:	799b      	ldrb	r3, [r3, #6]
 800be2e:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
        }
        LoRaMacMlmeRequest(&mlmeReq);
 800be32:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800be36:	4618      	mov	r0, r3
 800be38:	f004 fc4c 	bl	80106d4 <LoRaMacMlmeRequest>
        ComplianceTestState.State = 1;
 800be3c:	4b19      	ldr	r3, [pc, #100]	; (800bea4 <LmhpComplianceOnMcpsIndication+0x3ac>)
 800be3e:	2201      	movs	r2, #1
 800be40:	709a      	strb	r2, [r3, #2]
      }
      break;
 800be42:	e02c      	b.n	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 8: /* Send DeviceTimeReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_DEVICE_TIME;
 800be44:	230a      	movs	r3, #10
 800be46:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

        LoRaMacMlmeRequest(&mlmeReq);
 800be4a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800be4e:	4618      	mov	r0, r3
 800be50:	f004 fc40 	bl	80106d4 <LoRaMacMlmeRequest>
      }
      break;
 800be54:	e023      	b.n	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 9: /* Switch end device Class */
      {
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_DEVICE_CLASS;
 800be56:	2300      	movs	r3, #0
 800be58:	723b      	strb	r3, [r7, #8]
        /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
        mibReq.Param.Class = (DeviceClass_t)mcpsIndication->Buffer[1];;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	689b      	ldr	r3, [r3, #8]
 800be5e:	3301      	adds	r3, #1
 800be60:	781b      	ldrb	r3, [r3, #0]
 800be62:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800be64:	f107 0308 	add.w	r3, r7, #8
 800be68:	4618      	mov	r0, r3
 800be6a:	f004 f8a7 	bl	800ffbc <LoRaMacMibSetRequestConfirm>
      }
      break;
 800be6e:	e016      	b.n	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 10: /* Send PingSlotInfoReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_PING_SLOT_INFO;
 800be70:	230d      	movs	r3, #13
 800be72:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	689b      	ldr	r3, [r3, #8]
 800be7a:	785b      	ldrb	r3, [r3, #1]
 800be7c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

        LoRaMacMlmeRequest(&mlmeReq);
 800be80:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800be84:	4618      	mov	r0, r3
 800be86:	f004 fc25 	bl	80106d4 <LoRaMacMlmeRequest>
      }
      break;
 800be8a:	e008      	b.n	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800be8c:	bf00      	nop
 800be8e:	e006      	b.n	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800be90:	bf00      	nop
 800be92:	e004      	b.n	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800be94:	bf00      	nop
 800be96:	e002      	b.n	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
      default:
        break;
 800be98:	bf00      	nop
 800be9a:	e000      	b.n	800be9e <LmhpComplianceOnMcpsIndication+0x3a6>
      break;
 800be9c:	bf00      	nop
    }
  }
}
 800be9e:	3780      	adds	r7, #128	; 0x80
 800bea0:	46bd      	mov	sp, r7
 800bea2:	bd80      	pop	{r7, pc}
 800bea4:	200005c8 	.word	0x200005c8

0800bea8 <LmhpComplianceProcess>:

static void LmhpComplianceProcess(void)
{
 800bea8:	b480      	push	{r7}
 800beaa:	af00      	add	r7, sp, #0
  /* Nothing to process */
}
 800beac:	bf00      	nop
 800beae:	46bd      	mov	sp, r7
 800beb0:	bc80      	pop	{r7}
 800beb2:	4770      	bx	lr

0800beb4 <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent(void *context)
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b082      	sub	sp, #8
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
  LmhpComplianceTxProcess();
 800bebc:	f7ff fdb2 	bl	800ba24 <LmhpComplianceTxProcess>
}
 800bec0:	bf00      	nop
 800bec2:	3708      	adds	r7, #8
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bd80      	pop	{r7, pc}

0800bec8 <OnRadioTxDone>:
 */
static void LoRaMacHandleIndicationEvents( void );

/* Private  functions ---------------------------------------------------------*/
static void OnRadioTxDone( void )
{
 800bec8:	b590      	push	{r4, r7, lr}
 800beca:	b083      	sub	sp, #12
 800becc:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800bece:	f00e fa9d 	bl	801a40c <UTIL_TIMER_GetCurrentTime>
 800bed2:	4603      	mov	r3, r0
 800bed4:	4a16      	ldr	r2, [pc, #88]	; (800bf30 <OnRadioTxDone+0x68>)
 800bed6:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800bed8:	4c16      	ldr	r4, [pc, #88]	; (800bf34 <OnRadioTxDone+0x6c>)
 800beda:	463b      	mov	r3, r7
 800bedc:	4618      	mov	r0, r3
 800bede:	f00d fc8d 	bl	80197fc <SysTimeGet>
 800bee2:	f504 734e 	add.w	r3, r4, #824	; 0x338
 800bee6:	463a      	mov	r2, r7
 800bee8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800beec:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800bef0:	4a11      	ldr	r2, [pc, #68]	; (800bf38 <OnRadioTxDone+0x70>)
 800bef2:	7813      	ldrb	r3, [r2, #0]
 800bef4:	f043 0310 	orr.w	r3, r3, #16
 800bef8:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800befa:	4b0e      	ldr	r3, [pc, #56]	; (800bf34 <OnRadioTxDone+0x6c>)
 800befc:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d00a      	beq.n	800bf1a <OnRadioTxDone+0x52>
 800bf04:	4b0b      	ldr	r3, [pc, #44]	; (800bf34 <OnRadioTxDone+0x6c>)
 800bf06:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bf0a:	68db      	ldr	r3, [r3, #12]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d004      	beq.n	800bf1a <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bf10:	4b08      	ldr	r3, [pc, #32]	; (800bf34 <OnRadioTxDone+0x6c>)
 800bf12:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bf16:	68db      	ldr	r3, [r3, #12]
 800bf18:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800bf1a:	4b08      	ldr	r3, [pc, #32]	; (800bf3c <OnRadioTxDone+0x74>)
 800bf1c:	2201      	movs	r2, #1
 800bf1e:	2100      	movs	r1, #0
 800bf20:	2002      	movs	r0, #2
 800bf22:	f00e fb51 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 800bf26:	bf00      	nop
 800bf28:	370c      	adds	r7, #12
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	bd90      	pop	{r4, r7, pc}
 800bf2e:	bf00      	nop
 800bf30:	200018d4 	.word	0x200018d4
 800bf34:	200005e0 	.word	0x200005e0
 800bf38:	20000c10 	.word	0x20000c10
 800bf3c:	0801b204 	.word	0x0801b204

0800bf40 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800bf40:	b580      	push	{r7, lr}
 800bf42:	b084      	sub	sp, #16
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	60f8      	str	r0, [r7, #12]
 800bf48:	4608      	mov	r0, r1
 800bf4a:	4611      	mov	r1, r2
 800bf4c:	461a      	mov	r2, r3
 800bf4e:	4603      	mov	r3, r0
 800bf50:	817b      	strh	r3, [r7, #10]
 800bf52:	460b      	mov	r3, r1
 800bf54:	813b      	strh	r3, [r7, #8]
 800bf56:	4613      	mov	r3, r2
 800bf58:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800bf5a:	f00e fa57 	bl	801a40c <UTIL_TIMER_GetCurrentTime>
 800bf5e:	4603      	mov	r3, r0
 800bf60:	4a16      	ldr	r2, [pc, #88]	; (800bfbc <OnRadioRxDone+0x7c>)
 800bf62:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800bf64:	4a15      	ldr	r2, [pc, #84]	; (800bfbc <OnRadioRxDone+0x7c>)
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800bf6a:	4a14      	ldr	r2, [pc, #80]	; (800bfbc <OnRadioRxDone+0x7c>)
 800bf6c:	897b      	ldrh	r3, [r7, #10]
 800bf6e:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800bf70:	4a12      	ldr	r2, [pc, #72]	; (800bfbc <OnRadioRxDone+0x7c>)
 800bf72:	893b      	ldrh	r3, [r7, #8]
 800bf74:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800bf76:	4a11      	ldr	r2, [pc, #68]	; (800bfbc <OnRadioRxDone+0x7c>)
 800bf78:	79fb      	ldrb	r3, [r7, #7]
 800bf7a:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800bf7c:	4a10      	ldr	r2, [pc, #64]	; (800bfc0 <OnRadioRxDone+0x80>)
 800bf7e:	7813      	ldrb	r3, [r2, #0]
 800bf80:	f043 0308 	orr.w	r3, r3, #8
 800bf84:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800bf86:	4b0f      	ldr	r3, [pc, #60]	; (800bfc4 <OnRadioRxDone+0x84>)
 800bf88:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d00a      	beq.n	800bfa6 <OnRadioRxDone+0x66>
 800bf90:	4b0c      	ldr	r3, [pc, #48]	; (800bfc4 <OnRadioRxDone+0x84>)
 800bf92:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bf96:	68db      	ldr	r3, [r3, #12]
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d004      	beq.n	800bfa6 <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bf9c:	4b09      	ldr	r3, [pc, #36]	; (800bfc4 <OnRadioRxDone+0x84>)
 800bf9e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bfa2:	68db      	ldr	r3, [r3, #12]
 800bfa4:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800bfa6:	4b08      	ldr	r3, [pc, #32]	; (800bfc8 <OnRadioRxDone+0x88>)
 800bfa8:	2201      	movs	r2, #1
 800bfaa:	2100      	movs	r1, #0
 800bfac:	2002      	movs	r0, #2
 800bfae:	f00e fb0b 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 800bfb2:	bf00      	nop
 800bfb4:	3710      	adds	r7, #16
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	bd80      	pop	{r7, pc}
 800bfba:	bf00      	nop
 800bfbc:	200018d8 	.word	0x200018d8
 800bfc0:	20000c10 	.word	0x20000c10
 800bfc4:	200005e0 	.word	0x200005e0
 800bfc8:	0801b214 	.word	0x0801b214

0800bfcc <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800bfd0:	4a0e      	ldr	r2, [pc, #56]	; (800c00c <OnRadioTxTimeout+0x40>)
 800bfd2:	7813      	ldrb	r3, [r2, #0]
 800bfd4:	f043 0304 	orr.w	r3, r3, #4
 800bfd8:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800bfda:	4b0d      	ldr	r3, [pc, #52]	; (800c010 <OnRadioTxTimeout+0x44>)
 800bfdc:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d00a      	beq.n	800bffa <OnRadioTxTimeout+0x2e>
 800bfe4:	4b0a      	ldr	r3, [pc, #40]	; (800c010 <OnRadioTxTimeout+0x44>)
 800bfe6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bfea:	68db      	ldr	r3, [r3, #12]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d004      	beq.n	800bffa <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bff0:	4b07      	ldr	r3, [pc, #28]	; (800c010 <OnRadioTxTimeout+0x44>)
 800bff2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bff6:	68db      	ldr	r3, [r3, #12]
 800bff8:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800bffa:	4b06      	ldr	r3, [pc, #24]	; (800c014 <OnRadioTxTimeout+0x48>)
 800bffc:	2201      	movs	r2, #1
 800bffe:	2100      	movs	r1, #0
 800c000:	2002      	movs	r0, #2
 800c002:	f00e fae1 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 800c006:	bf00      	nop
 800c008:	bd80      	pop	{r7, pc}
 800c00a:	bf00      	nop
 800c00c:	20000c10 	.word	0x20000c10
 800c010:	200005e0 	.word	0x200005e0
 800c014:	0801b224 	.word	0x0801b224

0800c018 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800c01c:	4a0b      	ldr	r2, [pc, #44]	; (800c04c <OnRadioRxError+0x34>)
 800c01e:	7813      	ldrb	r3, [r2, #0]
 800c020:	f043 0302 	orr.w	r3, r3, #2
 800c024:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800c026:	4b0a      	ldr	r3, [pc, #40]	; (800c050 <OnRadioRxError+0x38>)
 800c028:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d00a      	beq.n	800c046 <OnRadioRxError+0x2e>
 800c030:	4b07      	ldr	r3, [pc, #28]	; (800c050 <OnRadioRxError+0x38>)
 800c032:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c036:	68db      	ldr	r3, [r3, #12]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d004      	beq.n	800c046 <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800c03c:	4b04      	ldr	r3, [pc, #16]	; (800c050 <OnRadioRxError+0x38>)
 800c03e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c042:	68db      	ldr	r3, [r3, #12]
 800c044:	4798      	blx	r3
    }
}
 800c046:	bf00      	nop
 800c048:	bd80      	pop	{r7, pc}
 800c04a:	bf00      	nop
 800c04c:	20000c10 	.word	0x20000c10
 800c050:	200005e0 	.word	0x200005e0

0800c054 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800c054:	b580      	push	{r7, lr}
 800c056:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800c058:	4a0e      	ldr	r2, [pc, #56]	; (800c094 <OnRadioRxTimeout+0x40>)
 800c05a:	7813      	ldrb	r3, [r2, #0]
 800c05c:	f043 0301 	orr.w	r3, r3, #1
 800c060:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800c062:	4b0d      	ldr	r3, [pc, #52]	; (800c098 <OnRadioRxTimeout+0x44>)
 800c064:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d00a      	beq.n	800c082 <OnRadioRxTimeout+0x2e>
 800c06c:	4b0a      	ldr	r3, [pc, #40]	; (800c098 <OnRadioRxTimeout+0x44>)
 800c06e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c072:	68db      	ldr	r3, [r3, #12]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d004      	beq.n	800c082 <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800c078:	4b07      	ldr	r3, [pc, #28]	; (800c098 <OnRadioRxTimeout+0x44>)
 800c07a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c07e:	68db      	ldr	r3, [r3, #12]
 800c080:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800c082:	4b06      	ldr	r3, [pc, #24]	; (800c09c <OnRadioRxTimeout+0x48>)
 800c084:	2201      	movs	r2, #1
 800c086:	2100      	movs	r1, #0
 800c088:	2002      	movs	r0, #2
 800c08a:	f00e fa9d 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 800c08e:	bf00      	nop
 800c090:	bd80      	pop	{r7, pc}
 800c092:	bf00      	nop
 800c094:	20000c10 	.word	0x20000c10
 800c098:	200005e0 	.word	0x200005e0
 800c09c:	0801b234 	.word	0x0801b234

0800c0a0 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800c0a0:	b480      	push	{r7}
 800c0a2:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800c0a4:	4b09      	ldr	r3, [pc, #36]	; (800c0cc <UpdateRxSlotIdleState+0x2c>)
 800c0a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c0aa:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c0ae:	2b02      	cmp	r3, #2
 800c0b0:	d004      	beq.n	800c0bc <UpdateRxSlotIdleState+0x1c>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800c0b2:	4b06      	ldr	r3, [pc, #24]	; (800c0cc <UpdateRxSlotIdleState+0x2c>)
 800c0b4:	2206      	movs	r2, #6
 800c0b6:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800c0ba:	e003      	b.n	800c0c4 <UpdateRxSlotIdleState+0x24>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800c0bc:	4b03      	ldr	r3, [pc, #12]	; (800c0cc <UpdateRxSlotIdleState+0x2c>)
 800c0be:	2202      	movs	r2, #2
 800c0c0:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
}
 800c0c4:	bf00      	nop
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	bc80      	pop	{r7}
 800c0ca:	4770      	bx	lr
 800c0cc:	200005e0 	.word	0x200005e0

0800c0d0 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	b08e      	sub	sp, #56	; 0x38
 800c0d4:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800c0d6:	4b4b      	ldr	r3, [pc, #300]	; (800c204 <ProcessRadioTxDone+0x134>)
 800c0d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c0dc:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c0e0:	2b02      	cmp	r3, #2
 800c0e2:	d002      	beq.n	800c0ea <ProcessRadioTxDone+0x1a>
    {
        Radio.Sleep( );
 800c0e4:	4b48      	ldr	r3, [pc, #288]	; (800c208 <ProcessRadioTxDone+0x138>)
 800c0e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0e8:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 800c0ea:	4b46      	ldr	r3, [pc, #280]	; (800c204 <ProcessRadioTxDone+0x134>)
 800c0ec:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 800c0f0:	4619      	mov	r1, r3
 800c0f2:	4846      	ldr	r0, [pc, #280]	; (800c20c <ProcessRadioTxDone+0x13c>)
 800c0f4:	f00e f8e0 	bl	801a2b8 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800c0f8:	4844      	ldr	r0, [pc, #272]	; (800c20c <ProcessRadioTxDone+0x13c>)
 800c0fa:	f00d ffff 	bl	801a0fc <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 800c0fe:	4b41      	ldr	r3, [pc, #260]	; (800c204 <ProcessRadioTxDone+0x134>)
 800c100:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800c104:	4619      	mov	r1, r3
 800c106:	4842      	ldr	r0, [pc, #264]	; (800c210 <ProcessRadioTxDone+0x140>)
 800c108:	f00e f8d6 	bl	801a2b8 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800c10c:	4840      	ldr	r0, [pc, #256]	; (800c210 <ProcessRadioTxDone+0x140>)
 800c10e:	f00d fff5 	bl	801a0fc <UTIL_TIMER_Start>

    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 800c112:	4b3c      	ldr	r3, [pc, #240]	; (800c204 <ProcessRadioTxDone+0x134>)
 800c114:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c118:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c11c:	2b02      	cmp	r3, #2
 800c11e:	d004      	beq.n	800c12a <ProcessRadioTxDone+0x5a>
 800c120:	4b38      	ldr	r3, [pc, #224]	; (800c204 <ProcessRadioTxDone+0x134>)
 800c122:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c126:	2b00      	cmp	r3, #0
 800c128:	d01a      	beq.n	800c160 <ProcessRadioTxDone+0x90>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 800c12a:	2316      	movs	r3, #22
 800c12c:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800c130:	4b34      	ldr	r3, [pc, #208]	; (800c204 <ProcessRadioTxDone+0x134>)
 800c132:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c136:	781b      	ldrb	r3, [r3, #0]
 800c138:	f107 0220 	add.w	r2, r7, #32
 800c13c:	4611      	mov	r1, r2
 800c13e:	4618      	mov	r0, r3
 800c140:	f006 fe05 	bl	8012d4e <RegionGetPhyParam>
 800c144:	4603      	mov	r3, r0
 800c146:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800c148:	4b2e      	ldr	r3, [pc, #184]	; (800c204 <ProcessRadioTxDone+0x134>)
 800c14a:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 800c14e:	69fb      	ldr	r3, [r7, #28]
 800c150:	4413      	add	r3, r2
 800c152:	4619      	mov	r1, r3
 800c154:	482f      	ldr	r0, [pc, #188]	; (800c214 <ProcessRadioTxDone+0x144>)
 800c156:	f00e f8af 	bl	801a2b8 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 800c15a:	482e      	ldr	r0, [pc, #184]	; (800c214 <ProcessRadioTxDone+0x144>)
 800c15c:	f00d ffce 	bl	801a0fc <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 800c160:	4b28      	ldr	r3, [pc, #160]	; (800c204 <ProcessRadioTxDone+0x134>)
 800c162:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c166:	4a2c      	ldr	r2, [pc, #176]	; (800c218 <ProcessRadioTxDone+0x148>)
 800c168:	6812      	ldr	r2, [r2, #0]
 800c16a:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800c16e:	4b25      	ldr	r3, [pc, #148]	; (800c204 <ProcessRadioTxDone+0x134>)
 800c170:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800c174:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800c176:	4b28      	ldr	r3, [pc, #160]	; (800c218 <ProcessRadioTxDone+0x148>)
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 800c17c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800c180:	4618      	mov	r0, r3
 800c182:	f00d fb73 	bl	801986c <SysTimeGetMcuTime>
 800c186:	4b1f      	ldr	r3, [pc, #124]	; (800c204 <ProcessRadioTxDone+0x134>)
 800c188:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c18c:	4638      	mov	r0, r7
 800c18e:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 800c192:	9200      	str	r2, [sp, #0]
 800c194:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800c198:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800c19c:	ca06      	ldmia	r2, {r1, r2}
 800c19e:	f00d fac6 	bl	801972e <SysTimeSub>
 800c1a2:	f107 0314 	add.w	r3, r7, #20
 800c1a6:	463a      	mov	r2, r7
 800c1a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c1ac:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800c1b0:	4b14      	ldr	r3, [pc, #80]	; (800c204 <ProcessRadioTxDone+0x134>)
 800c1b2:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800c1b6:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	727b      	strb	r3, [r7, #9]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800c1bc:	4b11      	ldr	r3, [pc, #68]	; (800c204 <ProcessRadioTxDone+0x134>)
 800c1be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c1c2:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d101      	bne.n	800c1ce <ProcessRadioTxDone+0xfe>
    {
        txDone.Joined  = false;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 800c1ce:	4b0d      	ldr	r3, [pc, #52]	; (800c204 <ProcessRadioTxDone+0x134>)
 800c1d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c1d4:	781b      	ldrb	r3, [r3, #0]
 800c1d6:	f107 0208 	add.w	r2, r7, #8
 800c1da:	4611      	mov	r1, r2
 800c1dc:	4618      	mov	r0, r3
 800c1de:	f006 fdd8 	bl	8012d92 <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 800c1e2:	4b08      	ldr	r3, [pc, #32]	; (800c204 <ProcessRadioTxDone+0x134>)
 800c1e4:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c1e8:	f083 0301 	eor.w	r3, r3, #1
 800c1ec:	b2db      	uxtb	r3, r3
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d003      	beq.n	800c1fa <ProcessRadioTxDone+0x12a>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c1f2:	4b04      	ldr	r3, [pc, #16]	; (800c204 <ProcessRadioTxDone+0x134>)
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    }
}
 800c1fa:	bf00      	nop
 800c1fc:	3730      	adds	r7, #48	; 0x30
 800c1fe:	46bd      	mov	sp, r7
 800c200:	bd80      	pop	{r7, pc}
 800c202:	bf00      	nop
 800c204:	200005e0 	.word	0x200005e0
 800c208:	0801b97c 	.word	0x0801b97c
 800c20c:	20000960 	.word	0x20000960
 800c210:	20000978 	.word	0x20000978
 800c214:	200009d8 	.word	0x200009d8
 800c218:	200018d4 	.word	0x200018d4

0800c21c <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800c21c:	b580      	push	{r7, lr}
 800c21e:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800c220:	4b10      	ldr	r3, [pc, #64]	; (800c264 <PrepareRxDoneAbort+0x48>)
 800c222:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800c226:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c22a:	4a0e      	ldr	r2, [pc, #56]	; (800c264 <PrepareRxDoneAbort+0x48>)
 800c22c:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 800c230:	4b0c      	ldr	r3, [pc, #48]	; (800c264 <PrepareRxDoneAbort+0x48>)
 800c232:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c236:	2b00      	cmp	r3, #0
 800c238:	d002      	beq.n	800c240 <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 800c23a:	2000      	movs	r0, #0
 800c23c:	f001 f846 	bl	800d2cc <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800c240:	4a08      	ldr	r2, [pc, #32]	; (800c264 <PrepareRxDoneAbort+0x48>)
 800c242:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c246:	f043 0302 	orr.w	r3, r3, #2
 800c24a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 800c24e:	4a05      	ldr	r2, [pc, #20]	; (800c264 <PrepareRxDoneAbort+0x48>)
 800c250:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c254:	f043 0320 	orr.w	r3, r3, #32
 800c258:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800c25c:	f7ff ff20 	bl	800c0a0 <UpdateRxSlotIdleState>
}
 800c260:	bf00      	nop
 800c262:	bd80      	pop	{r7, pc}
 800c264:	200005e0 	.word	0x200005e0

0800c268 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800c268:	b5b0      	push	{r4, r5, r7, lr}
 800c26a:	b0a6      	sub	sp, #152	; 0x98
 800c26c:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800c26e:	2313      	movs	r3, #19
 800c270:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800c274:	4bcb      	ldr	r3, [pc, #812]	; (800c5a4 <ProcessRadioRxDone+0x33c>)
 800c276:	685b      	ldr	r3, [r3, #4]
 800c278:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t size = RxDoneParams.Size;
 800c27a:	4bca      	ldr	r3, [pc, #808]	; (800c5a4 <ProcessRadioRxDone+0x33c>)
 800c27c:	891b      	ldrh	r3, [r3, #8]
 800c27e:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 800c282:	4bc8      	ldr	r3, [pc, #800]	; (800c5a4 <ProcessRadioRxDone+0x33c>)
 800c284:	895b      	ldrh	r3, [r3, #10]
 800c286:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
    int8_t snr = RxDoneParams.Snr;
 800c28a:	4bc6      	ldr	r3, [pc, #792]	; (800c5a4 <ProcessRadioRxDone+0x33c>)
 800c28c:	7b1b      	ldrb	r3, [r3, #12]
 800c28e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    uint8_t pktHeaderLen = 0;
 800c292:	2300      	movs	r3, #0
 800c294:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    uint32_t downLinkCounter = 0;
 800c298:	2300      	movs	r3, #0
 800c29a:	607b      	str	r3, [r7, #4]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 800c29c:	4bc2      	ldr	r3, [pc, #776]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c29e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c2a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c2a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t multicast = 0;
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800c2ae:	2301      	movs	r3, #1
 800c2b0:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 800c2b4:	4bbc      	ldr	r3, [pc, #752]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    MacCtx.McpsIndication.Rssi = rssi;
 800c2bc:	4aba      	ldr	r2, [pc, #744]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c2be:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800c2c2:	f8a2 342a 	strh.w	r3, [r2, #1066]	; 0x42a
    MacCtx.McpsIndication.Snr = snr;
 800c2c6:	4ab8      	ldr	r2, [pc, #736]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c2c8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800c2cc:	f882 342c 	strb.w	r3, [r2, #1068]	; 0x42c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 800c2d0:	4bb5      	ldr	r3, [pc, #724]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c2d2:	f893 2480 	ldrb.w	r2, [r3, #1152]	; 0x480
 800c2d6:	4bb4      	ldr	r3, [pc, #720]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c2d8:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
    MacCtx.McpsIndication.Port = 0;
 800c2dc:	4bb2      	ldr	r3, [pc, #712]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c2de:	2200      	movs	r2, #0
 800c2e0:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 800c2e4:	4bb0      	ldr	r3, [pc, #704]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 800c2ec:	4bae      	ldr	r3, [pc, #696]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 800c2f4:	4bac      	ldr	r3, [pc, #688]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 800c2fc:	4baa      	ldr	r3, [pc, #680]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c2fe:	2200      	movs	r2, #0
 800c300:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.RxData = false;
 800c304:	4ba8      	ldr	r3, [pc, #672]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c306:	2200      	movs	r2, #0
 800c308:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.AckReceived = false;
 800c30c:	4ba6      	ldr	r3, [pc, #664]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c30e:	2200      	movs	r2, #0
 800c310:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800c314:	4ba4      	ldr	r3, [pc, #656]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c316:	2200      	movs	r2, #0
 800c318:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800c31c:	4ba2      	ldr	r3, [pc, #648]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c31e:	2200      	movs	r2, #0
 800c320:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 800c324:	4ba0      	ldr	r3, [pc, #640]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c326:	2200      	movs	r2, #0
 800c328:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800c32c:	4b9e      	ldr	r3, [pc, #632]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c32e:	2200      	movs	r2, #0
 800c330:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438

    Radio.Sleep( );
 800c334:	4b9d      	ldr	r3, [pc, #628]	; (800c5ac <ProcessRadioRxDone+0x344>)
 800c336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c338:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 800c33a:	489d      	ldr	r0, [pc, #628]	; (800c5b0 <ProcessRadioRxDone+0x348>)
 800c33c:	f00d ff4c 	bl	801a1d8 <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800c340:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c344:	4619      	mov	r1, r3
 800c346:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800c348:	f004 fd4e 	bl	8010de8 <LoRaMacClassBRxBeacon>
 800c34c:	4603      	mov	r3, r0
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d00b      	beq.n	800c36a <ProcessRadioRxDone+0x102>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800c352:	4a95      	ldr	r2, [pc, #596]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c354:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800c358:	f8a2 3476 	strh.w	r3, [r2, #1142]	; 0x476
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800c35c:	4a92      	ldr	r2, [pc, #584]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c35e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800c362:	f882 3478 	strb.w	r3, [r2, #1144]	; 0x478
        return;
 800c366:	f000 bc09 	b.w	800cb7c <ProcessRadioRxDone+0x914>
    }
    // Check if we expect a ping or a multicast slot.
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800c36a:	4b8f      	ldr	r3, [pc, #572]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c36c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c370:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c374:	2b01      	cmp	r3, #1
 800c376:	d11e      	bne.n	800c3b6 <ProcessRadioRxDone+0x14e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800c378:	f004 fd49 	bl	8010e0e <LoRaMacClassBIsPingExpected>
 800c37c:	4603      	mov	r3, r0
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d00a      	beq.n	800c398 <ProcessRadioRxDone+0x130>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c382:	2000      	movs	r0, #0
 800c384:	f004 fcfa 	bl	8010d7c <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800c388:	2000      	movs	r0, #0
 800c38a:	f004 fd1b 	bl	8010dc4 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800c38e:	4b86      	ldr	r3, [pc, #536]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c390:	2204      	movs	r2, #4
 800c392:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
 800c396:	e00e      	b.n	800c3b6 <ProcessRadioRxDone+0x14e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800c398:	f004 fd40 	bl	8010e1c <LoRaMacClassBIsMulticastExpected>
 800c39c:	4603      	mov	r3, r0
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d009      	beq.n	800c3b6 <ProcessRadioRxDone+0x14e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c3a2:	2000      	movs	r0, #0
 800c3a4:	f004 fcf4 	bl	8010d90 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800c3a8:	2000      	movs	r0, #0
 800c3aa:	f004 fd14 	bl	8010dd6 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800c3ae:	4b7e      	ldr	r3, [pc, #504]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c3b0:	2205      	movs	r2, #5
 800c3b2:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 800c3b6:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c3ba:	1c5a      	adds	r2, r3, #1
 800c3bc:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
 800c3c0:	461a      	mov	r2, r3
 800c3c2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c3c4:	4413      	add	r3, r2
 800c3c6:	781b      	ldrb	r3, [r3, #0]
 800c3c8:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

    switch( macHdr.Bits.MType )
 800c3cc:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800c3d0:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800c3d4:	b2db      	uxtb	r3, r3
 800c3d6:	3b01      	subs	r3, #1
 800c3d8:	2b06      	cmp	r3, #6
 800c3da:	f200 83a6 	bhi.w	800cb2a <ProcessRadioRxDone+0x8c2>
 800c3de:	a201      	add	r2, pc, #4	; (adr r2, 800c3e4 <ProcessRadioRxDone+0x17c>)
 800c3e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3e4:	0800c401 	.word	0x0800c401
 800c3e8:	0800cb2b 	.word	0x0800cb2b
 800c3ec:	0800c5bd 	.word	0x0800c5bd
 800c3f0:	0800cb2b 	.word	0x0800cb2b
 800c3f4:	0800c5b5 	.word	0x0800c5b5
 800c3f8:	0800cb2b 	.word	0x0800cb2b
 800c3fc:	0800cad1 	.word	0x0800cad1
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800c400:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c404:	2b10      	cmp	r3, #16
 800c406:	d806      	bhi.n	800c416 <ProcessRadioRxDone+0x1ae>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c408:	4b67      	ldr	r3, [pc, #412]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c40a:	2201      	movs	r2, #1
 800c40c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c410:	f7ff ff04 	bl	800c21c <PrepareRxDoneAbort>
                return;
 800c414:	e3b2      	b.n	800cb7c <ProcessRadioRxDone+0x914>
            }
            macMsgJoinAccept.Buffer = payload;
 800c416:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c418:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 800c41a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c41e:	b2db      	uxtb	r3, r3
 800c420:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 800c422:	4b61      	ldr	r3, [pc, #388]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c424:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c428:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d006      	beq.n	800c43e <ProcessRadioRxDone+0x1d6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c430:	4b5d      	ldr	r3, [pc, #372]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c432:	2201      	movs	r2, #1
 800c434:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c438:	f7ff fef0 	bl	800c21c <PrepareRxDoneAbort>
                return;
 800c43c:	e39e      	b.n	800cb7c <ProcessRadioRxDone+0x914>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 800c43e:	f7fe fc9d 	bl	800ad7c <SecureElementGetJoinEui>
 800c442:	4601      	mov	r1, r0
 800c444:	f107 0308 	add.w	r3, r7, #8
 800c448:	461a      	mov	r2, r3
 800c44a:	20ff      	movs	r0, #255	; 0xff
 800c44c:	f005 ff14 	bl	8012278 <LoRaMacCryptoHandleJoinAccept>
 800c450:	4603      	mov	r3, r0
 800c452:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800c456:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	f040 8095 	bne.w	800c58a <ProcessRadioRxDone+0x322>
            {
                // Network ID
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800c460:	7c7a      	ldrb	r2, [r7, #17]
 800c462:	4b51      	ldr	r3, [pc, #324]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c464:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c468:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800c46a:	4b4f      	ldr	r3, [pc, #316]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c46c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c470:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800c472:	7cbb      	ldrb	r3, [r7, #18]
 800c474:	021a      	lsls	r2, r3, #8
 800c476:	4b4c      	ldr	r3, [pc, #304]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c478:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c47c:	430a      	orrs	r2, r1
 800c47e:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800c480:	4b49      	ldr	r3, [pc, #292]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c482:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c486:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800c488:	7cfb      	ldrb	r3, [r7, #19]
 800c48a:	041a      	lsls	r2, r3, #16
 800c48c:	4b46      	ldr	r3, [pc, #280]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c48e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c492:	430a      	orrs	r2, r1
 800c494:	649a      	str	r2, [r3, #72]	; 0x48

                // Device Address
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 800c496:	4b44      	ldr	r3, [pc, #272]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c498:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c49c:	697a      	ldr	r2, [r7, #20]
 800c49e:	64da      	str	r2, [r3, #76]	; 0x4c

                // DLSettings
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800c4a0:	7e3b      	ldrb	r3, [r7, #24]
 800c4a2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800c4a6:	b2da      	uxtb	r2, r3
 800c4a8:	4b3f      	ldr	r3, [pc, #252]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c4aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c4ae:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800c4b2:	7e3b      	ldrb	r3, [r7, #24]
 800c4b4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c4b8:	b2da      	uxtb	r2, r3
 800c4ba:	4b3b      	ldr	r3, [pc, #236]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c4bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c4c0:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800c4c4:	7e3b      	ldrb	r3, [r7, #24]
 800c4c6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c4ca:	b2da      	uxtb	r2, r3
 800c4cc:	4b36      	ldr	r3, [pc, #216]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c4ce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c4d2:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                // RxDelay
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800c4d6:	7e7a      	ldrb	r2, [r7, #25]
 800c4d8:	4b33      	ldr	r3, [pc, #204]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c4da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c4de:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 800c4e2:	4b31      	ldr	r3, [pc, #196]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c4e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c4e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d105      	bne.n	800c4fc <ProcessRadioRxDone+0x294>
                {
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 800c4f0:	4b2d      	ldr	r3, [pc, #180]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c4f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c4f6:	2201      	movs	r2, #1
 800c4f8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 800c4fc:	4b2a      	ldr	r3, [pc, #168]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c4fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c502:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800c506:	4b28      	ldr	r3, [pc, #160]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c508:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c50c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c510:	fb01 f202 	mul.w	r2, r1, r2
 800c514:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 800c518:	4b23      	ldr	r3, [pc, #140]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c51a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c51e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800c522:	4b21      	ldr	r3, [pc, #132]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c524:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c528:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 800c52c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 800c530:	4b1d      	ldr	r3, [pc, #116]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c532:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c536:	2200      	movs	r2, #0
 800c538:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800c53c:	f107 0308 	add.w	r3, r7, #8
 800c540:	3312      	adds	r3, #18
 800c542:	66fb      	str	r3, [r7, #108]	; 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800c544:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c548:	b2db      	uxtb	r3, r3
 800c54a:	3b11      	subs	r3, #17
 800c54c:	b2db      	uxtb	r3, r3
 800c54e:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 800c552:	4b15      	ldr	r3, [pc, #84]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c554:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c558:	781b      	ldrb	r3, [r3, #0]
 800c55a:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800c55e:	4611      	mov	r1, r2
 800c560:	4618      	mov	r0, r3
 800c562:	f006 fc81 	bl	8012e68 <RegionApplyCFList>

                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 800c566:	4b10      	ldr	r3, [pc, #64]	; (800c5a8 <ProcessRadioRxDone+0x340>)
 800c568:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c56c:	2202      	movs	r2, #2
 800c56e:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800c572:	2001      	movs	r0, #1
 800c574:	f005 f98e 	bl	8011894 <LoRaMacConfirmQueueIsCmdActive>
 800c578:	4603      	mov	r3, r0
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	f000 82dc 	beq.w	800cb38 <ProcessRadioRxDone+0x8d0>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 800c580:	2101      	movs	r1, #1
 800c582:	2000      	movs	r0, #0
 800c584:	f005 f8fa 	bl	801177c <LoRaMacConfirmQueueSetStatus>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }
            break;
 800c588:	e2d6      	b.n	800cb38 <ProcessRadioRxDone+0x8d0>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800c58a:	2001      	movs	r0, #1
 800c58c:	f005 f982 	bl	8011894 <LoRaMacConfirmQueueIsCmdActive>
 800c590:	4603      	mov	r3, r0
 800c592:	2b00      	cmp	r3, #0
 800c594:	f000 82d0 	beq.w	800cb38 <ProcessRadioRxDone+0x8d0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800c598:	2101      	movs	r1, #1
 800c59a:	2007      	movs	r0, #7
 800c59c:	f005 f8ee 	bl	801177c <LoRaMacConfirmQueueSetStatus>
            break;
 800c5a0:	e2ca      	b.n	800cb38 <ProcessRadioRxDone+0x8d0>
 800c5a2:	bf00      	nop
 800c5a4:	200018d8 	.word	0x200018d8
 800c5a8:	200005e0 	.word	0x200005e0
 800c5ac:	0801b97c 	.word	0x0801b97c
 800c5b0:	20000978 	.word	0x20000978
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800c5b4:	4bbc      	ldr	r3, [pc, #752]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c5b6:	2201      	movs	r2, #1
 800c5b8:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800c5bc:	4bba      	ldr	r3, [pc, #744]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c5be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c5c2:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c5c6:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800c5ca:	4bb7      	ldr	r3, [pc, #732]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c5cc:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 800c5d0:	b25b      	sxtb	r3, r3
 800c5d2:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800c5d6:	230d      	movs	r3, #13
 800c5d8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

            // Get the maximum payload length
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 800c5dc:	4bb2      	ldr	r3, [pc, #712]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c5de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c5e2:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d002      	beq.n	800c5f0 <ProcessRadioRxDone+0x388>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800c5ea:	230e      	movs	r3, #14
 800c5ec:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            }

            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800c5f0:	4bad      	ldr	r3, [pc, #692]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c5f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c5f6:	781b      	ldrb	r3, [r3, #0]
 800c5f8:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800c5fc:	4611      	mov	r1, r2
 800c5fe:	4618      	mov	r0, r3
 800c600:	f006 fba5 	bl	8012d4e <RegionGetPhyParam>
 800c604:	4603      	mov	r3, r0
 800c606:	663b      	str	r3, [r7, #96]	; 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800c608:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c60c:	3b0d      	subs	r3, #13
 800c60e:	b29b      	uxth	r3, r3
 800c610:	b21b      	sxth	r3, r3
 800c612:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c616:	b21a      	sxth	r2, r3
 800c618:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c61a:	b21b      	sxth	r3, r3
 800c61c:	429a      	cmp	r2, r3
 800c61e:	dc03      	bgt.n	800c628 <ProcessRadioRxDone+0x3c0>
 800c620:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c624:	2b0b      	cmp	r3, #11
 800c626:	d806      	bhi.n	800c636 <ProcessRadioRxDone+0x3ce>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c628:	4b9f      	ldr	r3, [pc, #636]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c62a:	2201      	movs	r2, #1
 800c62c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c630:	f7ff fdf4 	bl	800c21c <PrepareRxDoneAbort>
                return;
 800c634:	e2a2      	b.n	800cb7c <ProcessRadioRxDone+0x914>
            }
            macMsgData.Buffer = payload;
 800c636:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c638:	633b      	str	r3, [r7, #48]	; 0x30
            macMsgData.BufSize = size;
 800c63a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c63e:	b2db      	uxtb	r3, r3
 800c640:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800c644:	4b99      	ldr	r3, [pc, #612]	; (800c8ac <ProcessRadioRxDone+0x644>)
 800c646:	657b      	str	r3, [r7, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800c648:	23ff      	movs	r3, #255	; 0xff
 800c64a:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800c64e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c652:	4618      	mov	r0, r3
 800c654:	f006 f8f9 	bl	801284a <LoRaMacParserData>
 800c658:	4603      	mov	r3, r0
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d006      	beq.n	800c66c <ProcessRadioRxDone+0x404>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c65e:	4b92      	ldr	r3, [pc, #584]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c660:	2201      	movs	r2, #1
 800c662:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c666:	f7ff fdd9 	bl	800c21c <PrepareRxDoneAbort>
                return;
 800c66a:	e287      	b.n	800cb7c <ProcessRadioRxDone+0x914>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800c66c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c66e:	4a8e      	ldr	r2, [pc, #568]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c670:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800c674:	1cba      	adds	r2, r7, #2
 800c676:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c67a:	4611      	mov	r1, r2
 800c67c:	4618      	mov	r0, r3
 800c67e:	f002 fcfd 	bl	800f07c <DetermineFrameType>
 800c682:	4603      	mov	r3, r0
 800c684:	2b00      	cmp	r3, #0
 800c686:	d006      	beq.n	800c696 <ProcessRadioRxDone+0x42e>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c688:	4b87      	ldr	r3, [pc, #540]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c68a:	2201      	movs	r2, #1
 800c68c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c690:	f7ff fdc4 	bl	800c21c <PrepareRxDoneAbort>
                return;
 800c694:	e272      	b.n	800cb7c <ProcessRadioRxDone+0x914>
            }

            //Check if it is a multicast message
            multicast = 0;
 800c696:	2300      	movs	r3, #0
 800c698:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
            downLinkCounter = 0;
 800c69c:	2300      	movs	r3, #0
 800c69e:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800c6a6:	e055      	b.n	800c754 <ProcessRadioRxDone+0x4ec>
            {
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800c6a8:	4b7f      	ldr	r3, [pc, #508]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c6aa:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c6ae:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c6b2:	212c      	movs	r1, #44	; 0x2c
 800c6b4:	fb01 f303 	mul.w	r3, r1, r3
 800c6b8:	4413      	add	r3, r2
 800c6ba:	3354      	adds	r3, #84	; 0x54
 800c6bc:	681a      	ldr	r2, [r3, #0]
 800c6be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6c0:	429a      	cmp	r2, r3
 800c6c2:	d142      	bne.n	800c74a <ProcessRadioRxDone+0x4e2>
                    ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800c6c4:	4b78      	ldr	r3, [pc, #480]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c6c6:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c6ca:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c6ce:	212c      	movs	r1, #44	; 0x2c
 800c6d0:	fb01 f303 	mul.w	r3, r1, r3
 800c6d4:	4413      	add	r3, r2
 800c6d6:	3352      	adds	r3, #82	; 0x52
 800c6d8:	781b      	ldrb	r3, [r3, #0]
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d035      	beq.n	800c74a <ProcessRadioRxDone+0x4e2>
                {
                    multicast = 1;
 800c6de:	2301      	movs	r3, #1
 800c6e0:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 800c6e4:	4b70      	ldr	r3, [pc, #448]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c6e6:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c6ea:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c6ee:	212c      	movs	r1, #44	; 0x2c
 800c6f0:	fb01 f303 	mul.w	r3, r1, r3
 800c6f4:	4413      	add	r3, r2
 800c6f6:	3353      	adds	r3, #83	; 0x53
 800c6f8:	781b      	ldrb	r3, [r3, #0]
 800c6fa:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 800c6fe:	4b6a      	ldr	r3, [pc, #424]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c700:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c704:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c708:	212c      	movs	r1, #44	; 0x2c
 800c70a:	fb01 f303 	mul.w	r3, r1, r3
 800c70e:	4413      	add	r3, r2
 800c710:	3370      	adds	r3, #112	; 0x70
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	607b      	str	r3, [r7, #4]
                    address = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address;
 800c718:	4b63      	ldr	r3, [pc, #396]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c71a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c71e:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c722:	212c      	movs	r1, #44	; 0x2c
 800c724:	fb01 f303 	mul.w	r3, r1, r3
 800c728:	4413      	add	r3, r2
 800c72a:	3354      	adds	r3, #84	; 0x54
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800c732:	4b5d      	ldr	r3, [pc, #372]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c734:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c738:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c73c:	2b02      	cmp	r3, #2
 800c73e:	d10e      	bne.n	800c75e <ProcessRadioRxDone+0x4f6>
                    {
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800c740:	4b59      	ldr	r3, [pc, #356]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c742:	2203      	movs	r2, #3
 800c744:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
                    }
                    break;
 800c748:	e009      	b.n	800c75e <ProcessRadioRxDone+0x4f6>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800c74a:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c74e:	3301      	adds	r3, #1
 800c750:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800c754:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d0a5      	beq.n	800c6a8 <ProcessRadioRxDone+0x440>
 800c75c:	e000      	b.n	800c760 <ProcessRadioRxDone+0x4f8>
                    break;
 800c75e:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800c760:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c764:	2b01      	cmp	r3, #1
 800c766:	d117      	bne.n	800c798 <ProcessRadioRxDone+0x530>
 800c768:	78bb      	ldrb	r3, [r7, #2]
 800c76a:	2b03      	cmp	r3, #3
 800c76c:	d10d      	bne.n	800c78a <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800c76e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c772:	f003 0320 	and.w	r3, r3, #32
 800c776:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d106      	bne.n	800c78a <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800c77c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c784:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800c786:	2b00      	cmp	r3, #0
 800c788:	d006      	beq.n	800c798 <ProcessRadioRxDone+0x530>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c78a:	4b47      	ldr	r3, [pc, #284]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c78c:	2201      	movs	r2, #1
 800c78e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c792:	f7ff fd43 	bl	800c21c <PrepareRxDoneAbort>
                return;
 800c796:	e1f1      	b.n	800cb7c <ProcessRadioRxDone+0x914>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 800c798:	2315      	movs	r3, #21
 800c79a:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800c79e:	4b42      	ldr	r3, [pc, #264]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c7a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c7a4:	781b      	ldrb	r3, [r3, #0]
 800c7a6:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800c7aa:	4611      	mov	r1, r2
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	f006 face 	bl	8012d4e <RegionGetPhyParam>
 800c7b2:	4603      	mov	r3, r0
 800c7b4:	663b      	str	r3, [r7, #96]	; 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 800c7b6:	78bc      	ldrb	r4, [r7, #2]
 800c7b8:	4b3b      	ldr	r3, [pc, #236]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c7ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c7be:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c7c0:	b292      	uxth	r2, r2
 800c7c2:	f107 0530 	add.w	r5, r7, #48	; 0x30
 800c7c6:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800c7ca:	1d39      	adds	r1, r7, #4
 800c7cc:	9102      	str	r1, [sp, #8]
 800c7ce:	1cf9      	adds	r1, r7, #3
 800c7d0:	9101      	str	r1, [sp, #4]
 800c7d2:	9200      	str	r2, [sp, #0]
 800c7d4:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800c7d8:	462a      	mov	r2, r5
 800c7da:	4621      	mov	r1, r4
 800c7dc:	f000 fdac 	bl	800d338 <GetFCntDown>
 800c7e0:	4603      	mov	r3, r0
 800c7e2:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c7e6:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d038      	beq.n	800c860 <ProcessRadioRxDone+0x5f8>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800c7ee:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c7f2:	2b07      	cmp	r3, #7
 800c7f4:	d120      	bne.n	800c838 <ProcessRadioRxDone+0x5d0>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800c7f6:	4b2c      	ldr	r3, [pc, #176]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c7f8:	2208      	movs	r2, #8
 800c7fa:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 800c7fe:	4b2a      	ldr	r3, [pc, #168]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c800:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c804:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d122      	bne.n	800c852 <ProcessRadioRxDone+0x5ea>
 800c80c:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800c810:	f023 031f 	bic.w	r3, r3, #31
 800c814:	b2db      	uxtb	r3, r3
 800c816:	2ba0      	cmp	r3, #160	; 0xa0
 800c818:	d11b      	bne.n	800c852 <ProcessRadioRxDone+0x5ea>
 800c81a:	4b23      	ldr	r3, [pc, #140]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c81c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c820:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 800c824:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c826:	429a      	cmp	r2, r3
 800c828:	d113      	bne.n	800c852 <ProcessRadioRxDone+0x5ea>
                    {
                        MacCtx.NvmCtx->SrvAckRequested = true;
 800c82a:	4b1f      	ldr	r3, [pc, #124]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c82c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c830:	2201      	movs	r2, #1
 800c832:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 800c836:	e00c      	b.n	800c852 <ProcessRadioRxDone+0x5ea>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 800c838:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c83c:	2b08      	cmp	r3, #8
 800c83e:	d104      	bne.n	800c84a <ProcessRadioRxDone+0x5e2>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 800c840:	4b19      	ldr	r3, [pc, #100]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c842:	220a      	movs	r2, #10
 800c844:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800c848:	e003      	b.n	800c852 <ProcessRadioRxDone+0x5ea>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c84a:	4b17      	ldr	r3, [pc, #92]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c84c:	2201      	movs	r2, #1
 800c84e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	4a14      	ldr	r2, [pc, #80]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c856:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
                PrepareRxDoneAbort( );
 800c85a:	f7ff fcdf 	bl	800c21c <PrepareRxDoneAbort>
                return;
 800c85e:	e18d      	b.n	800cb7c <ProcessRadioRxDone+0x914>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800c860:	78fa      	ldrb	r2, [r7, #3]
 800c862:	6879      	ldr	r1, [r7, #4]
 800c864:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800c868:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c86c:	9300      	str	r3, [sp, #0]
 800c86e:	460b      	mov	r3, r1
 800c870:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800c874:	f005 fe2e 	bl	80124d4 <LoRaMacCryptoUnsecureMessage>
 800c878:	4603      	mov	r3, r0
 800c87a:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c87e:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c882:	2b00      	cmp	r3, #0
 800c884:	d014      	beq.n	800c8b0 <ProcessRadioRxDone+0x648>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800c886:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c88a:	2b02      	cmp	r3, #2
 800c88c:	d104      	bne.n	800c898 <ProcessRadioRxDone+0x630>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800c88e:	4b06      	ldr	r3, [pc, #24]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c890:	220b      	movs	r2, #11
 800c892:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800c896:	e003      	b.n	800c8a0 <ProcessRadioRxDone+0x638>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800c898:	4b03      	ldr	r3, [pc, #12]	; (800c8a8 <ProcessRadioRxDone+0x640>)
 800c89a:	220c      	movs	r2, #12
 800c89c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                PrepareRxDoneAbort( );
 800c8a0:	f7ff fcbc 	bl	800c21c <PrepareRxDoneAbort>
                return;
 800c8a4:	e16a      	b.n	800cb7c <ProcessRadioRxDone+0x914>
 800c8a6:	bf00      	nop
 800c8a8:	200005e0 	.word	0x200005e0
 800c8ac:	20000818 	.word	0x20000818
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c8b0:	4bb4      	ldr	r3, [pc, #720]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c8b2:	2200      	movs	r2, #0
 800c8b4:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 800c8b8:	4ab2      	ldr	r2, [pc, #712]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c8ba:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c8be:	f882 341e 	strb.w	r3, [r2, #1054]	; 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 800c8c2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c8c6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800c8ca:	b2db      	uxtb	r3, r3
 800c8cc:	461a      	mov	r2, r3
 800c8ce:	4bad      	ldr	r3, [pc, #692]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c8d0:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 800c8d4:	4bab      	ldr	r3, [pc, #684]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 800c8dc:	4ba9      	ldr	r3, [pc, #676]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c8de:	2200      	movs	r2, #0
 800c8e0:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	4aa7      	ldr	r2, [pc, #668]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c8e8:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c8ec:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c8f0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800c8f4:	b2db      	uxtb	r3, r3
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	bf14      	ite	ne
 800c8fa:	2301      	movne	r3, #1
 800c8fc:	2300      	moveq	r3, #0
 800c8fe:	b2da      	uxtb	r2, r3
 800c900:	4ba0      	ldr	r3, [pc, #640]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c902:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c906:	4b9f      	ldr	r3, [pc, #636]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c908:	2200      	movs	r2, #0
 800c90a:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c90e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c912:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800c916:	b2db      	uxtb	r3, r3
 800c918:	2b00      	cmp	r3, #0
 800c91a:	bf14      	ite	ne
 800c91c:	2301      	movne	r3, #1
 800c91e:	2300      	moveq	r3, #0
 800c920:	b2da      	uxtb	r2, r3
 800c922:	4b98      	ldr	r3, [pc, #608]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c924:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 800c928:	4b96      	ldr	r3, [pc, #600]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c92a:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d004      	beq.n	800c93c <ProcessRadioRxDone+0x6d4>
                ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_2 ) )
 800c932:	4b94      	ldr	r3, [pc, #592]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c934:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 800c938:	2b01      	cmp	r3, #1
 800c93a:	d105      	bne.n	800c948 <ProcessRadioRxDone+0x6e0>
            {
                MacCtx.NvmCtx->AdrAckCounter = 0;
 800c93c:	4b91      	ldr	r3, [pc, #580]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c93e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c942:	2200      	movs	r2, #0
 800c944:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800c948:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c94c:	2b01      	cmp	r3, #1
 800c94e:	d104      	bne.n	800c95a <ProcessRadioRxDone+0x6f2>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800c950:	4b8c      	ldr	r3, [pc, #560]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c952:	2202      	movs	r2, #2
 800c954:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800c958:	e028      	b.n	800c9ac <ProcessRadioRxDone+0x744>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800c95a:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800c95e:	f023 031f 	bic.w	r3, r3, #31
 800c962:	b2db      	uxtb	r3, r3
 800c964:	2ba0      	cmp	r3, #160	; 0xa0
 800c966:	d117      	bne.n	800c998 <ProcessRadioRxDone+0x730>
                {
                    MacCtx.NvmCtx->SrvAckRequested = true;
 800c968:	4b86      	ldr	r3, [pc, #536]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c96a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c96e:	2201      	movs	r2, #1
 800c970:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 800c974:	4b83      	ldr	r3, [pc, #524]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c976:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c97a:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d105      	bne.n	800c98e <ProcessRadioRxDone+0x726>
                    {
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 800c982:	4b80      	ldr	r3, [pc, #512]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c984:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c988:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c98a:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800c98e:	4b7d      	ldr	r3, [pc, #500]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c990:	2201      	movs	r2, #1
 800c992:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800c996:	e009      	b.n	800c9ac <ProcessRadioRxDone+0x744>
                }
                else
                {
                    MacCtx.NvmCtx->SrvAckRequested = false;
 800c998:	4b7a      	ldr	r3, [pc, #488]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c99a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c99e:	2200      	movs	r2, #0
 800c9a0:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800c9a4:	4b77      	ldr	r3, [pc, #476]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c9a6:	2200      	movs	r2, #0
 800c9a8:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
                }
            }

            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800c9ac:	4b75      	ldr	r3, [pc, #468]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c9ae:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c9b2:	4a74      	ldr	r2, [pc, #464]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c9b4:	f892 243c 	ldrb.w	r2, [r2, #1084]	; 0x43c
 800c9b8:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 800c9bc:	4618      	mov	r0, r3
 800c9be:	f001 fecd 	bl	800e75c <RemoveMacCommands>

            switch( fType )
 800c9c2:	78bb      	ldrb	r3, [r7, #2]
 800c9c4:	2b03      	cmp	r3, #3
 800c9c6:	d874      	bhi.n	800cab2 <ProcessRadioRxDone+0x84a>
 800c9c8:	a201      	add	r2, pc, #4	; (adr r2, 800c9d0 <ProcessRadioRxDone+0x768>)
 800c9ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9ce:	bf00      	nop
 800c9d0:	0800c9e1 	.word	0x0800c9e1
 800c9d4:	0800ca31 	.word	0x0800ca31
 800c9d8:	0800ca67 	.word	0x0800ca67
 800c9dc:	0800ca8d 	.word	0x0800ca8d
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 800c9e0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c9e4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c9e8:	b2db      	uxtb	r3, r3
 800c9ea:	461c      	mov	r4, r3
 800c9ec:	4b65      	ldr	r3, [pc, #404]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800c9ee:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c9f2:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c9f6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c9fa:	f102 0010 	add.w	r0, r2, #16
 800c9fe:	9300      	str	r3, [sp, #0]
 800ca00:	460b      	mov	r3, r1
 800ca02:	4622      	mov	r2, r4
 800ca04:	2100      	movs	r1, #0
 800ca06:	f000 fe2b 	bl	800d660 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ca0a:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800ca0e:	4b5d      	ldr	r3, [pc, #372]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800ca10:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800ca14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ca16:	4a5b      	ldr	r2, [pc, #364]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800ca18:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800ca1c:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800ca20:	4b58      	ldr	r3, [pc, #352]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800ca22:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800ca26:	4b57      	ldr	r3, [pc, #348]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800ca28:	2201      	movs	r2, #1
 800ca2a:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800ca2e:	e047      	b.n	800cac0 <ProcessRadioRxDone+0x858>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 800ca30:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800ca34:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ca38:	b2db      	uxtb	r3, r3
 800ca3a:	461c      	mov	r4, r3
 800ca3c:	4b51      	ldr	r3, [pc, #324]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800ca3e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800ca42:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800ca46:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800ca4a:	f102 0010 	add.w	r0, r2, #16
 800ca4e:	9300      	str	r3, [sp, #0]
 800ca50:	460b      	mov	r3, r1
 800ca52:	4622      	mov	r2, r4
 800ca54:	2100      	movs	r1, #0
 800ca56:	f000 fe03 	bl	800d660 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ca5a:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800ca5e:	4b49      	ldr	r3, [pc, #292]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800ca60:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800ca64:	e02c      	b.n	800cac0 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 800ca66:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800ca68:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800ca6c:	4b45      	ldr	r3, [pc, #276]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800ca6e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800ca72:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800ca76:	9300      	str	r3, [sp, #0]
 800ca78:	460b      	mov	r3, r1
 800ca7a:	2100      	movs	r1, #0
 800ca7c:	f000 fdf0 	bl	800d660 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ca80:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800ca84:	4b3f      	ldr	r3, [pc, #252]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800ca86:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800ca8a:	e019      	b.n	800cac0 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ca8c:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800ca90:	4b3c      	ldr	r3, [pc, #240]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800ca92:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800ca96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ca98:	4a3a      	ldr	r2, [pc, #232]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800ca9a:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800ca9e:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800caa2:	4b38      	ldr	r3, [pc, #224]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800caa4:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800caa8:	4b36      	ldr	r3, [pc, #216]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800caaa:	2201      	movs	r2, #1
 800caac:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800cab0:	e006      	b.n	800cac0 <ProcessRadioRxDone+0x858>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cab2:	4b34      	ldr	r3, [pc, #208]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800cab4:	2201      	movs	r2, #1
 800cab6:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    PrepareRxDoneAbort( );
 800caba:	f7ff fbaf 	bl	800c21c <PrepareRxDoneAbort>
                    break;
 800cabe:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800cac0:	4a30      	ldr	r2, [pc, #192]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800cac2:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cac6:	f043 0302 	orr.w	r3, r3, #2
 800caca:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

            break;
 800cace:	e034      	b.n	800cb3a <ProcessRadioRxDone+0x8d2>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800cad0:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800cad4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800cad6:	18d1      	adds	r1, r2, r3
 800cad8:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800cadc:	b29b      	uxth	r3, r3
 800cade:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800cae2:	1ad3      	subs	r3, r2, r3
 800cae4:	b29b      	uxth	r3, r3
 800cae6:	461a      	mov	r2, r3
 800cae8:	4827      	ldr	r0, [pc, #156]	; (800cb88 <ProcessRadioRxDone+0x920>)
 800caea:	f009 fe66 	bl	80167ba <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800caee:	4b25      	ldr	r3, [pc, #148]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800caf0:	2203      	movs	r2, #3
 800caf2:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800caf6:	4b23      	ldr	r3, [pc, #140]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800caf8:	2200      	movs	r2, #0
 800cafa:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800cafe:	4b21      	ldr	r3, [pc, #132]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800cb00:	4a21      	ldr	r2, [pc, #132]	; (800cb88 <ProcessRadioRxDone+0x920>)
 800cb02:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800cb06:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800cb0a:	b2da      	uxtb	r2, r3
 800cb0c:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800cb10:	1ad3      	subs	r3, r2, r3
 800cb12:	b2da      	uxtb	r2, r3
 800cb14:	4b1b      	ldr	r3, [pc, #108]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800cb16:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800cb1a:	4a1a      	ldr	r2, [pc, #104]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800cb1c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cb20:	f043 0302 	orr.w	r3, r3, #2
 800cb24:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 800cb28:	e007      	b.n	800cb3a <ProcessRadioRxDone+0x8d2>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cb2a:	4b16      	ldr	r3, [pc, #88]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800cb2c:	2201      	movs	r2, #1
 800cb2e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            PrepareRxDoneAbort( );
 800cb32:	f7ff fb73 	bl	800c21c <PrepareRxDoneAbort>
            break;
 800cb36:	e000      	b.n	800cb3a <ProcessRadioRxDone+0x8d2>
            break;
 800cb38:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 800cb3a:	4b12      	ldr	r3, [pc, #72]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800cb3c:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d008      	beq.n	800cb56 <ProcessRadioRxDone+0x8ee>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800cb44:	4b0f      	ldr	r3, [pc, #60]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800cb46:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d00d      	beq.n	800cb6a <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 800cb4e:	2000      	movs	r0, #0
 800cb50:	f000 fbbc 	bl	800d2cc <OnAckTimeoutTimerEvent>
 800cb54:	e009      	b.n	800cb6a <ProcessRadioRxDone+0x902>
        }
    }
    else
    {
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800cb56:	4b0b      	ldr	r3, [pc, #44]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800cb58:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cb5c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800cb60:	2b02      	cmp	r3, #2
 800cb62:	d102      	bne.n	800cb6a <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 800cb64:	2000      	movs	r0, #0
 800cb66:	f000 fbb1 	bl	800d2cc <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800cb6a:	4a06      	ldr	r2, [pc, #24]	; (800cb84 <ProcessRadioRxDone+0x91c>)
 800cb6c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cb70:	f043 0320 	orr.w	r3, r3, #32
 800cb74:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800cb78:	f7ff fa92 	bl	800c0a0 <UpdateRxSlotIdleState>
}
 800cb7c:	3788      	adds	r7, #136	; 0x88
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bdb0      	pop	{r4, r5, r7, pc}
 800cb82:	bf00      	nop
 800cb84:	200005e0 	.word	0x200005e0
 800cb88:	20000818 	.word	0x20000818

0800cb8c <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800cb90:	4b12      	ldr	r3, [pc, #72]	; (800cbdc <ProcessRadioTxTimeout+0x50>)
 800cb92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cb96:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800cb9a:	2b02      	cmp	r3, #2
 800cb9c:	d002      	beq.n	800cba4 <ProcessRadioTxTimeout+0x18>
    {
        Radio.Sleep( );
 800cb9e:	4b10      	ldr	r3, [pc, #64]	; (800cbe0 <ProcessRadioTxTimeout+0x54>)
 800cba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cba2:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800cba4:	f7ff fa7c 	bl	800c0a0 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800cba8:	4b0c      	ldr	r3, [pc, #48]	; (800cbdc <ProcessRadioTxTimeout+0x50>)
 800cbaa:	2202      	movs	r2, #2
 800cbac:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800cbb0:	2002      	movs	r0, #2
 800cbb2:	f004 fe3b 	bl	801182c <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800cbb6:	4b09      	ldr	r3, [pc, #36]	; (800cbdc <ProcessRadioTxTimeout+0x50>)
 800cbb8:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d003      	beq.n	800cbc8 <ProcessRadioTxTimeout+0x3c>
    {
        MacCtx.AckTimeoutRetry = true;
 800cbc0:	4b06      	ldr	r3, [pc, #24]	; (800cbdc <ProcessRadioTxTimeout+0x50>)
 800cbc2:	2201      	movs	r2, #1
 800cbc4:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800cbc8:	4a04      	ldr	r2, [pc, #16]	; (800cbdc <ProcessRadioTxTimeout+0x50>)
 800cbca:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cbce:	f043 0320 	orr.w	r3, r3, #32
 800cbd2:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800cbd6:	bf00      	nop
 800cbd8:	bd80      	pop	{r7, pc}
 800cbda:	bf00      	nop
 800cbdc:	200005e0 	.word	0x200005e0
 800cbe0:	0801b97c 	.word	0x0801b97c

0800cbe4 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b084      	sub	sp, #16
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	4603      	mov	r3, r0
 800cbec:	460a      	mov	r2, r1
 800cbee:	71fb      	strb	r3, [r7, #7]
 800cbf0:	4613      	mov	r3, r2
 800cbf2:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	73fb      	strb	r3, [r7, #15]

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800cbf8:	4b44      	ldr	r3, [pc, #272]	; (800cd0c <HandleRadioRxErrorTimeout+0x128>)
 800cbfa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cbfe:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800cc02:	2b02      	cmp	r3, #2
 800cc04:	d002      	beq.n	800cc0c <HandleRadioRxErrorTimeout+0x28>
    {
        Radio.Sleep( );
 800cc06:	4b42      	ldr	r3, [pc, #264]	; (800cd10 <HandleRadioRxErrorTimeout+0x12c>)
 800cc08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc0a:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800cc0c:	f004 f8f8 	bl	8010e00 <LoRaMacClassBIsBeaconExpected>
 800cc10:	4603      	mov	r3, r0
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d007      	beq.n	800cc26 <HandleRadioRxErrorTimeout+0x42>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800cc16:	2002      	movs	r0, #2
 800cc18:	f004 f8a6 	bl	8010d68 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800cc1c:	2000      	movs	r0, #0
 800cc1e:	f004 f8c8 	bl	8010db2 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800cc22:	2301      	movs	r3, #1
 800cc24:	73fb      	strb	r3, [r7, #15]
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800cc26:	4b39      	ldr	r3, [pc, #228]	; (800cd0c <HandleRadioRxErrorTimeout+0x128>)
 800cc28:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc2c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800cc30:	2b01      	cmp	r3, #1
 800cc32:	d119      	bne.n	800cc68 <HandleRadioRxErrorTimeout+0x84>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800cc34:	f004 f8eb 	bl	8010e0e <LoRaMacClassBIsPingExpected>
 800cc38:	4603      	mov	r3, r0
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d007      	beq.n	800cc4e <HandleRadioRxErrorTimeout+0x6a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800cc3e:	2000      	movs	r0, #0
 800cc40:	f004 f89c 	bl	8010d7c <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800cc44:	2000      	movs	r0, #0
 800cc46:	f004 f8bd 	bl	8010dc4 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800cc4a:	2301      	movs	r3, #1
 800cc4c:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800cc4e:	f004 f8e5 	bl	8010e1c <LoRaMacClassBIsMulticastExpected>
 800cc52:	4603      	mov	r3, r0
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d007      	beq.n	800cc68 <HandleRadioRxErrorTimeout+0x84>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800cc58:	2000      	movs	r0, #0
 800cc5a:	f004 f899 	bl	8010d90 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800cc5e:	2000      	movs	r0, #0
 800cc60:	f004 f8b9 	bl	8010dd6 <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800cc64:	2301      	movs	r3, #1
 800cc66:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800cc68:	7bfb      	ldrb	r3, [r7, #15]
 800cc6a:	f083 0301 	eor.w	r3, r3, #1
 800cc6e:	b2db      	uxtb	r3, r3
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d045      	beq.n	800cd00 <HandleRadioRxErrorTimeout+0x11c>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800cc74:	4b25      	ldr	r3, [pc, #148]	; (800cd0c <HandleRadioRxErrorTimeout+0x128>)
 800cc76:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d125      	bne.n	800ccca <HandleRadioRxErrorTimeout+0xe6>
        {
            if( MacCtx.NodeAckRequested == true )
 800cc7e:	4b23      	ldr	r3, [pc, #140]	; (800cd0c <HandleRadioRxErrorTimeout+0x128>)
 800cc80:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d003      	beq.n	800cc90 <HandleRadioRxErrorTimeout+0xac>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800cc88:	4a20      	ldr	r2, [pc, #128]	; (800cd0c <HandleRadioRxErrorTimeout+0x128>)
 800cc8a:	79fb      	ldrb	r3, [r7, #7]
 800cc8c:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800cc90:	79fb      	ldrb	r3, [r7, #7]
 800cc92:	4618      	mov	r0, r3
 800cc94:	f004 fdca 	bl	801182c <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( MacCtx.NvmCtx->LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800cc98:	4b1c      	ldr	r3, [pc, #112]	; (800cd0c <HandleRadioRxErrorTimeout+0x128>)
 800cc9a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc9e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800cca2:	4618      	mov	r0, r3
 800cca4:	f00d fbc4 	bl	801a430 <UTIL_TIMER_GetElapsedTime>
 800cca8:	4602      	mov	r2, r0
 800ccaa:	4b18      	ldr	r3, [pc, #96]	; (800cd0c <HandleRadioRxErrorTimeout+0x128>)
 800ccac:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800ccb0:	429a      	cmp	r2, r3
 800ccb2:	d325      	bcc.n	800cd00 <HandleRadioRxErrorTimeout+0x11c>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800ccb4:	4817      	ldr	r0, [pc, #92]	; (800cd14 <HandleRadioRxErrorTimeout+0x130>)
 800ccb6:	f00d fa8f 	bl	801a1d8 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800ccba:	4a14      	ldr	r2, [pc, #80]	; (800cd0c <HandleRadioRxErrorTimeout+0x128>)
 800ccbc:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ccc0:	f043 0320 	orr.w	r3, r3, #32
 800ccc4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 800ccc8:	e01a      	b.n	800cd00 <HandleRadioRxErrorTimeout+0x11c>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800ccca:	4b10      	ldr	r3, [pc, #64]	; (800cd0c <HandleRadioRxErrorTimeout+0x128>)
 800cccc:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d003      	beq.n	800ccdc <HandleRadioRxErrorTimeout+0xf8>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800ccd4:	4a0d      	ldr	r2, [pc, #52]	; (800cd0c <HandleRadioRxErrorTimeout+0x128>)
 800ccd6:	79bb      	ldrb	r3, [r7, #6]
 800ccd8:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800ccdc:	79bb      	ldrb	r3, [r7, #6]
 800ccde:	4618      	mov	r0, r3
 800cce0:	f004 fda4 	bl	801182c <LoRaMacConfirmQueueSetStatusCmn>

            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800cce4:	4b09      	ldr	r3, [pc, #36]	; (800cd0c <HandleRadioRxErrorTimeout+0x128>)
 800cce6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ccea:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ccee:	2b02      	cmp	r3, #2
 800ccf0:	d006      	beq.n	800cd00 <HandleRadioRxErrorTimeout+0x11c>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 800ccf2:	4a06      	ldr	r2, [pc, #24]	; (800cd0c <HandleRadioRxErrorTimeout+0x128>)
 800ccf4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ccf8:	f043 0320 	orr.w	r3, r3, #32
 800ccfc:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 800cd00:	f7ff f9ce 	bl	800c0a0 <UpdateRxSlotIdleState>
}
 800cd04:	bf00      	nop
 800cd06:	3710      	adds	r7, #16
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	bd80      	pop	{r7, pc}
 800cd0c:	200005e0 	.word	0x200005e0
 800cd10:	0801b97c 	.word	0x0801b97c
 800cd14:	20000978 	.word	0x20000978

0800cd18 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800cd18:	b580      	push	{r7, lr}
 800cd1a:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800cd1c:	2106      	movs	r1, #6
 800cd1e:	2005      	movs	r0, #5
 800cd20:	f7ff ff60 	bl	800cbe4 <HandleRadioRxErrorTimeout>
}
 800cd24:	bf00      	nop
 800cd26:	bd80      	pop	{r7, pc}

0800cd28 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800cd28:	b580      	push	{r7, lr}
 800cd2a:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800cd2c:	2104      	movs	r1, #4
 800cd2e:	2003      	movs	r0, #3
 800cd30:	f7ff ff58 	bl	800cbe4 <HandleRadioRxErrorTimeout>
}
 800cd34:	bf00      	nop
 800cd36:	bd80      	pop	{r7, pc}

0800cd38 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b084      	sub	sp, #16
 800cd3c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cd3e:	f3ef 8310 	mrs	r3, PRIMASK
 800cd42:	607b      	str	r3, [r7, #4]
  return(result);
 800cd44:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800cd46:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800cd48:	b672      	cpsid	i
}
 800cd4a:	bf00      	nop
    events = LoRaMacRadioEvents;
 800cd4c:	4b1d      	ldr	r3, [pc, #116]	; (800cdc4 <LoRaMacHandleIrqEvents+0x8c>)
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800cd52:	4b1c      	ldr	r3, [pc, #112]	; (800cdc4 <LoRaMacHandleIrqEvents+0x8c>)
 800cd54:	2200      	movs	r2, #0
 800cd56:	601a      	str	r2, [r3, #0]
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cd5c:	68bb      	ldr	r3, [r7, #8]
 800cd5e:	f383 8810 	msr	PRIMASK, r3
}
 800cd62:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800cd64:	683b      	ldr	r3, [r7, #0]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d027      	beq.n	800cdba <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800cd6a:	783b      	ldrb	r3, [r7, #0]
 800cd6c:	f003 0310 	and.w	r3, r3, #16
 800cd70:	b2db      	uxtb	r3, r3
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d001      	beq.n	800cd7a <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800cd76:	f7ff f9ab 	bl	800c0d0 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800cd7a:	783b      	ldrb	r3, [r7, #0]
 800cd7c:	f003 0308 	and.w	r3, r3, #8
 800cd80:	b2db      	uxtb	r3, r3
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d001      	beq.n	800cd8a <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800cd86:	f7ff fa6f 	bl	800c268 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800cd8a:	783b      	ldrb	r3, [r7, #0]
 800cd8c:	f003 0304 	and.w	r3, r3, #4
 800cd90:	b2db      	uxtb	r3, r3
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d001      	beq.n	800cd9a <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800cd96:	f7ff fef9 	bl	800cb8c <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800cd9a:	783b      	ldrb	r3, [r7, #0]
 800cd9c:	f003 0302 	and.w	r3, r3, #2
 800cda0:	b2db      	uxtb	r3, r3
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d001      	beq.n	800cdaa <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800cda6:	f7ff ffb7 	bl	800cd18 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800cdaa:	783b      	ldrb	r3, [r7, #0]
 800cdac:	f003 0301 	and.w	r3, r3, #1
 800cdb0:	b2db      	uxtb	r3, r3
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d001      	beq.n	800cdba <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800cdb6:	f7ff ffb7 	bl	800cd28 <ProcessRadioRxTimeout>
        }
    }
}
 800cdba:	bf00      	nop
 800cdbc:	3710      	adds	r7, #16
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	bd80      	pop	{r7, pc}
 800cdc2:	bf00      	nop
 800cdc4:	20000c10 	.word	0x20000c10

0800cdc8 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800cdc8:	b480      	push	{r7}
 800cdca:	b083      	sub	sp, #12
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	4603      	mov	r3, r0
 800cdd0:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800cdd2:	4a04      	ldr	r2, [pc, #16]	; (800cde4 <LoRaMacEnableRequests+0x1c>)
 800cdd4:	79fb      	ldrb	r3, [r7, #7]
 800cdd6:	f882 3482 	strb.w	r3, [r2, #1154]	; 0x482
}
 800cdda:	bf00      	nop
 800cddc:	370c      	adds	r7, #12
 800cdde:	46bd      	mov	sp, r7
 800cde0:	bc80      	pop	{r7}
 800cde2:	4770      	bx	lr
 800cde4:	200005e0 	.word	0x200005e0

0800cde8 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800cde8:	b580      	push	{r7, lr}
 800cdea:	b082      	sub	sp, #8
 800cdec:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800cdee:	4b2c      	ldr	r3, [pc, #176]	; (800cea0 <LoRaMacHandleRequestEvents+0xb8>)
 800cdf0:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cdf4:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800cdf6:	4b2a      	ldr	r3, [pc, #168]	; (800cea0 <LoRaMacHandleRequestEvents+0xb8>)
 800cdf8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d14a      	bne.n	800ce96 <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800ce00:	4b27      	ldr	r3, [pc, #156]	; (800cea0 <LoRaMacHandleRequestEvents+0xb8>)
 800ce02:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ce06:	f003 0301 	and.w	r3, r3, #1
 800ce0a:	b2db      	uxtb	r3, r3
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d006      	beq.n	800ce1e <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800ce10:	4a23      	ldr	r2, [pc, #140]	; (800cea0 <LoRaMacHandleRequestEvents+0xb8>)
 800ce12:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ce16:	f36f 0300 	bfc	r3, #0, #1
 800ce1a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800ce1e:	4b20      	ldr	r3, [pc, #128]	; (800cea0 <LoRaMacHandleRequestEvents+0xb8>)
 800ce20:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ce24:	f003 0304 	and.w	r3, r3, #4
 800ce28:	b2db      	uxtb	r3, r3
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d006      	beq.n	800ce3c <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800ce2e:	4a1c      	ldr	r2, [pc, #112]	; (800cea0 <LoRaMacHandleRequestEvents+0xb8>)
 800ce30:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ce34:	f36f 0382 	bfc	r3, #2, #1
 800ce38:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800ce3c:	2001      	movs	r0, #1
 800ce3e:	f7ff ffc3 	bl	800cdc8 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800ce42:	793b      	ldrb	r3, [r7, #4]
 800ce44:	f003 0301 	and.w	r3, r3, #1
 800ce48:	b2db      	uxtb	r3, r3
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d005      	beq.n	800ce5a <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800ce4e:	4b14      	ldr	r3, [pc, #80]	; (800cea0 <LoRaMacHandleRequestEvents+0xb8>)
 800ce50:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	4813      	ldr	r0, [pc, #76]	; (800cea4 <LoRaMacHandleRequestEvents+0xbc>)
 800ce58:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800ce5a:	793b      	ldrb	r3, [r7, #4]
 800ce5c:	f003 0304 	and.w	r3, r3, #4
 800ce60:	b2db      	uxtb	r3, r3
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d00e      	beq.n	800ce84 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800ce66:	4810      	ldr	r0, [pc, #64]	; (800cea8 <LoRaMacHandleRequestEvents+0xc0>)
 800ce68:	f004 fd2e 	bl	80118c8 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800ce6c:	f004 fd78 	bl	8011960 <LoRaMacConfirmQueueGetCnt>
 800ce70:	4603      	mov	r3, r0
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d006      	beq.n	800ce84 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800ce76:	4a0a      	ldr	r2, [pc, #40]	; (800cea0 <LoRaMacHandleRequestEvents+0xb8>)
 800ce78:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ce7c:	f043 0304 	orr.w	r3, r3, #4
 800ce80:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800ce84:	f003 ffe8 	bl	8010e58 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800ce88:	4a05      	ldr	r2, [pc, #20]	; (800cea0 <LoRaMacHandleRequestEvents+0xb8>)
 800ce8a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ce8e:	f36f 1345 	bfc	r3, #5, #1
 800ce92:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 800ce96:	bf00      	nop
 800ce98:	3708      	adds	r7, #8
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bd80      	pop	{r7, pc}
 800ce9e:	bf00      	nop
 800cea0:	200005e0 	.word	0x200005e0
 800cea4:	20000a1c 	.word	0x20000a1c
 800cea8:	20000a30 	.word	0x20000a30

0800ceac <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b082      	sub	sp, #8
 800ceb0:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 800ceb2:	4b0a      	ldr	r3, [pc, #40]	; (800cedc <LoRaMacHandleScheduleUplinkEvent+0x30>)
 800ceb4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d10a      	bne.n	800ced2 <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 800cebc:	2300      	movs	r3, #0
 800cebe:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 800cec0:	1dfb      	adds	r3, r7, #7
 800cec2:	4618      	mov	r0, r3
 800cec4:	f004 fab4 	bl	8011430 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 800cec8:	79fb      	ldrb	r3, [r7, #7]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d001      	beq.n	800ced2 <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 800cece:	f000 fbb7 	bl	800d640 <SetMlmeScheduleUplinkIndication>
        }
    }
}
 800ced2:	bf00      	nop
 800ced4:	3708      	adds	r7, #8
 800ced6:	46bd      	mov	sp, r7
 800ced8:	bd80      	pop	{r7, pc}
 800ceda:	bf00      	nop
 800cedc:	200005e0 	.word	0x200005e0

0800cee0 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800cee0:	b580      	push	{r7, lr}
 800cee2:	b088      	sub	sp, #32
 800cee4:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800cee6:	4b24      	ldr	r3, [pc, #144]	; (800cf78 <LoRaMacHandleIndicationEvents+0x98>)
 800cee8:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ceec:	f003 0308 	and.w	r3, r3, #8
 800cef0:	b2db      	uxtb	r3, r3
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d00c      	beq.n	800cf10 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800cef6:	4a20      	ldr	r2, [pc, #128]	; (800cf78 <LoRaMacHandleIndicationEvents+0x98>)
 800cef8:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cefc:	f36f 03c3 	bfc	r3, #3, #1
 800cf00:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 800cf04:	4b1c      	ldr	r3, [pc, #112]	; (800cf78 <LoRaMacHandleIndicationEvents+0x98>)
 800cf06:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800cf0a:	68db      	ldr	r3, [r3, #12]
 800cf0c:	481b      	ldr	r0, [pc, #108]	; (800cf7c <LoRaMacHandleIndicationEvents+0x9c>)
 800cf0e:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 800cf10:	4b19      	ldr	r3, [pc, #100]	; (800cf78 <LoRaMacHandleIndicationEvents+0x98>)
 800cf12:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cf16:	f003 0310 	and.w	r3, r3, #16
 800cf1a:	b2db      	uxtb	r3, r3
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d011      	beq.n	800cf44 <LoRaMacHandleIndicationEvents+0x64>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 800cf20:	2307      	movs	r3, #7
 800cf22:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800cf24:	2300      	movs	r3, #0
 800cf26:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 800cf28:	4b13      	ldr	r3, [pc, #76]	; (800cf78 <LoRaMacHandleIndicationEvents+0x98>)
 800cf2a:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800cf2e:	68db      	ldr	r3, [r3, #12]
 800cf30:	1d3a      	adds	r2, r7, #4
 800cf32:	4610      	mov	r0, r2
 800cf34:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 800cf36:	4a10      	ldr	r2, [pc, #64]	; (800cf78 <LoRaMacHandleIndicationEvents+0x98>)
 800cf38:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cf3c:	f36f 1304 	bfc	r3, #4, #1
 800cf40:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800cf44:	4b0c      	ldr	r3, [pc, #48]	; (800cf78 <LoRaMacHandleIndicationEvents+0x98>)
 800cf46:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cf4a:	f003 0302 	and.w	r3, r3, #2
 800cf4e:	b2db      	uxtb	r3, r3
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d00c      	beq.n	800cf6e <LoRaMacHandleIndicationEvents+0x8e>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800cf54:	4a08      	ldr	r2, [pc, #32]	; (800cf78 <LoRaMacHandleIndicationEvents+0x98>)
 800cf56:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cf5a:	f36f 0341 	bfc	r3, #1, #1
 800cf5e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 800cf62:	4b05      	ldr	r3, [pc, #20]	; (800cf78 <LoRaMacHandleIndicationEvents+0x98>)
 800cf64:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800cf68:	685b      	ldr	r3, [r3, #4]
 800cf6a:	4805      	ldr	r0, [pc, #20]	; (800cf80 <LoRaMacHandleIndicationEvents+0xa0>)
 800cf6c:	4798      	blx	r3
    }
}
 800cf6e:	bf00      	nop
 800cf70:	3720      	adds	r7, #32
 800cf72:	46bd      	mov	sp, r7
 800cf74:	bd80      	pop	{r7, pc}
 800cf76:	bf00      	nop
 800cf78:	200005e0 	.word	0x200005e0
 800cf7c:	20000a44 	.word	0x20000a44
 800cf80:	200009fc 	.word	0x200009fc

0800cf84 <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 800cf84:	b580      	push	{r7, lr}
 800cf86:	b082      	sub	sp, #8
 800cf88:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800cf8a:	4b33      	ldr	r3, [pc, #204]	; (800d058 <LoRaMacHandleMcpsRequest+0xd4>)
 800cf8c:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cf90:	f003 0301 	and.w	r3, r3, #1
 800cf94:	b2db      	uxtb	r3, r3
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d05a      	beq.n	800d050 <LoRaMacHandleMcpsRequest+0xcc>
    {
        bool stopRetransmission = false;
 800cf9a:	2300      	movs	r3, #0
 800cf9c:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800cf9e:	2300      	movs	r3, #0
 800cfa0:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800cfa2:	4b2d      	ldr	r3, [pc, #180]	; (800d058 <LoRaMacHandleMcpsRequest+0xd4>)
 800cfa4:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d004      	beq.n	800cfb6 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800cfac:	4b2a      	ldr	r3, [pc, #168]	; (800d058 <LoRaMacHandleMcpsRequest+0xd4>)
 800cfae:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800cfb2:	2b03      	cmp	r3, #3
 800cfb4:	d104      	bne.n	800cfc0 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800cfb6:	f002 f8af 	bl	800f118 <CheckRetransUnconfirmedUplink>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	71fb      	strb	r3, [r7, #7]
 800cfbe:	e022      	b.n	800d006 <LoRaMacHandleMcpsRequest+0x82>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800cfc0:	4b25      	ldr	r3, [pc, #148]	; (800d058 <LoRaMacHandleMcpsRequest+0xd4>)
 800cfc2:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800cfc6:	2b01      	cmp	r3, #1
 800cfc8:	d11d      	bne.n	800d006 <LoRaMacHandleMcpsRequest+0x82>
        {
            if( MacCtx.AckTimeoutRetry == true )
 800cfca:	4b23      	ldr	r3, [pc, #140]	; (800d058 <LoRaMacHandleMcpsRequest+0xd4>)
 800cfcc:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d016      	beq.n	800d002 <LoRaMacHandleMcpsRequest+0x7e>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800cfd4:	f002 f8ce 	bl	800f174 <CheckRetransConfirmedUplink>
 800cfd8:	4603      	mov	r3, r0
 800cfda:	71fb      	strb	r3, [r7, #7]

                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 800cfdc:	4b1e      	ldr	r3, [pc, #120]	; (800d058 <LoRaMacHandleMcpsRequest+0xd4>)
 800cfde:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cfe2:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d10d      	bne.n	800d006 <LoRaMacHandleMcpsRequest+0x82>
                {
                    if( stopRetransmission == false )
 800cfea:	79fb      	ldrb	r3, [r7, #7]
 800cfec:	f083 0301 	eor.w	r3, r3, #1
 800cff0:	b2db      	uxtb	r3, r3
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d002      	beq.n	800cffc <LoRaMacHandleMcpsRequest+0x78>
                    {
                        AckTimeoutRetriesProcess( );
 800cff6:	f002 f91d 	bl	800f234 <AckTimeoutRetriesProcess>
 800cffa:	e004      	b.n	800d006 <LoRaMacHandleMcpsRequest+0x82>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 800cffc:	f002 f95c 	bl	800f2b8 <AckTimeoutRetriesFinalize>
 800d000:	e001      	b.n	800d006 <LoRaMacHandleMcpsRequest+0x82>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 800d002:	2301      	movs	r3, #1
 800d004:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 800d006:	79fb      	ldrb	r3, [r7, #7]
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d00d      	beq.n	800d028 <LoRaMacHandleMcpsRequest+0xa4>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800d00c:	4813      	ldr	r0, [pc, #76]	; (800d05c <LoRaMacHandleMcpsRequest+0xd8>)
 800d00e:	f00d f8e3 	bl	801a1d8 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800d012:	4b11      	ldr	r3, [pc, #68]	; (800d058 <LoRaMacHandleMcpsRequest+0xd4>)
 800d014:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d018:	f023 0320 	bic.w	r3, r3, #32
 800d01c:	4a0e      	ldr	r2, [pc, #56]	; (800d058 <LoRaMacHandleMcpsRequest+0xd4>)
 800d01e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 800d022:	f002 f8c9 	bl	800f1b8 <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800d026:	e013      	b.n	800d050 <LoRaMacHandleMcpsRequest+0xcc>
        else if( waitForRetransmission == false )
 800d028:	79bb      	ldrb	r3, [r7, #6]
 800d02a:	f083 0301 	eor.w	r3, r3, #1
 800d02e:	b2db      	uxtb	r3, r3
 800d030:	2b00      	cmp	r3, #0
 800d032:	d00d      	beq.n	800d050 <LoRaMacHandleMcpsRequest+0xcc>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800d034:	4a08      	ldr	r2, [pc, #32]	; (800d058 <LoRaMacHandleMcpsRequest+0xd4>)
 800d036:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d03a:	f36f 1345 	bfc	r3, #5, #1
 800d03e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 800d042:	4b05      	ldr	r3, [pc, #20]	; (800d058 <LoRaMacHandleMcpsRequest+0xd4>)
 800d044:	2200      	movs	r2, #0
 800d046:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
            OnTxDelayedTimerEvent( NULL );
 800d04a:	2000      	movs	r0, #0
 800d04c:	f000 f88c 	bl	800d168 <OnTxDelayedTimerEvent>
}
 800d050:	bf00      	nop
 800d052:	3708      	adds	r7, #8
 800d054:	46bd      	mov	sp, r7
 800d056:	bd80      	pop	{r7, pc}
 800d058:	200005e0 	.word	0x200005e0
 800d05c:	20000948 	.word	0x20000948

0800d060 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800d060:	b580      	push	{r7, lr}
 800d062:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800d064:	4b1b      	ldr	r3, [pc, #108]	; (800d0d4 <LoRaMacHandleMlmeRequest+0x74>)
 800d066:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d06a:	f003 0304 	and.w	r3, r3, #4
 800d06e:	b2db      	uxtb	r3, r3
 800d070:	2b00      	cmp	r3, #0
 800d072:	d02c      	beq.n	800d0ce <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800d074:	2001      	movs	r0, #1
 800d076:	f004 fc0d 	bl	8011894 <LoRaMacConfirmQueueIsCmdActive>
 800d07a:	4603      	mov	r3, r0
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d012      	beq.n	800d0a6 <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800d080:	2001      	movs	r0, #1
 800d082:	f004 fba9 	bl	80117d8 <LoRaMacConfirmQueueGetStatus>
 800d086:	4603      	mov	r3, r0
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d103      	bne.n	800d094 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800d08c:	4b11      	ldr	r3, [pc, #68]	; (800d0d4 <LoRaMacHandleMlmeRequest+0x74>)
 800d08e:	2200      	movs	r2, #0
 800d090:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800d094:	4b0f      	ldr	r3, [pc, #60]	; (800d0d4 <LoRaMacHandleMlmeRequest+0x74>)
 800d096:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d09a:	f023 0302 	bic.w	r3, r3, #2
 800d09e:	4a0d      	ldr	r2, [pc, #52]	; (800d0d4 <LoRaMacHandleMlmeRequest+0x74>)
 800d0a0:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 800d0a4:	e013      	b.n	800d0ce <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800d0a6:	2005      	movs	r0, #5
 800d0a8:	f004 fbf4 	bl	8011894 <LoRaMacConfirmQueueIsCmdActive>
 800d0ac:	4603      	mov	r3, r0
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d105      	bne.n	800d0be <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 800d0b2:	2006      	movs	r0, #6
 800d0b4:	f004 fbee 	bl	8011894 <LoRaMacConfirmQueueIsCmdActive>
 800d0b8:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d007      	beq.n	800d0ce <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800d0be:	4b05      	ldr	r3, [pc, #20]	; (800d0d4 <LoRaMacHandleMlmeRequest+0x74>)
 800d0c0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d0c4:	f023 0302 	bic.w	r3, r3, #2
 800d0c8:	4a02      	ldr	r2, [pc, #8]	; (800d0d4 <LoRaMacHandleMlmeRequest+0x74>)
 800d0ca:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 800d0ce:	bf00      	nop
 800d0d0:	bd80      	pop	{r7, pc}
 800d0d2:	bf00      	nop
 800d0d4:	200005e0 	.word	0x200005e0

0800d0d8 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800d0dc:	200c      	movs	r0, #12
 800d0de:	f004 fbd9 	bl	8011894 <LoRaMacConfirmQueueIsCmdActive>
 800d0e2:	4603      	mov	r3, r0
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d019      	beq.n	800d11c <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800d0e8:	4b0e      	ldr	r3, [pc, #56]	; (800d124 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800d0ea:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d0ee:	f003 0301 	and.w	r3, r3, #1
 800d0f2:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d111      	bne.n	800d11c <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800d0f8:	4b0a      	ldr	r3, [pc, #40]	; (800d124 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800d0fa:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d0fe:	f003 0304 	and.w	r3, r3, #4
 800d102:	b2db      	uxtb	r3, r3
 800d104:	2b00      	cmp	r3, #0
 800d106:	d009      	beq.n	800d11c <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800d108:	4b06      	ldr	r3, [pc, #24]	; (800d124 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800d10a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d10e:	f023 0302 	bic.w	r3, r3, #2
 800d112:	4a04      	ldr	r2, [pc, #16]	; (800d124 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800d114:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 800d118:	2301      	movs	r3, #1
 800d11a:	e000      	b.n	800d11e <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800d11c:	2300      	movs	r3, #0
}
 800d11e:	4618      	mov	r0, r3
 800d120:	bd80      	pop	{r7, pc}
 800d122:	bf00      	nop
 800d124:	200005e0 	.word	0x200005e0

0800d128 <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 800d128:	b480      	push	{r7}
 800d12a:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800d12c:	4b0d      	ldr	r3, [pc, #52]	; (800d164 <LoRaMacCheckForRxAbort+0x3c>)
 800d12e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d136:	2b00      	cmp	r3, #0
 800d138:	d00f      	beq.n	800d15a <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800d13a:	4b0a      	ldr	r3, [pc, #40]	; (800d164 <LoRaMacCheckForRxAbort+0x3c>)
 800d13c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d140:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d144:	4a07      	ldr	r2, [pc, #28]	; (800d164 <LoRaMacCheckForRxAbort+0x3c>)
 800d146:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800d14a:	4b06      	ldr	r3, [pc, #24]	; (800d164 <LoRaMacCheckForRxAbort+0x3c>)
 800d14c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d150:	f023 0302 	bic.w	r3, r3, #2
 800d154:	4a03      	ldr	r2, [pc, #12]	; (800d164 <LoRaMacCheckForRxAbort+0x3c>)
 800d156:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 800d15a:	bf00      	nop
 800d15c:	46bd      	mov	sp, r7
 800d15e:	bc80      	pop	{r7}
 800d160:	4770      	bx	lr
 800d162:	bf00      	nop
 800d164:	200005e0 	.word	0x200005e0

0800d168 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b082      	sub	sp, #8
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800d170:	4818      	ldr	r0, [pc, #96]	; (800d1d4 <OnTxDelayedTimerEvent+0x6c>)
 800d172:	f00d f831 	bl	801a1d8 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800d176:	4b18      	ldr	r3, [pc, #96]	; (800d1d8 <OnTxDelayedTimerEvent+0x70>)
 800d178:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d17c:	f023 0320 	bic.w	r3, r3, #32
 800d180:	4a15      	ldr	r2, [pc, #84]	; (800d1d8 <OnTxDelayedTimerEvent+0x70>)
 800d182:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800d186:	2001      	movs	r0, #1
 800d188:	f001 f9a8 	bl	800e4dc <ScheduleTx>
 800d18c:	4603      	mov	r3, r0
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d01a      	beq.n	800d1c8 <OnTxDelayedTimerEvent+0x60>
 800d192:	2b0b      	cmp	r3, #11
 800d194:	d018      	beq.n	800d1c8 <OnTxDelayedTimerEvent+0x60>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800d196:	4b10      	ldr	r3, [pc, #64]	; (800d1d8 <OnTxDelayedTimerEvent+0x70>)
 800d198:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d19c:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800d1a0:	b2da      	uxtb	r2, r3
 800d1a2:	4b0d      	ldr	r3, [pc, #52]	; (800d1d8 <OnTxDelayedTimerEvent+0x70>)
 800d1a4:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800d1a8:	4b0b      	ldr	r3, [pc, #44]	; (800d1d8 <OnTxDelayedTimerEvent+0x70>)
 800d1aa:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800d1ae:	4b0a      	ldr	r3, [pc, #40]	; (800d1d8 <OnTxDelayedTimerEvent+0x70>)
 800d1b0:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800d1b4:	4b08      	ldr	r3, [pc, #32]	; (800d1d8 <OnTxDelayedTimerEvent+0x70>)
 800d1b6:	2209      	movs	r2, #9
 800d1b8:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800d1bc:	2009      	movs	r0, #9
 800d1be:	f004 fb35 	bl	801182c <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800d1c2:	f001 fff9 	bl	800f1b8 <StopRetransmission>
            break;
 800d1c6:	e000      	b.n	800d1ca <OnTxDelayedTimerEvent+0x62>
            break;
 800d1c8:	bf00      	nop
        }
    }
}
 800d1ca:	bf00      	nop
 800d1cc:	3708      	adds	r7, #8
 800d1ce:	46bd      	mov	sp, r7
 800d1d0:	bd80      	pop	{r7, pc}
 800d1d2:	bf00      	nop
 800d1d4:	20000948 	.word	0x20000948
 800d1d8:	200005e0 	.word	0x200005e0

0800d1dc <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	b082      	sub	sp, #8
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800d1e4:	4b17      	ldr	r3, [pc, #92]	; (800d244 <OnRxWindow1TimerEvent+0x68>)
 800d1e6:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800d1ea:	4b16      	ldr	r3, [pc, #88]	; (800d244 <OnRxWindow1TimerEvent+0x68>)
 800d1ec:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = MacCtx.NvmCtx->MacParams.Rx1DrOffset;
 800d1f0:	4b14      	ldr	r3, [pc, #80]	; (800d244 <OnRxWindow1TimerEvent+0x68>)
 800d1f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d1f6:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800d1fa:	b25a      	sxtb	r2, r3
 800d1fc:	4b11      	ldr	r3, [pc, #68]	; (800d244 <OnRxWindow1TimerEvent+0x68>)
 800d1fe:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800d202:	4b10      	ldr	r3, [pc, #64]	; (800d244 <OnRxWindow1TimerEvent+0x68>)
 800d204:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d208:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800d20c:	4b0d      	ldr	r3, [pc, #52]	; (800d244 <OnRxWindow1TimerEvent+0x68>)
 800d20e:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800d212:	4b0c      	ldr	r3, [pc, #48]	; (800d244 <OnRxWindow1TimerEvent+0x68>)
 800d214:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d218:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800d21c:	4b09      	ldr	r3, [pc, #36]	; (800d244 <OnRxWindow1TimerEvent+0x68>)
 800d21e:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800d222:	4b08      	ldr	r3, [pc, #32]	; (800d244 <OnRxWindow1TimerEvent+0x68>)
 800d224:	2200      	movs	r2, #0
 800d226:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800d22a:	4b06      	ldr	r3, [pc, #24]	; (800d244 <OnRxWindow1TimerEvent+0x68>)
 800d22c:	2200      	movs	r2, #0
 800d22e:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800d232:	4905      	ldr	r1, [pc, #20]	; (800d248 <OnRxWindow1TimerEvent+0x6c>)
 800d234:	4805      	ldr	r0, [pc, #20]	; (800d24c <OnRxWindow1TimerEvent+0x70>)
 800d236:	f001 fb91 	bl	800e95c <RxWindowSetup>
}
 800d23a:	bf00      	nop
 800d23c:	3708      	adds	r7, #8
 800d23e:	46bd      	mov	sp, r7
 800d240:	bd80      	pop	{r7, pc}
 800d242:	bf00      	nop
 800d244:	200005e0 	.word	0x200005e0
 800d248:	20000998 	.word	0x20000998
 800d24c:	20000960 	.word	0x20000960

0800d250 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800d250:	b580      	push	{r7, lr}
 800d252:	b082      	sub	sp, #8
 800d254:	af00      	add	r7, sp, #0
 800d256:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800d258:	4b19      	ldr	r3, [pc, #100]	; (800d2c0 <OnRxWindow2TimerEvent+0x70>)
 800d25a:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d02a      	beq.n	800d2b8 <OnRxWindow2TimerEvent+0x68>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800d262:	4b17      	ldr	r3, [pc, #92]	; (800d2c0 <OnRxWindow2TimerEvent+0x70>)
 800d264:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800d268:	4b15      	ldr	r3, [pc, #84]	; (800d2c0 <OnRxWindow2TimerEvent+0x70>)
 800d26a:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 800d26e:	4b14      	ldr	r3, [pc, #80]	; (800d2c0 <OnRxWindow2TimerEvent+0x70>)
 800d270:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d274:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800d278:	4a11      	ldr	r2, [pc, #68]	; (800d2c0 <OnRxWindow2TimerEvent+0x70>)
 800d27a:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800d27e:	4b10      	ldr	r3, [pc, #64]	; (800d2c0 <OnRxWindow2TimerEvent+0x70>)
 800d280:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d284:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800d288:	4b0d      	ldr	r3, [pc, #52]	; (800d2c0 <OnRxWindow2TimerEvent+0x70>)
 800d28a:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800d28e:	4b0c      	ldr	r3, [pc, #48]	; (800d2c0 <OnRxWindow2TimerEvent+0x70>)
 800d290:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d294:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800d298:	4b09      	ldr	r3, [pc, #36]	; (800d2c0 <OnRxWindow2TimerEvent+0x70>)
 800d29a:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800d29e:	4b08      	ldr	r3, [pc, #32]	; (800d2c0 <OnRxWindow2TimerEvent+0x70>)
 800d2a0:	2200      	movs	r2, #0
 800d2a2:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800d2a6:	4b06      	ldr	r3, [pc, #24]	; (800d2c0 <OnRxWindow2TimerEvent+0x70>)
 800d2a8:	2201      	movs	r2, #1
 800d2aa:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800d2ae:	4905      	ldr	r1, [pc, #20]	; (800d2c4 <OnRxWindow2TimerEvent+0x74>)
 800d2b0:	4805      	ldr	r0, [pc, #20]	; (800d2c8 <OnRxWindow2TimerEvent+0x78>)
 800d2b2:	f001 fb53 	bl	800e95c <RxWindowSetup>
 800d2b6:	e000      	b.n	800d2ba <OnRxWindow2TimerEvent+0x6a>
        return;
 800d2b8:	bf00      	nop
}
 800d2ba:	3708      	adds	r7, #8
 800d2bc:	46bd      	mov	sp, r7
 800d2be:	bd80      	pop	{r7, pc}
 800d2c0:	200005e0 	.word	0x200005e0
 800d2c4:	200009ac 	.word	0x200009ac
 800d2c8:	20000978 	.word	0x20000978

0800d2cc <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 800d2cc:	b580      	push	{r7, lr}
 800d2ce:	b082      	sub	sp, #8
 800d2d0:	af00      	add	r7, sp, #0
 800d2d2:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 800d2d4:	4816      	ldr	r0, [pc, #88]	; (800d330 <OnAckTimeoutTimerEvent+0x64>)
 800d2d6:	f00c ff7f 	bl	801a1d8 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 800d2da:	4b16      	ldr	r3, [pc, #88]	; (800d334 <OnAckTimeoutTimerEvent+0x68>)
 800d2dc:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d003      	beq.n	800d2ec <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 800d2e4:	4b13      	ldr	r3, [pc, #76]	; (800d334 <OnAckTimeoutTimerEvent+0x68>)
 800d2e6:	2201      	movs	r2, #1
 800d2e8:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800d2ec:	4b11      	ldr	r3, [pc, #68]	; (800d334 <OnAckTimeoutTimerEvent+0x68>)
 800d2ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d2f2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800d2f6:	2b02      	cmp	r3, #2
 800d2f8:	d106      	bne.n	800d308 <OnAckTimeoutTimerEvent+0x3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800d2fa:	4a0e      	ldr	r2, [pc, #56]	; (800d334 <OnAckTimeoutTimerEvent+0x68>)
 800d2fc:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d300:	f043 0320 	orr.w	r3, r3, #32
 800d304:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800d308:	4b0a      	ldr	r3, [pc, #40]	; (800d334 <OnAckTimeoutTimerEvent+0x68>)
 800d30a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d00a      	beq.n	800d328 <OnAckTimeoutTimerEvent+0x5c>
 800d312:	4b08      	ldr	r3, [pc, #32]	; (800d334 <OnAckTimeoutTimerEvent+0x68>)
 800d314:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d318:	68db      	ldr	r3, [r3, #12]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d004      	beq.n	800d328 <OnAckTimeoutTimerEvent+0x5c>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800d31e:	4b05      	ldr	r3, [pc, #20]	; (800d334 <OnAckTimeoutTimerEvent+0x68>)
 800d320:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d324:	68db      	ldr	r3, [r3, #12]
 800d326:	4798      	blx	r3
    }
}
 800d328:	bf00      	nop
 800d32a:	3708      	adds	r7, #8
 800d32c:	46bd      	mov	sp, r7
 800d32e:	bd80      	pop	{r7, pc}
 800d330:	200009d8 	.word	0x200009d8
 800d334:	200005e0 	.word	0x200005e0

0800d338 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 800d338:	b580      	push	{r7, lr}
 800d33a:	b084      	sub	sp, #16
 800d33c:	af00      	add	r7, sp, #0
 800d33e:	60ba      	str	r2, [r7, #8]
 800d340:	607b      	str	r3, [r7, #4]
 800d342:	4603      	mov	r3, r0
 800d344:	73fb      	strb	r3, [r7, #15]
 800d346:	460b      	mov	r3, r1
 800d348:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800d34a:	68bb      	ldr	r3, [r7, #8]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d005      	beq.n	800d35c <GetFCntDown+0x24>
 800d350:	69fb      	ldr	r3, [r7, #28]
 800d352:	2b00      	cmp	r3, #0
 800d354:	d002      	beq.n	800d35c <GetFCntDown+0x24>
 800d356:	6a3b      	ldr	r3, [r7, #32]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d101      	bne.n	800d360 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800d35c:	230a      	movs	r3, #10
 800d35e:	e029      	b.n	800d3b4 <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 800d360:	7bfb      	ldrb	r3, [r7, #15]
 800d362:	2b00      	cmp	r3, #0
 800d364:	d016      	beq.n	800d394 <GetFCntDown+0x5c>
 800d366:	2b01      	cmp	r3, #1
 800d368:	d118      	bne.n	800d39c <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 800d36a:	79bb      	ldrb	r3, [r7, #6]
 800d36c:	2b01      	cmp	r3, #1
 800d36e:	d10d      	bne.n	800d38c <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800d370:	7bbb      	ldrb	r3, [r7, #14]
 800d372:	2b00      	cmp	r3, #0
 800d374:	d002      	beq.n	800d37c <GetFCntDown+0x44>
 800d376:	7bbb      	ldrb	r3, [r7, #14]
 800d378:	2b03      	cmp	r3, #3
 800d37a:	d103      	bne.n	800d384 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 800d37c:	69fb      	ldr	r3, [r7, #28]
 800d37e:	2202      	movs	r2, #2
 800d380:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 800d382:	e00d      	b.n	800d3a0 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 800d384:	69fb      	ldr	r3, [r7, #28]
 800d386:	2201      	movs	r2, #1
 800d388:	701a      	strb	r2, [r3, #0]
            break;
 800d38a:	e009      	b.n	800d3a0 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 800d38c:	69fb      	ldr	r3, [r7, #28]
 800d38e:	2203      	movs	r2, #3
 800d390:	701a      	strb	r2, [r3, #0]
            break;
 800d392:	e005      	b.n	800d3a0 <GetFCntDown+0x68>
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 800d394:	69fb      	ldr	r3, [r7, #28]
 800d396:	2204      	movs	r2, #4
 800d398:	701a      	strb	r2, [r3, #0]
            break;
 800d39a:	e001      	b.n	800d3a0 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 800d39c:	2305      	movs	r3, #5
 800d39e:	e009      	b.n	800d3b4 <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 800d3a0:	69fb      	ldr	r3, [r7, #28]
 800d3a2:	7818      	ldrb	r0, [r3, #0]
 800d3a4:	68bb      	ldr	r3, [r7, #8]
 800d3a6:	89db      	ldrh	r3, [r3, #14]
 800d3a8:	461a      	mov	r2, r3
 800d3aa:	8b39      	ldrh	r1, [r7, #24]
 800d3ac:	6a3b      	ldr	r3, [r7, #32]
 800d3ae:	f004 fe71 	bl	8012094 <LoRaMacCryptoGetFCntDown>
 800d3b2:	4603      	mov	r3, r0
}
 800d3b4:	4618      	mov	r0, r3
 800d3b6:	3710      	adds	r7, #16
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	bd80      	pop	{r7, pc}

0800d3bc <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 800d3bc:	b5b0      	push	{r4, r5, r7, lr}
 800d3be:	b084      	sub	sp, #16
 800d3c0:	af00      	add	r7, sp, #0
 800d3c2:	4603      	mov	r3, r0
 800d3c4:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800d3c6:	2303      	movs	r3, #3
 800d3c8:	73fb      	strb	r3, [r7, #15]

    switch( MacCtx.NvmCtx->DeviceClass )
 800d3ca:	4b71      	ldr	r3, [pc, #452]	; (800d590 <SwitchClass+0x1d4>)
 800d3cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d3d0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800d3d4:	2b02      	cmp	r3, #2
 800d3d6:	f000 80c1 	beq.w	800d55c <SwitchClass+0x1a0>
 800d3da:	2b02      	cmp	r3, #2
 800d3dc:	f300 80d2 	bgt.w	800d584 <SwitchClass+0x1c8>
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d003      	beq.n	800d3ec <SwitchClass+0x30>
 800d3e4:	2b01      	cmp	r3, #1
 800d3e6:	f000 80a9 	beq.w	800d53c <SwitchClass+0x180>
 800d3ea:	e0cb      	b.n	800d584 <SwitchClass+0x1c8>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 800d3ec:	79fb      	ldrb	r3, [r7, #7]
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d10b      	bne.n	800d40a <SwitchClass+0x4e>
            {
                // Revert back RxC parameters
                MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 800d3f2:	4b67      	ldr	r3, [pc, #412]	; (800d590 <SwitchClass+0x1d4>)
 800d3f4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800d3f8:	4b65      	ldr	r3, [pc, #404]	; (800d590 <SwitchClass+0x1d4>)
 800d3fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d3fe:	33b0      	adds	r3, #176	; 0xb0
 800d400:	32a8      	adds	r2, #168	; 0xa8
 800d402:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d406:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 800d40a:	79fb      	ldrb	r3, [r7, #7]
 800d40c:	2b01      	cmp	r3, #1
 800d40e:	d10e      	bne.n	800d42e <SwitchClass+0x72>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 800d410:	79fb      	ldrb	r3, [r7, #7]
 800d412:	4618      	mov	r0, r3
 800d414:	f003 fd26 	bl	8010e64 <LoRaMacClassBSwitchClass>
 800d418:	4603      	mov	r3, r0
 800d41a:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 800d41c:	7bfb      	ldrb	r3, [r7, #15]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d105      	bne.n	800d42e <SwitchClass+0x72>
                {
                    MacCtx.NvmCtx->DeviceClass = deviceClass;
 800d422:	4b5b      	ldr	r3, [pc, #364]	; (800d590 <SwitchClass+0x1d4>)
 800d424:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d428:	79fa      	ldrb	r2, [r7, #7]
 800d42a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
                }
            }

            if( deviceClass == CLASS_C )
 800d42e:	79fb      	ldrb	r3, [r7, #7]
 800d430:	2b02      	cmp	r3, #2
 800d432:	f040 80a2 	bne.w	800d57a <SwitchClass+0x1be>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800d436:	4b56      	ldr	r3, [pc, #344]	; (800d590 <SwitchClass+0x1d4>)
 800d438:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d43c:	79fa      	ldrb	r2, [r7, #7]
 800d43e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800d442:	4a53      	ldr	r2, [pc, #332]	; (800d590 <SwitchClass+0x1d4>)
 800d444:	4b52      	ldr	r3, [pc, #328]	; (800d590 <SwitchClass+0x1d4>)
 800d446:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800d44a:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800d44e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d450:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d452:	682b      	ldr	r3, [r5, #0]
 800d454:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800d456:	4b4e      	ldr	r3, [pc, #312]	; (800d590 <SwitchClass+0x1d4>)
 800d458:	2202      	movs	r2, #2
 800d45a:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800d45e:	2300      	movs	r3, #0
 800d460:	73bb      	strb	r3, [r7, #14]
 800d462:	e05b      	b.n	800d51c <SwitchClass+0x160>
                {
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 800d464:	4b4a      	ldr	r3, [pc, #296]	; (800d590 <SwitchClass+0x1d4>)
 800d466:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800d46a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d46e:	212c      	movs	r1, #44	; 0x2c
 800d470:	fb01 f303 	mul.w	r3, r1, r3
 800d474:	4413      	add	r3, r2
 800d476:	3352      	adds	r3, #82	; 0x52
 800d478:	781b      	ldrb	r3, [r3, #0]
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d048      	beq.n	800d510 <SwitchClass+0x154>
                    {
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 800d47e:	4b44      	ldr	r3, [pc, #272]	; (800d590 <SwitchClass+0x1d4>)
 800d480:	f8d3 1484 	ldr.w	r1, [r3, #1156]	; 0x484
 800d484:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800d488:	4b41      	ldr	r3, [pc, #260]	; (800d590 <SwitchClass+0x1d4>)
 800d48a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d48e:	202c      	movs	r0, #44	; 0x2c
 800d490:	fb00 f202 	mul.w	r2, r0, r2
 800d494:	440a      	add	r2, r1
 800d496:	3268      	adds	r2, #104	; 0x68
 800d498:	6812      	ldr	r2, [r2, #0]
 800d49a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 800d49e:	4b3c      	ldr	r3, [pc, #240]	; (800d590 <SwitchClass+0x1d4>)
 800d4a0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800d4a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d4a8:	212c      	movs	r1, #44	; 0x2c
 800d4aa:	fb01 f303 	mul.w	r3, r1, r3
 800d4ae:	4413      	add	r3, r2
 800d4b0:	336c      	adds	r3, #108	; 0x6c
 800d4b2:	f993 2000 	ldrsb.w	r2, [r3]
 800d4b6:	4b36      	ldr	r3, [pc, #216]	; (800d590 <SwitchClass+0x1d4>)
 800d4b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4bc:	b2d2      	uxtb	r2, r2
 800d4be:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800d4c2:	4b33      	ldr	r3, [pc, #204]	; (800d590 <SwitchClass+0x1d4>)
 800d4c4:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800d4c8:	4b31      	ldr	r3, [pc, #196]	; (800d590 <SwitchClass+0x1d4>)
 800d4ca:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 800d4ce:	4b30      	ldr	r3, [pc, #192]	; (800d590 <SwitchClass+0x1d4>)
 800d4d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800d4d8:	4a2d      	ldr	r2, [pc, #180]	; (800d590 <SwitchClass+0x1d4>)
 800d4da:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800d4de:	4b2c      	ldr	r3, [pc, #176]	; (800d590 <SwitchClass+0x1d4>)
 800d4e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4e4:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800d4e8:	4b29      	ldr	r3, [pc, #164]	; (800d590 <SwitchClass+0x1d4>)
 800d4ea:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800d4ee:	4b28      	ldr	r3, [pc, #160]	; (800d590 <SwitchClass+0x1d4>)
 800d4f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4f4:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800d4f8:	4b25      	ldr	r3, [pc, #148]	; (800d590 <SwitchClass+0x1d4>)
 800d4fa:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800d4fe:	4b24      	ldr	r3, [pc, #144]	; (800d590 <SwitchClass+0x1d4>)
 800d500:	2203      	movs	r2, #3
 800d502:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800d506:	4b22      	ldr	r3, [pc, #136]	; (800d590 <SwitchClass+0x1d4>)
 800d508:	2201      	movs	r2, #1
 800d50a:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 800d50e:	e009      	b.n	800d524 <SwitchClass+0x168>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800d510:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d514:	b2db      	uxtb	r3, r3
 800d516:	3301      	adds	r3, #1
 800d518:	b2db      	uxtb	r3, r3
 800d51a:	73bb      	strb	r3, [r7, #14]
 800d51c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d520:	2b00      	cmp	r3, #0
 800d522:	dd9f      	ble.n	800d464 <SwitchClass+0xa8>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 800d524:	4b1a      	ldr	r3, [pc, #104]	; (800d590 <SwitchClass+0x1d4>)
 800d526:	2200      	movs	r2, #0
 800d528:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 800d52c:	4b19      	ldr	r3, [pc, #100]	; (800d594 <SwitchClass+0x1d8>)
 800d52e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d530:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 800d532:	f001 fa43 	bl	800e9bc <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 800d536:	2300      	movs	r3, #0
 800d538:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800d53a:	e01e      	b.n	800d57a <SwitchClass+0x1be>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 800d53c:	79fb      	ldrb	r3, [r7, #7]
 800d53e:	4618      	mov	r0, r3
 800d540:	f003 fc90 	bl	8010e64 <LoRaMacClassBSwitchClass>
 800d544:	4603      	mov	r3, r0
 800d546:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 800d548:	7bfb      	ldrb	r3, [r7, #15]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d117      	bne.n	800d57e <SwitchClass+0x1c2>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800d54e:	4b10      	ldr	r3, [pc, #64]	; (800d590 <SwitchClass+0x1d4>)
 800d550:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d554:	79fa      	ldrb	r2, [r7, #7]
 800d556:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
            }
            break;
 800d55a:	e010      	b.n	800d57e <SwitchClass+0x1c2>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 800d55c:	79fb      	ldrb	r3, [r7, #7]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d10f      	bne.n	800d582 <SwitchClass+0x1c6>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800d562:	4b0b      	ldr	r3, [pc, #44]	; (800d590 <SwitchClass+0x1d4>)
 800d564:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d568:	79fa      	ldrb	r2, [r7, #7]
 800d56a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 800d56e:	4b09      	ldr	r3, [pc, #36]	; (800d594 <SwitchClass+0x1d8>)
 800d570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d572:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 800d574:	2300      	movs	r3, #0
 800d576:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800d578:	e003      	b.n	800d582 <SwitchClass+0x1c6>
            break;
 800d57a:	bf00      	nop
 800d57c:	e002      	b.n	800d584 <SwitchClass+0x1c8>
            break;
 800d57e:	bf00      	nop
 800d580:	e000      	b.n	800d584 <SwitchClass+0x1c8>
            break;
 800d582:	bf00      	nop
        }
    }

    return status;
 800d584:	7bfb      	ldrb	r3, [r7, #15]
}
 800d586:	4618      	mov	r0, r3
 800d588:	3710      	adds	r7, #16
 800d58a:	46bd      	mov	sp, r7
 800d58c:	bdb0      	pop	{r4, r5, r7, pc}
 800d58e:	bf00      	nop
 800d590:	200005e0 	.word	0x200005e0
 800d594:	0801b97c 	.word	0x0801b97c

0800d598 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 800d598:	b580      	push	{r7, lr}
 800d59a:	b086      	sub	sp, #24
 800d59c:	af00      	add	r7, sp, #0
 800d59e:	4603      	mov	r3, r0
 800d5a0:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800d5a2:	4b12      	ldr	r3, [pc, #72]	; (800d5ec <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800d5a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d5a8:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d5ac:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 800d5ae:	79fb      	ldrb	r3, [r7, #7]
 800d5b0:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800d5b2:	230d      	movs	r3, #13
 800d5b4:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 800d5b6:	4b0d      	ldr	r3, [pc, #52]	; (800d5ec <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800d5b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d5bc:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d001      	beq.n	800d5c8 <GetMaxAppPayloadWithoutFOptsLength+0x30>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800d5c4:	230e      	movs	r3, #14
 800d5c6:	743b      	strb	r3, [r7, #16]
    }

    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800d5c8:	4b08      	ldr	r3, [pc, #32]	; (800d5ec <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800d5ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d5ce:	781b      	ldrb	r3, [r3, #0]
 800d5d0:	f107 0210 	add.w	r2, r7, #16
 800d5d4:	4611      	mov	r1, r2
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	f005 fbb9 	bl	8012d4e <RegionGetPhyParam>
 800d5dc:	4603      	mov	r3, r0
 800d5de:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	b2db      	uxtb	r3, r3
}
 800d5e4:	4618      	mov	r0, r3
 800d5e6:	3718      	adds	r7, #24
 800d5e8:	46bd      	mov	sp, r7
 800d5ea:	bd80      	pop	{r7, pc}
 800d5ec:	200005e0 	.word	0x200005e0

0800d5f0 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 800d5f0:	b580      	push	{r7, lr}
 800d5f2:	b084      	sub	sp, #16
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	4603      	mov	r3, r0
 800d5f8:	71fb      	strb	r3, [r7, #7]
 800d5fa:	460b      	mov	r3, r1
 800d5fc:	71bb      	strb	r3, [r7, #6]
 800d5fe:	4613      	mov	r3, r2
 800d600:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 800d602:	2300      	movs	r3, #0
 800d604:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 800d606:	2300      	movs	r3, #0
 800d608:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800d60a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d60e:	4618      	mov	r0, r3
 800d610:	f7ff ffc2 	bl	800d598 <GetMaxAppPayloadWithoutFOptsLength>
 800d614:	4603      	mov	r3, r0
 800d616:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 800d618:	79fb      	ldrb	r3, [r7, #7]
 800d61a:	b29a      	uxth	r2, r3
 800d61c:	797b      	ldrb	r3, [r7, #5]
 800d61e:	b29b      	uxth	r3, r3
 800d620:	4413      	add	r3, r2
 800d622:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800d624:	89ba      	ldrh	r2, [r7, #12]
 800d626:	89fb      	ldrh	r3, [r7, #14]
 800d628:	429a      	cmp	r2, r3
 800d62a:	d804      	bhi.n	800d636 <ValidatePayloadLength+0x46>
 800d62c:	89bb      	ldrh	r3, [r7, #12]
 800d62e:	2bff      	cmp	r3, #255	; 0xff
 800d630:	d801      	bhi.n	800d636 <ValidatePayloadLength+0x46>
    {
        return true;
 800d632:	2301      	movs	r3, #1
 800d634:	e000      	b.n	800d638 <ValidatePayloadLength+0x48>
    }
    return false;
 800d636:	2300      	movs	r3, #0
}
 800d638:	4618      	mov	r0, r3
 800d63a:	3710      	adds	r7, #16
 800d63c:	46bd      	mov	sp, r7
 800d63e:	bd80      	pop	{r7, pc}

0800d640 <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 800d640:	b480      	push	{r7}
 800d642:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 800d644:	4a05      	ldr	r2, [pc, #20]	; (800d65c <SetMlmeScheduleUplinkIndication+0x1c>)
 800d646:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d64a:	f043 0310 	orr.w	r3, r3, #16
 800d64e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800d652:	bf00      	nop
 800d654:	46bd      	mov	sp, r7
 800d656:	bc80      	pop	{r7}
 800d658:	4770      	bx	lr
 800d65a:	bf00      	nop
 800d65c:	200005e0 	.word	0x200005e0

0800d660 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 800d660:	b590      	push	{r4, r7, lr}
 800d662:	b0a5      	sub	sp, #148	; 0x94
 800d664:	af02      	add	r7, sp, #8
 800d666:	6078      	str	r0, [r7, #4]
 800d668:	4608      	mov	r0, r1
 800d66a:	4611      	mov	r1, r2
 800d66c:	461a      	mov	r2, r3
 800d66e:	4603      	mov	r3, r0
 800d670:	70fb      	strb	r3, [r7, #3]
 800d672:	460b      	mov	r3, r1
 800d674:	70bb      	strb	r3, [r7, #2]
 800d676:	4613      	mov	r3, r2
 800d678:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 800d67a:	2300      	movs	r3, #0
 800d67c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 800d680:	2300      	movs	r3, #0
 800d682:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800d686:	2300      	movs	r3, #0
 800d688:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

    while( macIndex < commandsSize )
 800d68c:	f000 bca5 	b.w	800dfda <ProcessMacCommands+0x97a>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800d690:	78fb      	ldrb	r3, [r7, #3]
 800d692:	687a      	ldr	r2, [r7, #4]
 800d694:	4413      	add	r3, r2
 800d696:	781b      	ldrb	r3, [r3, #0]
 800d698:	4618      	mov	r0, r3
 800d69a:	f003 fef1 	bl	8011480 <LoRaMacCommandsGetCmdSize>
 800d69e:	4603      	mov	r3, r0
 800d6a0:	461a      	mov	r2, r3
 800d6a2:	78fb      	ldrb	r3, [r7, #3]
 800d6a4:	441a      	add	r2, r3
 800d6a6:	78bb      	ldrb	r3, [r7, #2]
 800d6a8:	429a      	cmp	r2, r3
 800d6aa:	f300 849c 	bgt.w	800dfe6 <ProcessMacCommands+0x986>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 800d6ae:	78fb      	ldrb	r3, [r7, #3]
 800d6b0:	1c5a      	adds	r2, r3, #1
 800d6b2:	70fa      	strb	r2, [r7, #3]
 800d6b4:	461a      	mov	r2, r3
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	4413      	add	r3, r2
 800d6ba:	781b      	ldrb	r3, [r3, #0]
 800d6bc:	3b02      	subs	r3, #2
 800d6be:	2b11      	cmp	r3, #17
 800d6c0:	f200 8493 	bhi.w	800dfea <ProcessMacCommands+0x98a>
 800d6c4:	a201      	add	r2, pc, #4	; (adr r2, 800d6cc <ProcessMacCommands+0x6c>)
 800d6c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6ca:	bf00      	nop
 800d6cc:	0800d715 	.word	0x0800d715
 800d6d0:	0800d757 	.word	0x0800d757
 800d6d4:	0800d89b 	.word	0x0800d89b
 800d6d8:	0800d8e7 	.word	0x0800d8e7
 800d6dc:	0800d9f1 	.word	0x0800d9f1
 800d6e0:	0800da49 	.word	0x0800da49
 800d6e4:	0800dafb 	.word	0x0800dafb
 800d6e8:	0800db65 	.word	0x0800db65
 800d6ec:	0800dc67 	.word	0x0800dc67
 800d6f0:	0800dfeb 	.word	0x0800dfeb
 800d6f4:	0800dfeb 	.word	0x0800dfeb
 800d6f8:	0800dd05 	.word	0x0800dd05
 800d6fc:	0800dfeb 	.word	0x0800dfeb
 800d700:	0800dfeb 	.word	0x0800dfeb
 800d704:	0800de1b 	.word	0x0800de1b
 800d708:	0800de4f 	.word	0x0800de4f
 800d70c:	0800dedf 	.word	0x0800dedf
 800d710:	0800df55 	.word	0x0800df55
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800d714:	2004      	movs	r0, #4
 800d716:	f004 f8bd 	bl	8011894 <LoRaMacConfirmQueueIsCmdActive>
 800d71a:	4603      	mov	r3, r0
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	f000 845c 	beq.w	800dfda <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800d722:	2104      	movs	r1, #4
 800d724:	2000      	movs	r0, #0
 800d726:	f004 f829 	bl	801177c <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800d72a:	78fb      	ldrb	r3, [r7, #3]
 800d72c:	1c5a      	adds	r2, r3, #1
 800d72e:	70fa      	strb	r2, [r7, #3]
 800d730:	461a      	mov	r2, r3
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	4413      	add	r3, r2
 800d736:	781a      	ldrb	r2, [r3, #0]
 800d738:	4bc1      	ldr	r3, [pc, #772]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d73a:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800d73e:	78fb      	ldrb	r3, [r7, #3]
 800d740:	1c5a      	adds	r2, r3, #1
 800d742:	70fa      	strb	r2, [r7, #3]
 800d744:	461a      	mov	r2, r3
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	4413      	add	r3, r2
 800d74a:	781a      	ldrb	r2, [r3, #0]
 800d74c:	4bbc      	ldr	r3, [pc, #752]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d74e:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
                }
                break;
 800d752:	f000 bc42 	b.w	800dfda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 800d756:	2300      	movs	r3, #0
 800d758:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 800d75c:	2300      	movs	r3, #0
 800d75e:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 800d762:	2300      	movs	r3, #0
 800d764:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 800d768:	2300      	movs	r3, #0
 800d76a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

                if( adrBlockFound == false )
 800d76e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800d772:	f083 0301 	eor.w	r3, r3, #1
 800d776:	b2db      	uxtb	r3, r3
 800d778:	2b00      	cmp	r3, #0
 800d77a:	f000 808c 	beq.w	800d896 <ProcessMacCommands+0x236>
                {
                    adrBlockFound = true;
 800d77e:	2301      	movs	r3, #1
 800d780:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 800d784:	78fb      	ldrb	r3, [r7, #3]
 800d786:	3b01      	subs	r3, #1
 800d788:	687a      	ldr	r2, [r7, #4]
 800d78a:	4413      	add	r3, r2
 800d78c:	65fb      	str	r3, [r7, #92]	; 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800d78e:	78ba      	ldrb	r2, [r7, #2]
 800d790:	78fb      	ldrb	r3, [r7, #3]
 800d792:	1ad3      	subs	r3, r2, r3
 800d794:	b2db      	uxtb	r3, r3
 800d796:	3301      	adds	r3, #1
 800d798:	b2db      	uxtb	r3, r3
 800d79a:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 800d79e:	4ba8      	ldr	r3, [pc, #672]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d7a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d7a4:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800d7a8:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800d7ac:	4ba4      	ldr	r3, [pc, #656]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d7ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d7b2:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d7b6:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800d7ba:	4ba1      	ldr	r3, [pc, #644]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d7bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d7c0:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800d7c4:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800d7c8:	4b9d      	ldr	r3, [pc, #628]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d7ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d7ce:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800d7d2:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 800d7d6:	4b9a      	ldr	r3, [pc, #616]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d7d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d7dc:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800d7e0:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 800d7e4:	4b96      	ldr	r3, [pc, #600]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d7e6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d7ea:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800d7ee:	65bb      	str	r3, [r7, #88]	; 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 800d7f0:	4b93      	ldr	r3, [pc, #588]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d7f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d7f6:	7818      	ldrb	r0, [r3, #0]
 800d7f8:	f107 0456 	add.w	r4, r7, #86	; 0x56
 800d7fc:	f107 0257 	add.w	r2, r7, #87	; 0x57
 800d800:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800d804:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800d808:	9301      	str	r3, [sp, #4]
 800d80a:	f107 0355 	add.w	r3, r7, #85	; 0x55
 800d80e:	9300      	str	r3, [sp, #0]
 800d810:	4623      	mov	r3, r4
 800d812:	f005 fbbf 	bl	8012f94 <RegionLinkAdrReq>
 800d816:	4603      	mov	r3, r0
 800d818:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 800d81c:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d820:	f003 0307 	and.w	r3, r3, #7
 800d824:	2b07      	cmp	r3, #7
 800d826:	d114      	bne.n	800d852 <ProcessMacCommands+0x1f2>
                    {
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 800d828:	4b85      	ldr	r3, [pc, #532]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d82a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d82e:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 800d832:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 800d836:	4b82      	ldr	r3, [pc, #520]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d838:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d83c:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 800d840:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 800d844:	4b7e      	ldr	r3, [pc, #504]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d846:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d84a:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 800d84e:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800d852:	2300      	movs	r3, #0
 800d854:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800d858:	e00b      	b.n	800d872 <ProcessMacCommands+0x212>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 800d85a:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 800d85e:	2201      	movs	r2, #1
 800d860:	4619      	mov	r1, r3
 800d862:	2003      	movs	r0, #3
 800d864:	f003 fcb4 	bl	80111d0 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800d868:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800d86c:	3301      	adds	r3, #1
 800d86e:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800d872:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800d876:	4a73      	ldr	r2, [pc, #460]	; (800da44 <ProcessMacCommands+0x3e4>)
 800d878:	fba2 2303 	umull	r2, r3, r2, r3
 800d87c:	089b      	lsrs	r3, r3, #2
 800d87e:	b2db      	uxtb	r3, r3
 800d880:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 800d884:	429a      	cmp	r2, r3
 800d886:	d3e8      	bcc.n	800d85a <ProcessMacCommands+0x1fa>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 800d888:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800d88c:	78fb      	ldrb	r3, [r7, #3]
 800d88e:	4413      	add	r3, r2
 800d890:	b2db      	uxtb	r3, r3
 800d892:	3b01      	subs	r3, #1
 800d894:	70fb      	strb	r3, [r7, #3]
                }
                break;
 800d896:	bf00      	nop
 800d898:	e39f      	b.n	800dfda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 800d89a:	78fb      	ldrb	r3, [r7, #3]
 800d89c:	1c5a      	adds	r2, r3, #1
 800d89e:	70fa      	strb	r2, [r7, #3]
 800d8a0:	461a      	mov	r2, r3
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	4413      	add	r3, r2
 800d8a6:	781a      	ldrb	r2, [r3, #0]
 800d8a8:	4b65      	ldr	r3, [pc, #404]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d8aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d8ae:	f002 020f 	and.w	r2, r2, #15
 800d8b2:	b2d2      	uxtb	r2, r2
 800d8b4:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 800d8b8:	4b61      	ldr	r3, [pc, #388]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d8ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d8be:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800d8c2:	461a      	mov	r2, r3
 800d8c4:	2301      	movs	r3, #1
 800d8c6:	fa03 f202 	lsl.w	r2, r3, r2
 800d8ca:	4b5d      	ldr	r3, [pc, #372]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d8cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d8d0:	b292      	uxth	r2, r2
 800d8d2:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 800d8d6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d8da:	2200      	movs	r2, #0
 800d8dc:	4619      	mov	r1, r3
 800d8de:	2004      	movs	r0, #4
 800d8e0:	f003 fc76 	bl	80111d0 <LoRaMacCommandsAddCmd>
                break;
 800d8e4:	e379      	b.n	800dfda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 800d8e6:	2307      	movs	r3, #7
 800d8e8:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 800d8ec:	78fb      	ldrb	r3, [r7, #3]
 800d8ee:	687a      	ldr	r2, [r7, #4]
 800d8f0:	4413      	add	r3, r2
 800d8f2:	781b      	ldrb	r3, [r3, #0]
 800d8f4:	091b      	lsrs	r3, r3, #4
 800d8f6:	b2db      	uxtb	r3, r3
 800d8f8:	b25b      	sxtb	r3, r3
 800d8fa:	f003 0307 	and.w	r3, r3, #7
 800d8fe:	b25b      	sxtb	r3, r3
 800d900:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 800d904:	78fb      	ldrb	r3, [r7, #3]
 800d906:	687a      	ldr	r2, [r7, #4]
 800d908:	4413      	add	r3, r2
 800d90a:	781b      	ldrb	r3, [r3, #0]
 800d90c:	b25b      	sxtb	r3, r3
 800d90e:	f003 030f 	and.w	r3, r3, #15
 800d912:	b25b      	sxtb	r3, r3
 800d914:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 800d918:	78fb      	ldrb	r3, [r7, #3]
 800d91a:	3301      	adds	r3, #1
 800d91c:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 800d91e:	78fb      	ldrb	r3, [r7, #3]
 800d920:	1c5a      	adds	r2, r3, #1
 800d922:	70fa      	strb	r2, [r7, #3]
 800d924:	461a      	mov	r2, r3
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	4413      	add	r3, r2
 800d92a:	781b      	ldrb	r3, [r3, #0]
 800d92c:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800d92e:	78fb      	ldrb	r3, [r7, #3]
 800d930:	1c5a      	adds	r2, r3, #1
 800d932:	70fa      	strb	r2, [r7, #3]
 800d934:	461a      	mov	r2, r3
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	4413      	add	r3, r2
 800d93a:	781b      	ldrb	r3, [r3, #0]
 800d93c:	021a      	lsls	r2, r3, #8
 800d93e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d940:	4313      	orrs	r3, r2
 800d942:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800d944:	78fb      	ldrb	r3, [r7, #3]
 800d946:	1c5a      	adds	r2, r3, #1
 800d948:	70fa      	strb	r2, [r7, #3]
 800d94a:	461a      	mov	r2, r3
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	4413      	add	r3, r2
 800d950:	781b      	ldrb	r3, [r3, #0]
 800d952:	041a      	lsls	r2, r3, #16
 800d954:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d956:	4313      	orrs	r3, r2
 800d958:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 800d95a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d95c:	2264      	movs	r2, #100	; 0x64
 800d95e:	fb02 f303 	mul.w	r3, r2, r3
 800d962:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 800d964:	4b36      	ldr	r3, [pc, #216]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d966:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d96a:	781b      	ldrb	r3, [r3, #0]
 800d96c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800d970:	4611      	mov	r1, r2
 800d972:	4618      	mov	r0, r3
 800d974:	f005 fb35 	bl	8012fe2 <RegionRxParamSetupReq>
 800d978:	4603      	mov	r3, r0
 800d97a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 800d97e:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d982:	f003 0307 	and.w	r3, r3, #7
 800d986:	2b07      	cmp	r3, #7
 800d988:	d123      	bne.n	800d9d2 <ProcessMacCommands+0x372>
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 800d98a:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 800d98e:	4b2c      	ldr	r3, [pc, #176]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d990:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d994:	b2d2      	uxtb	r2, r2
 800d996:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 800d99a:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 800d99e:	4b28      	ldr	r3, [pc, #160]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d9a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d9a4:	b2d2      	uxtb	r2, r2
 800d9a6:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 800d9aa:	4b25      	ldr	r3, [pc, #148]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d9ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d9b0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d9b2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 800d9b6:	4b22      	ldr	r3, [pc, #136]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d9b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d9bc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d9be:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 800d9c2:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 800d9c6:	4b1e      	ldr	r3, [pc, #120]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d9c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d9cc:	b2d2      	uxtb	r2, r2
 800d9ce:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                }
                macCmdPayload[0] = status;
 800d9d2:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d9d6:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 800d9da:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d9de:	2201      	movs	r2, #1
 800d9e0:	4619      	mov	r1, r3
 800d9e2:	2005      	movs	r0, #5
 800d9e4:	f003 fbf4 	bl	80111d0 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800d9e8:	f7ff fe2a 	bl	800d640 <SetMlmeScheduleUplinkIndication>
                break;
 800d9ec:	bf00      	nop
 800d9ee:	e2f4      	b.n	800dfda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 800d9f0:	23ff      	movs	r3, #255	; 0xff
 800d9f2:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 800d9f6:	4b12      	ldr	r3, [pc, #72]	; (800da40 <ProcessMacCommands+0x3e0>)
 800d9f8:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d00d      	beq.n	800da1c <ProcessMacCommands+0x3bc>
 800da00:	4b0f      	ldr	r3, [pc, #60]	; (800da40 <ProcessMacCommands+0x3e0>)
 800da02:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d007      	beq.n	800da1c <ProcessMacCommands+0x3bc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 800da0c:	4b0c      	ldr	r3, [pc, #48]	; (800da40 <ProcessMacCommands+0x3e0>)
 800da0e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	4798      	blx	r3
 800da16:	4603      	mov	r3, r0
 800da18:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 800da1c:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 800da20:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 800da24:	787b      	ldrb	r3, [r7, #1]
 800da26:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800da2a:	b2db      	uxtb	r3, r3
 800da2c:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 800da30:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800da34:	2202      	movs	r2, #2
 800da36:	4619      	mov	r1, r3
 800da38:	2006      	movs	r0, #6
 800da3a:	f003 fbc9 	bl	80111d0 <LoRaMacCommandsAddCmd>
                break;
 800da3e:	e2cc      	b.n	800dfda <ProcessMacCommands+0x97a>
 800da40:	200005e0 	.word	0x200005e0
 800da44:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 800da48:	2303      	movs	r3, #3
 800da4a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 800da4e:	78fb      	ldrb	r3, [r7, #3]
 800da50:	1c5a      	adds	r2, r3, #1
 800da52:	70fa      	strb	r2, [r7, #3]
 800da54:	461a      	mov	r2, r3
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	4413      	add	r3, r2
 800da5a:	781b      	ldrb	r3, [r3, #0]
 800da5c:	b25b      	sxtb	r3, r3
 800da5e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 800da62:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800da66:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 800da68:	78fb      	ldrb	r3, [r7, #3]
 800da6a:	1c5a      	adds	r2, r3, #1
 800da6c:	70fa      	strb	r2, [r7, #3]
 800da6e:	461a      	mov	r2, r3
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	4413      	add	r3, r2
 800da74:	781b      	ldrb	r3, [r3, #0]
 800da76:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800da78:	78fb      	ldrb	r3, [r7, #3]
 800da7a:	1c5a      	adds	r2, r3, #1
 800da7c:	70fa      	strb	r2, [r7, #3]
 800da7e:	461a      	mov	r2, r3
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	4413      	add	r3, r2
 800da84:	781b      	ldrb	r3, [r3, #0]
 800da86:	021a      	lsls	r2, r3, #8
 800da88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da8a:	4313      	orrs	r3, r2
 800da8c:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800da8e:	78fb      	ldrb	r3, [r7, #3]
 800da90:	1c5a      	adds	r2, r3, #1
 800da92:	70fa      	strb	r2, [r7, #3]
 800da94:	461a      	mov	r2, r3
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	4413      	add	r3, r2
 800da9a:	781b      	ldrb	r3, [r3, #0]
 800da9c:	041a      	lsls	r2, r3, #16
 800da9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800daa0:	4313      	orrs	r3, r2
 800daa2:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 800daa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800daa6:	2264      	movs	r2, #100	; 0x64
 800daa8:	fb02 f303 	mul.w	r3, r2, r3
 800daac:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 800daae:	2300      	movs	r3, #0
 800dab0:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 800dab2:	78fb      	ldrb	r3, [r7, #3]
 800dab4:	1c5a      	adds	r2, r3, #1
 800dab6:	70fa      	strb	r2, [r7, #3]
 800dab8:	461a      	mov	r2, r3
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	4413      	add	r3, r2
 800dabe:	781b      	ldrb	r3, [r3, #0]
 800dac0:	b25b      	sxtb	r3, r3
 800dac2:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 800dac6:	4b8d      	ldr	r3, [pc, #564]	; (800dcfc <ProcessMacCommands+0x69c>)
 800dac8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dacc:	781b      	ldrb	r3, [r3, #0]
 800dace:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800dad2:	4611      	mov	r1, r2
 800dad4:	4618      	mov	r0, r3
 800dad6:	f005 fa9f 	bl	8013018 <RegionNewChannelReq>
 800dada:	4603      	mov	r3, r0
 800dadc:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                macCmdPayload[0] = status;
 800dae0:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800dae4:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 800dae8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800daec:	2201      	movs	r2, #1
 800daee:	4619      	mov	r1, r3
 800daf0:	2007      	movs	r0, #7
 800daf2:	f003 fb6d 	bl	80111d0 <LoRaMacCommandsAddCmd>
                break;
 800daf6:	bf00      	nop
 800daf8:	e26f      	b.n	800dfda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 800dafa:	78fb      	ldrb	r3, [r7, #3]
 800dafc:	1c5a      	adds	r2, r3, #1
 800dafe:	70fa      	strb	r2, [r7, #3]
 800db00:	461a      	mov	r2, r3
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	4413      	add	r3, r2
 800db06:	781b      	ldrb	r3, [r3, #0]
 800db08:	f003 030f 	and.w	r3, r3, #15
 800db0c:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 800db10:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800db14:	2b00      	cmp	r3, #0
 800db16:	d104      	bne.n	800db22 <ProcessMacCommands+0x4c2>
                {
                    delay++;
 800db18:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800db1c:	3301      	adds	r3, #1
 800db1e:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 800db22:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800db26:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800db2a:	fb02 f203 	mul.w	r2, r2, r3
 800db2e:	4b73      	ldr	r3, [pc, #460]	; (800dcfc <ProcessMacCommands+0x69c>)
 800db30:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db34:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 800db38:	4b70      	ldr	r3, [pc, #448]	; (800dcfc <ProcessMacCommands+0x69c>)
 800db3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db3e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800db42:	4b6e      	ldr	r3, [pc, #440]	; (800dcfc <ProcessMacCommands+0x69c>)
 800db44:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db48:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 800db4c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 800db50:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800db54:	2200      	movs	r2, #0
 800db56:	4619      	mov	r1, r3
 800db58:	2008      	movs	r0, #8
 800db5a:	f003 fb39 	bl	80111d0 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800db5e:	f7ff fd6f 	bl	800d640 <SetMlmeScheduleUplinkIndication>
                break;
 800db62:	e23a      	b.n	800dfda <ProcessMacCommands+0x97a>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 800db64:	78fb      	ldrb	r3, [r7, #3]
 800db66:	1c5a      	adds	r2, r3, #1
 800db68:	70fa      	strb	r2, [r7, #3]
 800db6a:	461a      	mov	r2, r3
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	4413      	add	r3, r2
 800db70:	781b      	ldrb	r3, [r3, #0]
 800db72:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 800db76:	2300      	movs	r3, #0
 800db78:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 800db7c:	2300      	movs	r3, #0
 800db7e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 800db82:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800db86:	f003 0320 	and.w	r3, r3, #32
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d002      	beq.n	800db94 <ProcessMacCommands+0x534>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 800db8e:	2301      	movs	r3, #1
 800db90:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 800db94:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800db98:	f003 0310 	and.w	r3, r3, #16
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d002      	beq.n	800dba6 <ProcessMacCommands+0x546>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 800dba0:	2301      	movs	r3, #1
 800dba2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 800dba6:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800dbaa:	f003 030f 	and.w	r3, r3, #15
 800dbae:	b2db      	uxtb	r3, r3
 800dbb0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 800dbb4:	4b51      	ldr	r3, [pc, #324]	; (800dcfc <ProcessMacCommands+0x69c>)
 800dbb6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dbba:	781b      	ldrb	r3, [r3, #0]
 800dbbc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800dbc0:	4611      	mov	r1, r2
 800dbc2:	4618      	mov	r0, r3
 800dbc4:	f005 fa43 	bl	801304e <RegionTxParamSetupReq>
 800dbc8:	4603      	mov	r3, r0
 800dbca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbce:	d048      	beq.n	800dc62 <ProcessMacCommands+0x602>
                {
                    // Accept command
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 800dbd0:	4b4a      	ldr	r3, [pc, #296]	; (800dcfc <ProcessMacCommands+0x69c>)
 800dbd2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dbd6:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 800dbda:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 800dbde:	4b47      	ldr	r3, [pc, #284]	; (800dcfc <ProcessMacCommands+0x69c>)
 800dbe0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dbe4:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800dbe8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 800dbec:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800dbf0:	461a      	mov	r2, r3
 800dbf2:	4b43      	ldr	r3, [pc, #268]	; (800dd00 <ProcessMacCommands+0x6a0>)
 800dbf4:	5c9b      	ldrb	r3, [r3, r2]
 800dbf6:	4a41      	ldr	r2, [pc, #260]	; (800dcfc <ProcessMacCommands+0x69c>)
 800dbf8:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 800dbfc:	4618      	mov	r0, r3
 800dbfe:	f7f2 fde5 	bl	80007cc <__aeabi_ui2f>
 800dc02:	4603      	mov	r3, r0
 800dc04:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 800dc08:	2302      	movs	r3, #2
 800dc0a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800dc0e:	4b3b      	ldr	r3, [pc, #236]	; (800dcfc <ProcessMacCommands+0x69c>)
 800dc10:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc14:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800dc18:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800dc1c:	4b37      	ldr	r3, [pc, #220]	; (800dcfc <ProcessMacCommands+0x69c>)
 800dc1e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc22:	781b      	ldrb	r3, [r3, #0]
 800dc24:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800dc28:	4611      	mov	r1, r2
 800dc2a:	4618      	mov	r0, r3
 800dc2c:	f005 f88f 	bl	8012d4e <RegionGetPhyParam>
 800dc30:	4603      	mov	r3, r0
 800dc32:	62bb      	str	r3, [r7, #40]	; 0x28
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 800dc34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc36:	b259      	sxtb	r1, r3
 800dc38:	4b30      	ldr	r3, [pc, #192]	; (800dcfc <ProcessMacCommands+0x69c>)
 800dc3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc3e:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 800dc42:	4b2e      	ldr	r3, [pc, #184]	; (800dcfc <ProcessMacCommands+0x69c>)
 800dc44:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc48:	428a      	cmp	r2, r1
 800dc4a:	bfb8      	it	lt
 800dc4c:	460a      	movlt	r2, r1
 800dc4e:	b252      	sxtb	r2, r2
 800dc50:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 800dc54:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800dc58:	2200      	movs	r2, #0
 800dc5a:	4619      	mov	r1, r3
 800dc5c:	2009      	movs	r0, #9
 800dc5e:	f003 fab7 	bl	80111d0 <LoRaMacCommandsAddCmd>
                }
                break;
 800dc62:	bf00      	nop
 800dc64:	e1b9      	b.n	800dfda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 800dc66:	2303      	movs	r3, #3
 800dc68:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 800dc6c:	78fb      	ldrb	r3, [r7, #3]
 800dc6e:	1c5a      	adds	r2, r3, #1
 800dc70:	70fa      	strb	r2, [r7, #3]
 800dc72:	461a      	mov	r2, r3
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	4413      	add	r3, r2
 800dc78:	781b      	ldrb	r3, [r3, #0]
 800dc7a:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 800dc7e:	78fb      	ldrb	r3, [r7, #3]
 800dc80:	1c5a      	adds	r2, r3, #1
 800dc82:	70fa      	strb	r2, [r7, #3]
 800dc84:	461a      	mov	r2, r3
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	4413      	add	r3, r2
 800dc8a:	781b      	ldrb	r3, [r3, #0]
 800dc8c:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800dc8e:	78fb      	ldrb	r3, [r7, #3]
 800dc90:	1c5a      	adds	r2, r3, #1
 800dc92:	70fa      	strb	r2, [r7, #3]
 800dc94:	461a      	mov	r2, r3
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	4413      	add	r3, r2
 800dc9a:	781b      	ldrb	r3, [r3, #0]
 800dc9c:	021a      	lsls	r2, r3, #8
 800dc9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dca0:	4313      	orrs	r3, r2
 800dca2:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800dca4:	78fb      	ldrb	r3, [r7, #3]
 800dca6:	1c5a      	adds	r2, r3, #1
 800dca8:	70fa      	strb	r2, [r7, #3]
 800dcaa:	461a      	mov	r2, r3
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	4413      	add	r3, r2
 800dcb0:	781b      	ldrb	r3, [r3, #0]
 800dcb2:	041a      	lsls	r2, r3, #16
 800dcb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcb6:	4313      	orrs	r3, r2
 800dcb8:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 800dcba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcbc:	2264      	movs	r2, #100	; 0x64
 800dcbe:	fb02 f303 	mul.w	r3, r2, r3
 800dcc2:	627b      	str	r3, [r7, #36]	; 0x24

                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 800dcc4:	4b0d      	ldr	r3, [pc, #52]	; (800dcfc <ProcessMacCommands+0x69c>)
 800dcc6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dcca:	781b      	ldrb	r3, [r3, #0]
 800dccc:	f107 0220 	add.w	r2, r7, #32
 800dcd0:	4611      	mov	r1, r2
 800dcd2:	4618      	mov	r0, r3
 800dcd4:	f005 f9d6 	bl	8013084 <RegionDlChannelReq>
 800dcd8:	4603      	mov	r3, r0
 800dcda:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                macCmdPayload[0] = status;
 800dcde:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800dce2:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 800dce6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800dcea:	2201      	movs	r2, #1
 800dcec:	4619      	mov	r1, r3
 800dcee:	200a      	movs	r0, #10
 800dcf0:	f003 fa6e 	bl	80111d0 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800dcf4:	f7ff fca4 	bl	800d640 <SetMlmeScheduleUplinkIndication>
                break;
 800dcf8:	bf00      	nop
 800dcfa:	e16e      	b.n	800dfda <ProcessMacCommands+0x97a>
 800dcfc:	200005e0 	.word	0x200005e0
 800dd00:	0801b8b0 	.word	0x0801b8b0
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 800dd04:	200a      	movs	r0, #10
 800dd06:	f003 fdc5 	bl	8011894 <LoRaMacConfirmQueueIsCmdActive>
 800dd0a:	4603      	mov	r3, r0
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	f000 8164 	beq.w	800dfda <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 800dd12:	210a      	movs	r1, #10
 800dd14:	2000      	movs	r0, #0
 800dd16:	f003 fd31 	bl	801177c <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 800dd1a:	f107 0318 	add.w	r3, r7, #24
 800dd1e:	2200      	movs	r2, #0
 800dd20:	601a      	str	r2, [r3, #0]
 800dd22:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 800dd24:	f107 0310 	add.w	r3, r7, #16
 800dd28:	2200      	movs	r2, #0
 800dd2a:	601a      	str	r2, [r3, #0]
 800dd2c:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 800dd2e:	f107 0308 	add.w	r3, r7, #8
 800dd32:	2200      	movs	r2, #0
 800dd34:	601a      	str	r2, [r3, #0]
 800dd36:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 800dd38:	78fb      	ldrb	r3, [r7, #3]
 800dd3a:	1c5a      	adds	r2, r3, #1
 800dd3c:	70fa      	strb	r2, [r7, #3]
 800dd3e:	461a      	mov	r2, r3
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	4413      	add	r3, r2
 800dd44:	781b      	ldrb	r3, [r3, #0]
 800dd46:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 800dd48:	78fb      	ldrb	r3, [r7, #3]
 800dd4a:	1c5a      	adds	r2, r3, #1
 800dd4c:	70fa      	strb	r2, [r7, #3]
 800dd4e:	461a      	mov	r2, r3
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	4413      	add	r3, r2
 800dd54:	781b      	ldrb	r3, [r3, #0]
 800dd56:	021a      	lsls	r2, r3, #8
 800dd58:	69bb      	ldr	r3, [r7, #24]
 800dd5a:	4313      	orrs	r3, r2
 800dd5c:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 800dd5e:	78fb      	ldrb	r3, [r7, #3]
 800dd60:	1c5a      	adds	r2, r3, #1
 800dd62:	70fa      	strb	r2, [r7, #3]
 800dd64:	461a      	mov	r2, r3
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	4413      	add	r3, r2
 800dd6a:	781b      	ldrb	r3, [r3, #0]
 800dd6c:	041a      	lsls	r2, r3, #16
 800dd6e:	69bb      	ldr	r3, [r7, #24]
 800dd70:	4313      	orrs	r3, r2
 800dd72:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 800dd74:	78fb      	ldrb	r3, [r7, #3]
 800dd76:	1c5a      	adds	r2, r3, #1
 800dd78:	70fa      	strb	r2, [r7, #3]
 800dd7a:	461a      	mov	r2, r3
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	4413      	add	r3, r2
 800dd80:	781b      	ldrb	r3, [r3, #0]
 800dd82:	061a      	lsls	r2, r3, #24
 800dd84:	69bb      	ldr	r3, [r7, #24]
 800dd86:	4313      	orrs	r3, r2
 800dd88:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 800dd8a:	78fb      	ldrb	r3, [r7, #3]
 800dd8c:	1c5a      	adds	r2, r3, #1
 800dd8e:	70fa      	strb	r2, [r7, #3]
 800dd90:	461a      	mov	r2, r3
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	4413      	add	r3, r2
 800dd96:	781b      	ldrb	r3, [r3, #0]
 800dd98:	b21b      	sxth	r3, r3
 800dd9a:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 800dd9c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800dda0:	461a      	mov	r2, r3
 800dda2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800dda6:	fb03 f302 	mul.w	r3, r3, r2
 800ddaa:	121b      	asrs	r3, r3, #8
 800ddac:	b21b      	sxth	r3, r3
 800ddae:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 800ddb0:	f107 0310 	add.w	r3, r7, #16
 800ddb4:	f107 0218 	add.w	r2, r7, #24
 800ddb8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ddbc:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 800ddc0:	693a      	ldr	r2, [r7, #16]
 800ddc2:	4b8c      	ldr	r3, [pc, #560]	; (800dff4 <ProcessMacCommands+0x994>)
 800ddc4:	4413      	add	r3, r2
 800ddc6:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 800ddc8:	f107 0308 	add.w	r3, r7, #8
 800ddcc:	4618      	mov	r0, r3
 800ddce:	f00b fd15 	bl	80197fc <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 800ddd2:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 800ddd6:	4b88      	ldr	r3, [pc, #544]	; (800dff8 <ProcessMacCommands+0x998>)
 800ddd8:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 800dddc:	9200      	str	r2, [sp, #0]
 800ddde:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 800dde2:	f107 0210 	add.w	r2, r7, #16
 800dde6:	ca06      	ldmia	r2, {r1, r2}
 800dde8:	f00b fca1 	bl	801972e <SysTimeSub>
 800ddec:	f107 0010 	add.w	r0, r7, #16
 800ddf0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ddf2:	9300      	str	r3, [sp, #0]
 800ddf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ddf6:	f107 0208 	add.w	r2, r7, #8
 800ddfa:	ca06      	ldmia	r2, {r1, r2}
 800ddfc:	f00b fc5e 	bl	80196bc <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 800de00:	f107 0310 	add.w	r3, r7, #16
 800de04:	e893 0003 	ldmia.w	r3, {r0, r1}
 800de08:	f00b fcca 	bl	80197a0 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 800de0c:	f003 f868 	bl	8010ee0 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 800de10:	4b79      	ldr	r3, [pc, #484]	; (800dff8 <ProcessMacCommands+0x998>)
 800de12:	2201      	movs	r2, #1
 800de14:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
                }
                break;
 800de18:	e0df      	b.n	800dfda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 800de1a:	200d      	movs	r0, #13
 800de1c:	f003 fd3a 	bl	8011894 <LoRaMacConfirmQueueIsCmdActive>
 800de20:	4603      	mov	r3, r0
 800de22:	2b00      	cmp	r3, #0
 800de24:	f000 80d9 	beq.w	800dfda <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 800de28:	210d      	movs	r1, #13
 800de2a:	2000      	movs	r0, #0
 800de2c:	f003 fca6 	bl	801177c <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 800de30:	4b71      	ldr	r3, [pc, #452]	; (800dff8 <ProcessMacCommands+0x998>)
 800de32:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800de36:	2b04      	cmp	r3, #4
 800de38:	f000 80cf 	beq.w	800dfda <ProcessMacCommands+0x97a>
 800de3c:	4b6e      	ldr	r3, [pc, #440]	; (800dff8 <ProcessMacCommands+0x998>)
 800de3e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800de42:	2b05      	cmp	r3, #5
 800de44:	f000 80c9 	beq.w	800dfda <ProcessMacCommands+0x97a>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 800de48:	f003 f82b 	bl	8010ea2 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 800de4c:	e0c5      	b.n	800dfda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 800de4e:	2303      	movs	r3, #3
 800de50:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 800de54:	2300      	movs	r3, #0
 800de56:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 800de58:	78fb      	ldrb	r3, [r7, #3]
 800de5a:	1c5a      	adds	r2, r3, #1
 800de5c:	70fa      	strb	r2, [r7, #3]
 800de5e:	461a      	mov	r2, r3
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	4413      	add	r3, r2
 800de64:	781b      	ldrb	r3, [r3, #0]
 800de66:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 800de68:	78fb      	ldrb	r3, [r7, #3]
 800de6a:	1c5a      	adds	r2, r3, #1
 800de6c:	70fa      	strb	r2, [r7, #3]
 800de6e:	461a      	mov	r2, r3
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	4413      	add	r3, r2
 800de74:	781b      	ldrb	r3, [r3, #0]
 800de76:	021b      	lsls	r3, r3, #8
 800de78:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800de7a:	4313      	orrs	r3, r2
 800de7c:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 800de7e:	78fb      	ldrb	r3, [r7, #3]
 800de80:	1c5a      	adds	r2, r3, #1
 800de82:	70fa      	strb	r2, [r7, #3]
 800de84:	461a      	mov	r2, r3
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	4413      	add	r3, r2
 800de8a:	781b      	ldrb	r3, [r3, #0]
 800de8c:	041b      	lsls	r3, r3, #16
 800de8e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800de90:	4313      	orrs	r3, r2
 800de92:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 800de94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800de96:	2264      	movs	r2, #100	; 0x64
 800de98:	fb02 f303 	mul.w	r3, r2, r3
 800de9c:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 800de9e:	78fb      	ldrb	r3, [r7, #3]
 800dea0:	1c5a      	adds	r2, r3, #1
 800dea2:	70fa      	strb	r2, [r7, #3]
 800dea4:	461a      	mov	r2, r3
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	4413      	add	r3, r2
 800deaa:	781b      	ldrb	r3, [r3, #0]
 800deac:	f003 030f 	and.w	r3, r3, #15
 800deb0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 800deb4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800deb8:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800deba:	4618      	mov	r0, r3
 800debc:	f002 fff7 	bl	8010eae <LoRaMacClassBPingSlotChannelReq>
 800dec0:	4603      	mov	r3, r0
 800dec2:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 800dec6:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800deca:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 800dece:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800ded2:	2201      	movs	r2, #1
 800ded4:	4619      	mov	r1, r3
 800ded6:	2011      	movs	r0, #17
 800ded8:	f003 f97a 	bl	80111d0 <LoRaMacCommandsAddCmd>
                break;
 800dedc:	e07d      	b.n	800dfda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 800dede:	200e      	movs	r0, #14
 800dee0:	f003 fcd8 	bl	8011894 <LoRaMacConfirmQueueIsCmdActive>
 800dee4:	4603      	mov	r3, r0
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d077      	beq.n	800dfda <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 800deea:	210e      	movs	r1, #14
 800deec:	2000      	movs	r0, #0
 800deee:	f003 fc45 	bl	801177c <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 800def2:	2300      	movs	r3, #0
 800def4:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 800def8:	2300      	movs	r3, #0
 800defa:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 800defe:	78fb      	ldrb	r3, [r7, #3]
 800df00:	1c5a      	adds	r2, r3, #1
 800df02:	70fa      	strb	r2, [r7, #3]
 800df04:	461a      	mov	r2, r3
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	4413      	add	r3, r2
 800df0a:	781b      	ldrb	r3, [r3, #0]
 800df0c:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 800df10:	78fb      	ldrb	r3, [r7, #3]
 800df12:	1c5a      	adds	r2, r3, #1
 800df14:	70fa      	strb	r2, [r7, #3]
 800df16:	461a      	mov	r2, r3
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	4413      	add	r3, r2
 800df1c:	781b      	ldrb	r3, [r3, #0]
 800df1e:	021b      	lsls	r3, r3, #8
 800df20:	b21a      	sxth	r2, r3
 800df22:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 800df26:	4313      	orrs	r3, r2
 800df28:	b21b      	sxth	r3, r3
 800df2a:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 800df2e:	78fb      	ldrb	r3, [r7, #3]
 800df30:	1c5a      	adds	r2, r3, #1
 800df32:	70fa      	strb	r2, [r7, #3]
 800df34:	461a      	mov	r2, r3
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	4413      	add	r3, r2
 800df3a:	781b      	ldrb	r3, [r3, #0]
 800df3c:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 800df40:	4b2e      	ldr	r3, [pc, #184]	; (800dffc <ProcessMacCommands+0x99c>)
 800df42:	681a      	ldr	r2, [r3, #0]
 800df44:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 800df48:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800df4c:	4618      	mov	r0, r3
 800df4e:	f002 ffba 	bl	8010ec6 <LoRaMacClassBBeaconTimingAns>
                }
                break;
 800df52:	e042      	b.n	800dfda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 800df54:	2300      	movs	r3, #0
 800df56:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 800df5a:	78fb      	ldrb	r3, [r7, #3]
 800df5c:	1c5a      	adds	r2, r3, #1
 800df5e:	70fa      	strb	r2, [r7, #3]
 800df60:	461a      	mov	r2, r3
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	4413      	add	r3, r2
 800df66:	781b      	ldrb	r3, [r3, #0]
 800df68:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 800df6c:	78fb      	ldrb	r3, [r7, #3]
 800df6e:	1c5a      	adds	r2, r3, #1
 800df70:	70fa      	strb	r2, [r7, #3]
 800df72:	461a      	mov	r2, r3
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	4413      	add	r3, r2
 800df78:	781b      	ldrb	r3, [r3, #0]
 800df7a:	021b      	lsls	r3, r3, #8
 800df7c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800df80:	4313      	orrs	r3, r2
 800df82:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 800df86:	78fb      	ldrb	r3, [r7, #3]
 800df88:	1c5a      	adds	r2, r3, #1
 800df8a:	70fa      	strb	r2, [r7, #3]
 800df8c:	461a      	mov	r2, r3
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	4413      	add	r3, r2
 800df92:	781b      	ldrb	r3, [r3, #0]
 800df94:	041b      	lsls	r3, r3, #16
 800df96:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800df9a:	4313      	orrs	r3, r2
 800df9c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 800dfa0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800dfa4:	2264      	movs	r2, #100	; 0x64
 800dfa6:	fb02 f303 	mul.w	r3, r2, r3
 800dfaa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 800dfae:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800dfb2:	f002 ff9b 	bl	8010eec <LoRaMacClassBBeaconFreqReq>
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d003      	beq.n	800dfc4 <ProcessMacCommands+0x964>
                    {
                        macCmdPayload[0] = 1;
 800dfbc:	2301      	movs	r3, #1
 800dfbe:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 800dfc2:	e002      	b.n	800dfca <ProcessMacCommands+0x96a>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 800dfca:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800dfce:	2201      	movs	r2, #1
 800dfd0:	4619      	mov	r1, r3
 800dfd2:	2013      	movs	r0, #19
 800dfd4:	f003 f8fc 	bl	80111d0 <LoRaMacCommandsAddCmd>
                }
                break;
 800dfd8:	bf00      	nop
    while( macIndex < commandsSize )
 800dfda:	78fa      	ldrb	r2, [r7, #3]
 800dfdc:	78bb      	ldrb	r3, [r7, #2]
 800dfde:	429a      	cmp	r2, r3
 800dfe0:	f4ff ab56 	bcc.w	800d690 <ProcessMacCommands+0x30>
 800dfe4:	e002      	b.n	800dfec <ProcessMacCommands+0x98c>
            return;
 800dfe6:	bf00      	nop
 800dfe8:	e000      	b.n	800dfec <ProcessMacCommands+0x98c>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 800dfea:	bf00      	nop
        }
    }
}
 800dfec:	378c      	adds	r7, #140	; 0x8c
 800dfee:	46bd      	mov	sp, r7
 800dff0:	bd90      	pop	{r4, r7, pc}
 800dff2:	bf00      	nop
 800dff4:	12d53d80 	.word	0x12d53d80
 800dff8:	200005e0 	.word	0x200005e0
 800dffc:	200018d8 	.word	0x200018d8

0800e000 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 800e000:	b580      	push	{r7, lr}
 800e002:	b08e      	sub	sp, #56	; 0x38
 800e004:	af02      	add	r7, sp, #8
 800e006:	60f8      	str	r0, [r7, #12]
 800e008:	607a      	str	r2, [r7, #4]
 800e00a:	461a      	mov	r2, r3
 800e00c:	460b      	mov	r3, r1
 800e00e:	72fb      	strb	r3, [r7, #11]
 800e010:	4613      	mov	r3, r2
 800e012:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e014:	2303      	movs	r3, #3
 800e016:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800e01a:	4b7d      	ldr	r3, [pc, #500]	; (800e210 <Send+0x210>)
 800e01c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e020:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 800e024:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800e028:	4b79      	ldr	r3, [pc, #484]	; (800e210 <Send+0x210>)
 800e02a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e02e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800e032:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800e036:	4b76      	ldr	r3, [pc, #472]	; (800e210 <Send+0x210>)
 800e038:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e03c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e040:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800e042:	4b73      	ldr	r3, [pc, #460]	; (800e210 <Send+0x210>)
 800e044:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e048:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d101      	bne.n	800e054 <Send+0x54>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 800e050:	2307      	movs	r3, #7
 800e052:	e0d9      	b.n	800e208 <Send+0x208>
    }
    if( MacCtx.NvmCtx->MaxDCycle == 0 )
 800e054:	4b6e      	ldr	r3, [pc, #440]	; (800e210 <Send+0x210>)
 800e056:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e05a:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d105      	bne.n	800e06e <Send+0x6e>
    {
        MacCtx.NvmCtx->AggregatedTimeOff = 0;
 800e062:	4b6b      	ldr	r3, [pc, #428]	; (800e210 <Send+0x210>)
 800e064:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e068:	2200      	movs	r2, #0
 800e06a:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }

    fCtrl.Value = 0;
 800e06e:	2300      	movs	r3, #0
 800e070:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 800e074:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e078:	f36f 0303 	bfc	r3, #0, #4
 800e07c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 800e080:	4b63      	ldr	r3, [pc, #396]	; (800e210 <Send+0x210>)
 800e082:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e086:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 800e08a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e08e:	f362 13c7 	bfi	r3, r2, #7, #1
 800e092:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800e096:	4b5e      	ldr	r3, [pc, #376]	; (800e210 <Send+0x210>)
 800e098:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e09c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800e0a0:	2b01      	cmp	r3, #1
 800e0a2:	d106      	bne.n	800e0b2 <Send+0xb2>
    {
        fCtrl.Bits.FPending      = 1;
 800e0a4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e0a8:	f043 0310 	orr.w	r3, r3, #16
 800e0ac:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 800e0b0:	e005      	b.n	800e0be <Send+0xbe>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 800e0b2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e0b6:	f36f 1304 	bfc	r3, #4, #1
 800e0ba:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( MacCtx.NvmCtx->SrvAckRequested == true )
 800e0be:	4b54      	ldr	r3, [pc, #336]	; (800e210 <Send+0x210>)
 800e0c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0c4:	f893 314b 	ldrb.w	r3, [r3, #331]	; 0x14b
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d005      	beq.n	800e0d8 <Send+0xd8>
    {
        fCtrl.Bits.Ack = 1;
 800e0cc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e0d0:	f043 0320 	orr.w	r3, r3, #32
 800e0d4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.Version = MacCtx.NvmCtx->Version;
 800e0d8:	4b4d      	ldr	r3, [pc, #308]	; (800e210 <Send+0x210>)
 800e0da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0de:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800e0e2:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 800e0e4:	2301      	movs	r3, #1
 800e0e6:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 800e0e8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e0ec:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800e0f0:	b2db      	uxtb	r3, r3
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	bf14      	ite	ne
 800e0f6:	2301      	movne	r3, #1
 800e0f8:	2300      	moveq	r3, #0
 800e0fa:	b2db      	uxtb	r3, r3
 800e0fc:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800e0fe:	4b44      	ldr	r3, [pc, #272]	; (800e210 <Send+0x210>)
 800e100:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e104:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e108:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800e10a:	4b41      	ldr	r3, [pc, #260]	; (800e210 <Send+0x210>)
 800e10c:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 800e110:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800e112:	4b3f      	ldr	r3, [pc, #252]	; (800e210 <Send+0x210>)
 800e114:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 800e118:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800e11a:	4b3d      	ldr	r3, [pc, #244]	; (800e210 <Send+0x210>)
 800e11c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e120:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e124:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800e128:	4b39      	ldr	r3, [pc, #228]	; (800e210 <Send+0x210>)
 800e12a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e12e:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800e132:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800e136:	4b36      	ldr	r3, [pc, #216]	; (800e210 <Send+0x210>)
 800e138:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e13c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800e140:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 800e144:	4b32      	ldr	r3, [pc, #200]	; (800e210 <Send+0x210>)
 800e146:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e14a:	781b      	ldrb	r3, [r3, #0]
 800e14c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800e150:	4b2f      	ldr	r3, [pc, #188]	; (800e210 <Send+0x210>)
 800e152:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e156:	f103 0185 	add.w	r1, r3, #133	; 0x85
                                               &MacCtx.NvmCtx->MacParams.ChannelsTxPower, &adrAckCounter );
 800e15a:	4b2d      	ldr	r3, [pc, #180]	; (800e210 <Send+0x210>)
 800e15c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800e160:	f103 0284 	add.w	r2, r3, #132	; 0x84
 800e164:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e168:	f107 0014 	add.w	r0, r7, #20
 800e16c:	f002 fdc2 	bl	8010cf4 <LoRaMacAdrCalcNext>
 800e170:	4603      	mov	r3, r0
 800e172:	461a      	mov	r2, r3
 800e174:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e178:	f362 1386 	bfi	r3, r2, #6, #1
 800e17c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 800e180:	7afa      	ldrb	r2, [r7, #11]
 800e182:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800e186:	893b      	ldrh	r3, [r7, #8]
 800e188:	9300      	str	r3, [sp, #0]
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	68f8      	ldr	r0, [r7, #12]
 800e18e:	f000 fc5b 	bl	800ea48 <PrepareFrame>
 800e192:	4603      	mov	r3, r0
 800e194:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 800e198:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d003      	beq.n	800e1a8 <Send+0x1a8>
 800e1a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e1a4:	2b0a      	cmp	r3, #10
 800e1a6:	d107      	bne.n	800e1b8 <Send+0x1b8>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 800e1a8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800e1ac:	4618      	mov	r0, r3
 800e1ae:	f000 f995 	bl	800e4dc <ScheduleTx>
 800e1b2:	4603      	mov	r3, r0
 800e1b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 800e1b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d00e      	beq.n	800e1de <Send+0x1de>
    {
        // Bad case - restore
        // Store local variables
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 800e1c0:	4b13      	ldr	r3, [pc, #76]	; (800e210 <Send+0x210>)
 800e1c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e1c6:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800e1ca:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 800e1ce:	4b10      	ldr	r3, [pc, #64]	; (800e210 <Send+0x210>)
 800e1d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e1d4:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800e1d8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800e1dc:	e012      	b.n	800e204 <Send+0x204>
    }
    else
    {
        // Good case
        MacCtx.NvmCtx->SrvAckRequested = false;
 800e1de:	4b0c      	ldr	r3, [pc, #48]	; (800e210 <Send+0x210>)
 800e1e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 800e1ea:	4b09      	ldr	r3, [pc, #36]	; (800e210 <Send+0x210>)
 800e1ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e1f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e1f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 800e1f6:	f003 f867 	bl	80112c8 <LoRaMacCommandsRemoveNoneStickyCmds>
 800e1fa:	4603      	mov	r3, r0
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d001      	beq.n	800e204 <Send+0x204>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e200:	2313      	movs	r3, #19
 800e202:	e001      	b.n	800e208 <Send+0x208>
        }
    }
    return status;
 800e204:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e208:	4618      	mov	r0, r3
 800e20a:	3730      	adds	r7, #48	; 0x30
 800e20c:	46bd      	mov	sp, r7
 800e20e:	bd80      	pop	{r7, pc}
 800e210:	200005e0 	.word	0x200005e0

0800e214 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 800e214:	b580      	push	{r7, lr}
 800e216:	b084      	sub	sp, #16
 800e218:	af00      	add	r7, sp, #0
 800e21a:	4603      	mov	r3, r0
 800e21c:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e21e:	2300      	movs	r3, #0
 800e220:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 800e222:	2300      	movs	r3, #0
 800e224:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 800e226:	2301      	movs	r3, #1
 800e228:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 800e22a:	79fb      	ldrb	r3, [r7, #7]
 800e22c:	2bff      	cmp	r3, #255	; 0xff
 800e22e:	d129      	bne.n	800e284 <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 800e230:	2000      	movs	r0, #0
 800e232:	f7ff f8c3 	bl	800d3bc <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 800e236:	4b1a      	ldr	r3, [pc, #104]	; (800e2a0 <SendReJoinReq+0x8c>)
 800e238:	2200      	movs	r2, #0
 800e23a:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 800e23e:	4b18      	ldr	r3, [pc, #96]	; (800e2a0 <SendReJoinReq+0x8c>)
 800e240:	4a18      	ldr	r2, [pc, #96]	; (800e2a4 <SendReJoinReq+0x90>)
 800e242:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800e246:	4b16      	ldr	r3, [pc, #88]	; (800e2a0 <SendReJoinReq+0x8c>)
 800e248:	22ff      	movs	r2, #255	; 0xff
 800e24a:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 800e24e:	7b3b      	ldrb	r3, [r7, #12]
 800e250:	f36f 1347 	bfc	r3, #5, #3
 800e254:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 800e256:	7b3a      	ldrb	r2, [r7, #12]
 800e258:	4b11      	ldr	r3, [pc, #68]	; (800e2a0 <SendReJoinReq+0x8c>)
 800e25a:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 800e25e:	f7fc fd8d 	bl	800ad7c <SecureElementGetJoinEui>
 800e262:	4603      	mov	r3, r0
 800e264:	2208      	movs	r2, #8
 800e266:	4619      	mov	r1, r3
 800e268:	480f      	ldr	r0, [pc, #60]	; (800e2a8 <SendReJoinReq+0x94>)
 800e26a:	f008 faa6 	bl	80167ba <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 800e26e:	f7fc fd61 	bl	800ad34 <SecureElementGetDevEui>
 800e272:	4603      	mov	r3, r0
 800e274:	2208      	movs	r2, #8
 800e276:	4619      	mov	r1, r3
 800e278:	480c      	ldr	r0, [pc, #48]	; (800e2ac <SendReJoinReq+0x98>)
 800e27a:	f008 fa9e 	bl	80167ba <memcpy1>

            allowDelayedTx = false;
 800e27e:	2300      	movs	r3, #0
 800e280:	73fb      	strb	r3, [r7, #15]

            break;
 800e282:	e002      	b.n	800e28a <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800e284:	2302      	movs	r3, #2
 800e286:	73bb      	strb	r3, [r7, #14]
            break;
 800e288:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 800e28a:	7bfb      	ldrb	r3, [r7, #15]
 800e28c:	4618      	mov	r0, r3
 800e28e:	f000 f925 	bl	800e4dc <ScheduleTx>
 800e292:	4603      	mov	r3, r0
 800e294:	73bb      	strb	r3, [r7, #14]
    return status;
 800e296:	7bbb      	ldrb	r3, [r7, #14]
}
 800e298:	4618      	mov	r0, r3
 800e29a:	3710      	adds	r7, #16
 800e29c:	46bd      	mov	sp, r7
 800e29e:	bd80      	pop	{r7, pc}
 800e2a0:	200005e0 	.word	0x200005e0
 800e2a4:	200005e2 	.word	0x200005e2
 800e2a8:	200006ee 	.word	0x200006ee
 800e2ac:	200006f6 	.word	0x200006f6

0800e2b0 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 800e2b0:	b580      	push	{r7, lr}
 800e2b2:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800e2b4:	f002 fda4 	bl	8010e00 <LoRaMacClassBIsBeaconExpected>
 800e2b8:	4603      	mov	r3, r0
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d001      	beq.n	800e2c2 <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 800e2be:	230e      	movs	r3, #14
 800e2c0:	e015      	b.n	800e2ee <CheckForClassBCollision+0x3e>
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800e2c2:	4b0c      	ldr	r3, [pc, #48]	; (800e2f4 <CheckForClassBCollision+0x44>)
 800e2c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e2c8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800e2cc:	2b01      	cmp	r3, #1
 800e2ce:	d10d      	bne.n	800e2ec <CheckForClassBCollision+0x3c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800e2d0:	f002 fd9d 	bl	8010e0e <LoRaMacClassBIsPingExpected>
 800e2d4:	4603      	mov	r3, r0
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d001      	beq.n	800e2de <CheckForClassBCollision+0x2e>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800e2da:	230f      	movs	r3, #15
 800e2dc:	e007      	b.n	800e2ee <CheckForClassBCollision+0x3e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800e2de:	f002 fd9d 	bl	8010e1c <LoRaMacClassBIsMulticastExpected>
 800e2e2:	4603      	mov	r3, r0
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d001      	beq.n	800e2ec <CheckForClassBCollision+0x3c>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800e2e8:	230f      	movs	r3, #15
 800e2ea:	e000      	b.n	800e2ee <CheckForClassBCollision+0x3e>
        }
    }
    return LORAMAC_STATUS_OK;
 800e2ec:	2300      	movs	r3, #0
}
 800e2ee:	4618      	mov	r0, r3
 800e2f0:	bd80      	pop	{r7, pc}
 800e2f2:	bf00      	nop
 800e2f4:	200005e0 	.word	0x200005e0

0800e2f8 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 800e2f8:	b590      	push	{r4, r7, lr}
 800e2fa:	b083      	sub	sp, #12
 800e2fc:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e2fe:	4b3f      	ldr	r3, [pc, #252]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e300:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e304:	781c      	ldrb	r4, [r3, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800e306:	4b3d      	ldr	r3, [pc, #244]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e308:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e30c:	7818      	ldrb	r0, [r3, #0]
                                                          MacCtx.NvmCtx->MacParams.DownlinkDwellTime,
 800e30e:	4b3b      	ldr	r3, [pc, #236]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e310:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800e314:	f893 10b9 	ldrb.w	r1, [r3, #185]	; 0xb9
                                                          MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800e318:	4b38      	ldr	r3, [pc, #224]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e31a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800e31e:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
                                                          MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 800e322:	4b36      	ldr	r3, [pc, #216]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e324:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e328:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800e32c:	b25b      	sxtb	r3, r3
 800e32e:	f004 ff25 	bl	801317c <RegionApplyDrOffset>
 800e332:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e334:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800e336:	4b31      	ldr	r3, [pc, #196]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e338:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e33c:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800e340:	4b2e      	ldr	r3, [pc, #184]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e342:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e34a:	482d      	ldr	r0, [pc, #180]	; (800e400 <ComputeRxWindowParameters+0x108>)
 800e34c:	9000      	str	r0, [sp, #0]
 800e34e:	4620      	mov	r0, r4
 800e350:	f004 fdbd 	bl	8012ece <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e354:	4b29      	ldr	r3, [pc, #164]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e356:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e35a:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate,
 800e35c:	4b27      	ldr	r3, [pc, #156]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e35e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e362:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e366:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800e368:	4b24      	ldr	r3, [pc, #144]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e36a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e36e:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800e372:	4b22      	ldr	r3, [pc, #136]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e374:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e378:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e37c:	4c21      	ldr	r4, [pc, #132]	; (800e404 <ComputeRxWindowParameters+0x10c>)
 800e37e:	9400      	str	r4, [sp, #0]
 800e380:	f004 fda5 	bl	8012ece <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800e384:	4b1d      	ldr	r3, [pc, #116]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e386:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e38a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e38e:	4a1b      	ldr	r2, [pc, #108]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e390:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800e394:	4413      	add	r3, r2
 800e396:	4a19      	ldr	r2, [pc, #100]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e398:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800e39c:	4b17      	ldr	r3, [pc, #92]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e39e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e3a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800e3a6:	4a15      	ldr	r2, [pc, #84]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e3a8:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800e3ac:	4413      	add	r3, r2
 800e3ae:	4a13      	ldr	r2, [pc, #76]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e3b0:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800e3b4:	4b11      	ldr	r3, [pc, #68]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e3b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e3ba:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d117      	bne.n	800e3f2 <ComputeRxWindowParameters+0xfa>
    {
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800e3c2:	4b0e      	ldr	r3, [pc, #56]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e3c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e3c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800e3cc:	4a0b      	ldr	r2, [pc, #44]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e3ce:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800e3d2:	4413      	add	r3, r2
 800e3d4:	4a09      	ldr	r2, [pc, #36]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e3d6:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800e3da:	4b08      	ldr	r3, [pc, #32]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e3dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e3e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800e3e4:	4a05      	ldr	r2, [pc, #20]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e3e6:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800e3ea:	4413      	add	r3, r2
 800e3ec:	4a03      	ldr	r2, [pc, #12]	; (800e3fc <ComputeRxWindowParameters+0x104>)
 800e3ee:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 800e3f2:	bf00      	nop
 800e3f4:	3704      	adds	r7, #4
 800e3f6:	46bd      	mov	sp, r7
 800e3f8:	bd90      	pop	{r4, r7, pc}
 800e3fa:	bf00      	nop
 800e3fc:	200005e0 	.word	0x200005e0
 800e400:	20000998 	.word	0x20000998
 800e404:	200009ac 	.word	0x200009ac

0800e408 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 800e408:	b580      	push	{r7, lr}
 800e40a:	b082      	sub	sp, #8
 800e40c:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 800e40e:	2300      	movs	r3, #0
 800e410:	607b      	str	r3, [r7, #4]

    if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 800e412:	4b15      	ldr	r3, [pc, #84]	; (800e468 <VerifyTxFrame+0x60>)
 800e414:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e418:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d01d      	beq.n	800e45c <VerifyTxFrame+0x54>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800e420:	1d3b      	adds	r3, r7, #4
 800e422:	4618      	mov	r0, r3
 800e424:	f002 ff9a 	bl	801135c <LoRaMacCommandsGetSizeSerializedCmds>
 800e428:	4603      	mov	r3, r0
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d001      	beq.n	800e432 <VerifyTxFrame+0x2a>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e42e:	2313      	movs	r3, #19
 800e430:	e015      	b.n	800e45e <VerifyTxFrame+0x56>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 800e432:	4b0d      	ldr	r3, [pc, #52]	; (800e468 <VerifyTxFrame+0x60>)
 800e434:	f893 0237 	ldrb.w	r0, [r3, #567]	; 0x237
 800e438:	4b0b      	ldr	r3, [pc, #44]	; (800e468 <VerifyTxFrame+0x60>)
 800e43a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e43e:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e442:	687a      	ldr	r2, [r7, #4]
 800e444:	b2d2      	uxtb	r2, r2
 800e446:	4619      	mov	r1, r3
 800e448:	f7ff f8d2 	bl	800d5f0 <ValidatePayloadLength>
 800e44c:	4603      	mov	r3, r0
 800e44e:	f083 0301 	eor.w	r3, r3, #1
 800e452:	b2db      	uxtb	r3, r3
 800e454:	2b00      	cmp	r3, #0
 800e456:	d001      	beq.n	800e45c <VerifyTxFrame+0x54>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 800e458:	2308      	movs	r3, #8
 800e45a:	e000      	b.n	800e45e <VerifyTxFrame+0x56>
        }
    }
    return LORAMAC_STATUS_OK;
 800e45c:	2300      	movs	r3, #0
}
 800e45e:	4618      	mov	r0, r3
 800e460:	3708      	adds	r7, #8
 800e462:	46bd      	mov	sp, r7
 800e464:	bd80      	pop	{r7, pc}
 800e466:	bf00      	nop
 800e468:	200005e0 	.word	0x200005e0

0800e46c <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 800e46c:	b580      	push	{r7, lr}
 800e46e:	b082      	sub	sp, #8
 800e470:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 800e472:	4b18      	ldr	r3, [pc, #96]	; (800e4d4 <SerializeTxFrame+0x68>)
 800e474:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d002      	beq.n	800e482 <SerializeTxFrame+0x16>
 800e47c:	2b04      	cmp	r3, #4
 800e47e:	d011      	beq.n	800e4a4 <SerializeTxFrame+0x38>
 800e480:	e021      	b.n	800e4c6 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800e482:	4815      	ldr	r0, [pc, #84]	; (800e4d8 <SerializeTxFrame+0x6c>)
 800e484:	f004 fad5 	bl	8012a32 <LoRaMacSerializerJoinRequest>
 800e488:	4603      	mov	r3, r0
 800e48a:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800e48c:	79fb      	ldrb	r3, [r7, #7]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d001      	beq.n	800e496 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e492:	2311      	movs	r3, #17
 800e494:	e01a      	b.n	800e4cc <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800e496:	4b0f      	ldr	r3, [pc, #60]	; (800e4d4 <SerializeTxFrame+0x68>)
 800e498:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e49c:	b29a      	uxth	r2, r3
 800e49e:	4b0d      	ldr	r3, [pc, #52]	; (800e4d4 <SerializeTxFrame+0x68>)
 800e4a0:	801a      	strh	r2, [r3, #0]
            break;
 800e4a2:	e012      	b.n	800e4ca <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 800e4a4:	480c      	ldr	r0, [pc, #48]	; (800e4d8 <SerializeTxFrame+0x6c>)
 800e4a6:	f004 fb46 	bl	8012b36 <LoRaMacSerializerData>
 800e4aa:	4603      	mov	r3, r0
 800e4ac:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800e4ae:	79fb      	ldrb	r3, [r7, #7]
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d001      	beq.n	800e4b8 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e4b4:	2311      	movs	r3, #17
 800e4b6:	e009      	b.n	800e4cc <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800e4b8:	4b06      	ldr	r3, [pc, #24]	; (800e4d4 <SerializeTxFrame+0x68>)
 800e4ba:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e4be:	b29a      	uxth	r2, r3
 800e4c0:	4b04      	ldr	r3, [pc, #16]	; (800e4d4 <SerializeTxFrame+0x68>)
 800e4c2:	801a      	strh	r2, [r3, #0]
            break;
 800e4c4:	e001      	b.n	800e4ca <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800e4c6:	2303      	movs	r3, #3
 800e4c8:	e000      	b.n	800e4cc <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 800e4ca:	2300      	movs	r3, #0
}
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	3708      	adds	r7, #8
 800e4d0:	46bd      	mov	sp, r7
 800e4d2:	bd80      	pop	{r7, pc}
 800e4d4:	200005e0 	.word	0x200005e0
 800e4d8:	200006e8 	.word	0x200006e8

0800e4dc <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 800e4dc:	b580      	push	{r7, lr}
 800e4de:	b090      	sub	sp, #64	; 0x40
 800e4e0:	af02      	add	r7, sp, #8
 800e4e2:	4603      	mov	r3, r0
 800e4e4:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e4e6:	2303      	movs	r3, #3
 800e4e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 800e4ec:	f7ff fee0 	bl	800e2b0 <CheckForClassBCollision>
 800e4f0:	4603      	mov	r3, r0
 800e4f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800e4f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d002      	beq.n	800e504 <ScheduleTx+0x28>
    {
        return status;
 800e4fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e502:	e0a2      	b.n	800e64a <ScheduleTx+0x16e>
    }

    // Update back-off
    CalculateBackOff( );
 800e504:	f000 f90a 	bl	800e71c <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 800e508:	f7ff ffb0 	bl	800e46c <SerializeTxFrame>
 800e50c:	4603      	mov	r3, r0
 800e50e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800e512:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e516:	2b00      	cmp	r3, #0
 800e518:	d002      	beq.n	800e520 <ScheduleTx+0x44>
    {
        return status;
 800e51a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e51e:	e094      	b.n	800e64a <ScheduleTx+0x16e>
    }

    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 800e520:	4b4c      	ldr	r3, [pc, #304]	; (800e654 <ScheduleTx+0x178>)
 800e522:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e526:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800e52a:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800e52c:	4b49      	ldr	r3, [pc, #292]	; (800e654 <ScheduleTx+0x178>)
 800e52e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e532:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e536:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 800e538:	4b46      	ldr	r3, [pc, #280]	; (800e654 <ScheduleTx+0x178>)
 800e53a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e53e:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800e542:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 800e544:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e548:	4618      	mov	r0, r3
 800e54a:	f00b f98f 	bl	801986c <SysTimeGetMcuTime>
 800e54e:	4b41      	ldr	r3, [pc, #260]	; (800e654 <ScheduleTx+0x178>)
 800e550:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e554:	4638      	mov	r0, r7
 800e556:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 800e55a:	9200      	str	r2, [sp, #0]
 800e55c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800e560:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800e564:	ca06      	ldmia	r2, {r1, r2}
 800e566:	f00b f8e2 	bl	801972e <SysTimeSub>
 800e56a:	f107 0320 	add.w	r3, r7, #32
 800e56e:	463a      	mov	r2, r7
 800e570:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e574:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 800e578:	4b36      	ldr	r3, [pc, #216]	; (800e654 <ScheduleTx+0x178>)
 800e57a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e57e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800e582:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 800e584:	2300      	movs	r3, #0
 800e586:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 800e58a:	2301      	movs	r3, #1
 800e58c:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 800e58e:	4b31      	ldr	r3, [pc, #196]	; (800e654 <ScheduleTx+0x178>)
 800e590:	881b      	ldrh	r3, [r3, #0]
 800e592:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800e594:	4b2f      	ldr	r3, [pc, #188]	; (800e654 <ScheduleTx+0x178>)
 800e596:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e59a:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d104      	bne.n	800e5ac <ScheduleTx+0xd0>
    {
        nextChan.LastTxIsJoinRequest = true;
 800e5a2:	2301      	movs	r3, #1
 800e5a4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 800e5a8:	2300      	movs	r3, #0
 800e5aa:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &MacCtx.NvmCtx->AggregatedTimeOff );
 800e5ac:	4b29      	ldr	r3, [pc, #164]	; (800e654 <ScheduleTx+0x178>)
 800e5ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e5b2:	7818      	ldrb	r0, [r3, #0]
 800e5b4:	4b27      	ldr	r3, [pc, #156]	; (800e654 <ScheduleTx+0x178>)
 800e5b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e5ba:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800e5be:	f107 0114 	add.w	r1, r7, #20
 800e5c2:	9300      	str	r3, [sp, #0]
 800e5c4:	4b24      	ldr	r3, [pc, #144]	; (800e658 <ScheduleTx+0x17c>)
 800e5c6:	4a25      	ldr	r2, [pc, #148]	; (800e65c <ScheduleTx+0x180>)
 800e5c8:	f004 fd9d 	bl	8013106 <RegionNextChannel>
 800e5cc:	4603      	mov	r3, r0
 800e5ce:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 800e5d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d022      	beq.n	800e620 <ScheduleTx+0x144>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 800e5da:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e5de:	2b0b      	cmp	r3, #11
 800e5e0:	d11b      	bne.n	800e61a <ScheduleTx+0x13e>
 800e5e2:	7bfb      	ldrb	r3, [r7, #15]
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d018      	beq.n	800e61a <ScheduleTx+0x13e>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 800e5e8:	4b1a      	ldr	r3, [pc, #104]	; (800e654 <ScheduleTx+0x178>)
 800e5ea:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d011      	beq.n	800e616 <ScheduleTx+0x13a>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 800e5f2:	4b18      	ldr	r3, [pc, #96]	; (800e654 <ScheduleTx+0x178>)
 800e5f4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e5f8:	f043 0320 	orr.w	r3, r3, #32
 800e5fc:	4a15      	ldr	r2, [pc, #84]	; (800e654 <ScheduleTx+0x178>)
 800e5fe:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 800e602:	4b14      	ldr	r3, [pc, #80]	; (800e654 <ScheduleTx+0x178>)
 800e604:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 800e608:	4619      	mov	r1, r3
 800e60a:	4815      	ldr	r0, [pc, #84]	; (800e660 <ScheduleTx+0x184>)
 800e60c:	f00b fe54 	bl	801a2b8 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 800e610:	4813      	ldr	r0, [pc, #76]	; (800e660 <ScheduleTx+0x184>)
 800e612:	f00b fd73 	bl	801a0fc <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 800e616:	2300      	movs	r3, #0
 800e618:	e017      	b.n	800e64a <ScheduleTx+0x16e>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 800e61a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e61e:	e014      	b.n	800e64a <ScheduleTx+0x16e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 800e620:	f7ff fe6a 	bl	800e2f8 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 800e624:	f7ff fef0 	bl	800e408 <VerifyTxFrame>
 800e628:	4603      	mov	r3, r0
 800e62a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800e62e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e632:	2b00      	cmp	r3, #0
 800e634:	d002      	beq.n	800e63c <ScheduleTx+0x160>
    {
        return status;
 800e636:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e63a:	e006      	b.n	800e64a <ScheduleTx+0x16e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 800e63c:	4b05      	ldr	r3, [pc, #20]	; (800e654 <ScheduleTx+0x178>)
 800e63e:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800e642:	4618      	mov	r0, r3
 800e644:	f000 fb28 	bl	800ec98 <SendFrameOnChannel>
 800e648:	4603      	mov	r3, r0
}
 800e64a:	4618      	mov	r0, r3
 800e64c:	3738      	adds	r7, #56	; 0x38
 800e64e:	46bd      	mov	sp, r7
 800e650:	bd80      	pop	{r7, pc}
 800e652:	bf00      	nop
 800e654:	200005e0 	.word	0x200005e0
 800e658:	20000a68 	.word	0x20000a68
 800e65c:	200009f5 	.word	0x200009f5
 800e660:	20000948 	.word	0x20000948

0800e664 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 800e664:	b580      	push	{r7, lr}
 800e666:	b084      	sub	sp, #16
 800e668:	af00      	add	r7, sp, #0
 800e66a:	4603      	mov	r3, r0
 800e66c:	460a      	mov	r2, r1
 800e66e:	71fb      	strb	r3, [r7, #7]
 800e670:	4613      	mov	r3, r2
 800e672:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800e674:	2313      	movs	r3, #19
 800e676:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 800e678:	2300      	movs	r3, #0
 800e67a:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 800e67c:	4b25      	ldr	r3, [pc, #148]	; (800e714 <SecureFrame+0xb0>)
 800e67e:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e682:	2b00      	cmp	r3, #0
 800e684:	d002      	beq.n	800e68c <SecureFrame+0x28>
 800e686:	2b04      	cmp	r3, #4
 800e688:	d011      	beq.n	800e6ae <SecureFrame+0x4a>
 800e68a:	e03b      	b.n	800e704 <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800e68c:	4822      	ldr	r0, [pc, #136]	; (800e718 <SecureFrame+0xb4>)
 800e68e:	f003 fdad 	bl	80121ec <LoRaMacCryptoPrepareJoinRequest>
 800e692:	4603      	mov	r3, r0
 800e694:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800e696:	7bfb      	ldrb	r3, [r7, #15]
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d001      	beq.n	800e6a0 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e69c:	2311      	movs	r3, #17
 800e69e:	e034      	b.n	800e70a <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800e6a0:	4b1c      	ldr	r3, [pc, #112]	; (800e714 <SecureFrame+0xb0>)
 800e6a2:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e6a6:	b29a      	uxth	r2, r3
 800e6a8:	4b1a      	ldr	r3, [pc, #104]	; (800e714 <SecureFrame+0xb0>)
 800e6aa:	801a      	strh	r2, [r3, #0]
            break;
 800e6ac:	e02c      	b.n	800e708 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800e6ae:	f107 0308 	add.w	r3, r7, #8
 800e6b2:	4618      	mov	r0, r3
 800e6b4:	f003 fcd6 	bl	8012064 <LoRaMacCryptoGetFCntUp>
 800e6b8:	4603      	mov	r3, r0
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d001      	beq.n	800e6c2 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800e6be:	2312      	movs	r3, #18
 800e6c0:	e023      	b.n	800e70a <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 800e6c2:	4b14      	ldr	r3, [pc, #80]	; (800e714 <SecureFrame+0xb0>)
 800e6c4:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d104      	bne.n	800e6d6 <SecureFrame+0x72>
 800e6cc:	4b11      	ldr	r3, [pc, #68]	; (800e714 <SecureFrame+0xb0>)
 800e6ce:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800e6d2:	2b01      	cmp	r3, #1
 800e6d4:	d902      	bls.n	800e6dc <SecureFrame+0x78>
            {
                fCntUp -= 1;
 800e6d6:	68bb      	ldr	r3, [r7, #8]
 800e6d8:	3b01      	subs	r3, #1
 800e6da:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 800e6dc:	68b8      	ldr	r0, [r7, #8]
 800e6de:	79ba      	ldrb	r2, [r7, #6]
 800e6e0:	79f9      	ldrb	r1, [r7, #7]
 800e6e2:	4b0d      	ldr	r3, [pc, #52]	; (800e718 <SecureFrame+0xb4>)
 800e6e4:	f003 fe7a 	bl	80123dc <LoRaMacCryptoSecureMessage>
 800e6e8:	4603      	mov	r3, r0
 800e6ea:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800e6ec:	7bfb      	ldrb	r3, [r7, #15]
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d001      	beq.n	800e6f6 <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e6f2:	2311      	movs	r3, #17
 800e6f4:	e009      	b.n	800e70a <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800e6f6:	4b07      	ldr	r3, [pc, #28]	; (800e714 <SecureFrame+0xb0>)
 800e6f8:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e6fc:	b29a      	uxth	r2, r3
 800e6fe:	4b05      	ldr	r3, [pc, #20]	; (800e714 <SecureFrame+0xb0>)
 800e700:	801a      	strh	r2, [r3, #0]
            break;
 800e702:	e001      	b.n	800e708 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800e704:	2303      	movs	r3, #3
 800e706:	e000      	b.n	800e70a <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 800e708:	2300      	movs	r3, #0
}
 800e70a:	4618      	mov	r0, r3
 800e70c:	3710      	adds	r7, #16
 800e70e:	46bd      	mov	sp, r7
 800e710:	bd80      	pop	{r7, pc}
 800e712:	bf00      	nop
 800e714:	200005e0 	.word	0x200005e0
 800e718:	200006e8 	.word	0x200006e8

0800e71c <CalculateBackOff>:

static void CalculateBackOff( void )
{
 800e71c:	b480      	push	{r7}
 800e71e:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( MacCtx.NvmCtx->AggregatedTimeOff == 0 )
 800e720:	4b0d      	ldr	r3, [pc, #52]	; (800e758 <CalculateBackOff+0x3c>)
 800e722:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e726:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d10f      	bne.n	800e74e <CalculateBackOff+0x32>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 800e72e:	4b0a      	ldr	r3, [pc, #40]	; (800e758 <CalculateBackOff+0x3c>)
 800e730:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e734:	f8b3 314c 	ldrh.w	r3, [r3, #332]	; 0x14c
 800e738:	1e5a      	subs	r2, r3, #1
 800e73a:	4b07      	ldr	r3, [pc, #28]	; (800e758 <CalculateBackOff+0x3c>)
 800e73c:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 800e740:	4b05      	ldr	r3, [pc, #20]	; (800e758 <CalculateBackOff+0x3c>)
 800e742:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e746:	fb01 f202 	mul.w	r2, r1, r2
 800e74a:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }
}
 800e74e:	bf00      	nop
 800e750:	46bd      	mov	sp, r7
 800e752:	bc80      	pop	{r7}
 800e754:	4770      	bx	lr
 800e756:	bf00      	nop
 800e758:	200005e0 	.word	0x200005e0

0800e75c <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 800e75c:	b580      	push	{r7, lr}
 800e75e:	b082      	sub	sp, #8
 800e760:	af00      	add	r7, sp, #0
 800e762:	4603      	mov	r3, r0
 800e764:	7139      	strb	r1, [r7, #4]
 800e766:	71fb      	strb	r3, [r7, #7]
 800e768:	4613      	mov	r3, r2
 800e76a:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 800e76c:	79fb      	ldrb	r3, [r7, #7]
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d002      	beq.n	800e778 <RemoveMacCommands+0x1c>
 800e772:	79fb      	ldrb	r3, [r7, #7]
 800e774:	2b01      	cmp	r3, #1
 800e776:	d10d      	bne.n	800e794 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 800e778:	79bb      	ldrb	r3, [r7, #6]
 800e77a:	2b01      	cmp	r3, #1
 800e77c:	d108      	bne.n	800e790 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 800e77e:	793b      	ldrb	r3, [r7, #4]
 800e780:	f003 0320 	and.w	r3, r3, #32
 800e784:	b2db      	uxtb	r3, r3
 800e786:	2b00      	cmp	r3, #0
 800e788:	d004      	beq.n	800e794 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 800e78a:	f002 fdc3 	bl	8011314 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 800e78e:	e001      	b.n	800e794 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 800e790:	f002 fdc0 	bl	8011314 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 800e794:	bf00      	nop
 800e796:	3708      	adds	r7, #8
 800e798:	46bd      	mov	sp, r7
 800e79a:	bd80      	pop	{r7, pc}

0800e79c <ResetMacParameters>:

static void ResetMacParameters( void )
{
 800e79c:	b5b0      	push	{r4, r5, r7, lr}
 800e79e:	b082      	sub	sp, #8
 800e7a0:	af00      	add	r7, sp, #0
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 800e7a2:	4b6d      	ldr	r3, [pc, #436]	; (800e958 <ResetMacParameters+0x1bc>)
 800e7a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7a8:	2200      	movs	r2, #0
 800e7aa:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

    // ADR counter
    MacCtx.NvmCtx->AdrAckCounter = 0;
 800e7ae:	4b6a      	ldr	r3, [pc, #424]	; (800e958 <ResetMacParameters+0x1bc>)
 800e7b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7b4:	2200      	movs	r2, #0
 800e7b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    MacCtx.ChannelsNbTransCounter = 0;
 800e7ba:	4b67      	ldr	r3, [pc, #412]	; (800e958 <ResetMacParameters+0x1bc>)
 800e7bc:	2200      	movs	r2, #0
 800e7be:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.AckTimeoutRetries = 1;
 800e7c2:	4b65      	ldr	r3, [pc, #404]	; (800e958 <ResetMacParameters+0x1bc>)
 800e7c4:	2201      	movs	r2, #1
 800e7c6:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 800e7ca:	4b63      	ldr	r3, [pc, #396]	; (800e958 <ResetMacParameters+0x1bc>)
 800e7cc:	2201      	movs	r2, #1
 800e7ce:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetry = false;
 800e7d2:	4b61      	ldr	r3, [pc, #388]	; (800e958 <ResetMacParameters+0x1bc>)
 800e7d4:	2200      	movs	r2, #0
 800e7d6:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413

    MacCtx.NvmCtx->MaxDCycle = 0;
 800e7da:	4b5f      	ldr	r3, [pc, #380]	; (800e958 <ResetMacParameters+0x1bc>)
 800e7dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7e0:	2200      	movs	r2, #0
 800e7e2:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
    MacCtx.NvmCtx->AggregatedDCycle = 1;
 800e7e6:	4b5c      	ldr	r3, [pc, #368]	; (800e958 <ResetMacParameters+0x1bc>)
 800e7e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7ec:	2201      	movs	r2, #1
 800e7ee:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c

    MacCtx.NvmCtx->MacParams.ChannelsTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800e7f2:	4b59      	ldr	r3, [pc, #356]	; (800e958 <ResetMacParameters+0x1bc>)
 800e7f4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e7f8:	4b57      	ldr	r3, [pc, #348]	; (800e958 <ResetMacParameters+0x1bc>)
 800e7fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7fe:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800e802:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800e806:	4b54      	ldr	r3, [pc, #336]	; (800e958 <ResetMacParameters+0x1bc>)
 800e808:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e80c:	4b52      	ldr	r3, [pc, #328]	; (800e958 <ResetMacParameters+0x1bc>)
 800e80e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e812:	f992 2005 	ldrsb.w	r2, [r2, #5]
 800e816:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 800e81a:	4b4f      	ldr	r3, [pc, #316]	; (800e958 <ResetMacParameters+0x1bc>)
 800e81c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e820:	4b4d      	ldr	r3, [pc, #308]	; (800e958 <ResetMacParameters+0x1bc>)
 800e822:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e826:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800e82a:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 800e82e:	4b4a      	ldr	r3, [pc, #296]	; (800e958 <ResetMacParameters+0x1bc>)
 800e830:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e834:	4b48      	ldr	r3, [pc, #288]	; (800e958 <ResetMacParameters+0x1bc>)
 800e836:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e83a:	33a8      	adds	r3, #168	; 0xa8
 800e83c:	3228      	adds	r2, #40	; 0x28
 800e83e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e842:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 800e846:	4b44      	ldr	r3, [pc, #272]	; (800e958 <ResetMacParameters+0x1bc>)
 800e848:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e84c:	4b42      	ldr	r3, [pc, #264]	; (800e958 <ResetMacParameters+0x1bc>)
 800e84e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e852:	33b0      	adds	r3, #176	; 0xb0
 800e854:	3230      	adds	r2, #48	; 0x30
 800e856:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e85a:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.UplinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime;
 800e85e:	4b3e      	ldr	r3, [pc, #248]	; (800e958 <ResetMacParameters+0x1bc>)
 800e860:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e864:	4b3c      	ldr	r3, [pc, #240]	; (800e958 <ResetMacParameters+0x1bc>)
 800e866:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e86a:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 800e86e:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime;
 800e872:	4b39      	ldr	r3, [pc, #228]	; (800e958 <ResetMacParameters+0x1bc>)
 800e874:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e878:	4b37      	ldr	r3, [pc, #220]	; (800e958 <ResetMacParameters+0x1bc>)
 800e87a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e87e:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 800e882:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
    MacCtx.NvmCtx->MacParams.MaxEirp = MacCtx.NvmCtx->MacParamsDefaults.MaxEirp;
 800e886:	4b34      	ldr	r3, [pc, #208]	; (800e958 <ResetMacParameters+0x1bc>)
 800e888:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e88c:	4b32      	ldr	r3, [pc, #200]	; (800e958 <ResetMacParameters+0x1bc>)
 800e88e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e892:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800e894:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    MacCtx.NvmCtx->MacParams.AntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 800e898:	4b2f      	ldr	r3, [pc, #188]	; (800e958 <ResetMacParameters+0x1bc>)
 800e89a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e89e:	4b2e      	ldr	r3, [pc, #184]	; (800e958 <ResetMacParameters+0x1bc>)
 800e8a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e8a4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800e8a6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

    MacCtx.NodeAckRequested = false;
 800e8aa:	4b2b      	ldr	r3, [pc, #172]	; (800e958 <ResetMacParameters+0x1bc>)
 800e8ac:	2200      	movs	r2, #0
 800e8ae:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NvmCtx->SrvAckRequested = false;
 800e8b2:	4b29      	ldr	r3, [pc, #164]	; (800e958 <ResetMacParameters+0x1bc>)
 800e8b4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e8b8:	2200      	movs	r2, #0
 800e8ba:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 800e8be:	2301      	movs	r3, #1
 800e8c0:	713b      	strb	r3, [r7, #4]
    params.NvmCtx = NULL;
 800e8c2:	2300      	movs	r3, #0
 800e8c4:	603b      	str	r3, [r7, #0]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800e8c6:	4b24      	ldr	r3, [pc, #144]	; (800e958 <ResetMacParameters+0x1bc>)
 800e8c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e8cc:	781b      	ldrb	r3, [r3, #0]
 800e8ce:	463a      	mov	r2, r7
 800e8d0:	4611      	mov	r1, r2
 800e8d2:	4618      	mov	r0, r3
 800e8d4:	f004 fa74 	bl	8012dc0 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 800e8d8:	4b1f      	ldr	r3, [pc, #124]	; (800e958 <ResetMacParameters+0x1bc>)
 800e8da:	2200      	movs	r2, #0
 800e8dc:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800e8e0:	4b1d      	ldr	r3, [pc, #116]	; (800e958 <ResetMacParameters+0x1bc>)
 800e8e2:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800e8e6:	4b1c      	ldr	r3, [pc, #112]	; (800e958 <ResetMacParameters+0x1bc>)
 800e8e8:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 800e8ec:	4b1a      	ldr	r3, [pc, #104]	; (800e958 <ResetMacParameters+0x1bc>)
 800e8ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e8f2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800e8f6:	4a18      	ldr	r2, [pc, #96]	; (800e958 <ResetMacParameters+0x1bc>)
 800e8f8:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800e8fc:	4b16      	ldr	r3, [pc, #88]	; (800e958 <ResetMacParameters+0x1bc>)
 800e8fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e902:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800e906:	4b14      	ldr	r3, [pc, #80]	; (800e958 <ResetMacParameters+0x1bc>)
 800e908:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800e90c:	4b12      	ldr	r3, [pc, #72]	; (800e958 <ResetMacParameters+0x1bc>)
 800e90e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e912:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800e916:	4b10      	ldr	r3, [pc, #64]	; (800e958 <ResetMacParameters+0x1bc>)
 800e918:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800e91c:	4b0e      	ldr	r3, [pc, #56]	; (800e958 <ResetMacParameters+0x1bc>)
 800e91e:	2200      	movs	r2, #0
 800e920:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800e924:	4b0c      	ldr	r3, [pc, #48]	; (800e958 <ResetMacParameters+0x1bc>)
 800e926:	2201      	movs	r2, #1
 800e928:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800e92c:	4a0a      	ldr	r2, [pc, #40]	; (800e958 <ResetMacParameters+0x1bc>)
 800e92e:	4b0a      	ldr	r3, [pc, #40]	; (800e958 <ResetMacParameters+0x1bc>)
 800e930:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800e934:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800e938:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e93a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e93c:	682b      	ldr	r3, [r5, #0]
 800e93e:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800e940:	4b05      	ldr	r3, [pc, #20]	; (800e958 <ResetMacParameters+0x1bc>)
 800e942:	2201      	movs	r2, #1
 800e944:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e948:	4b03      	ldr	r3, [pc, #12]	; (800e958 <ResetMacParameters+0x1bc>)
 800e94a:	2202      	movs	r2, #2
 800e94c:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

}
 800e950:	bf00      	nop
 800e952:	3708      	adds	r7, #8
 800e954:	46bd      	mov	sp, r7
 800e956:	bdb0      	pop	{r4, r5, r7, pc}
 800e958:	200005e0 	.word	0x200005e0

0800e95c <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 800e95c:	b580      	push	{r7, lr}
 800e95e:	b082      	sub	sp, #8
 800e960:	af00      	add	r7, sp, #0
 800e962:	6078      	str	r0, [r7, #4]
 800e964:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 800e966:	6878      	ldr	r0, [r7, #4]
 800e968:	f00b fc36 	bl	801a1d8 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 800e96c:	4b10      	ldr	r3, [pc, #64]	; (800e9b0 <RxWindowSetup+0x54>)
 800e96e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e970:	4798      	blx	r3

    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800e972:	4b10      	ldr	r3, [pc, #64]	; (800e9b4 <RxWindowSetup+0x58>)
 800e974:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e978:	781b      	ldrb	r3, [r3, #0]
 800e97a:	4a0f      	ldr	r2, [pc, #60]	; (800e9b8 <RxWindowSetup+0x5c>)
 800e97c:	6839      	ldr	r1, [r7, #0]
 800e97e:	4618      	mov	r0, r3
 800e980:	f004 fac9 	bl	8012f16 <RegionRxConfig>
 800e984:	4603      	mov	r3, r0
 800e986:	2b00      	cmp	r3, #0
 800e988:	d00d      	beq.n	800e9a6 <RxWindowSetup+0x4a>
    {
        Radio.Rx( MacCtx.NvmCtx->MacParams.MaxRxWindow );
 800e98a:	4b09      	ldr	r3, [pc, #36]	; (800e9b0 <RxWindowSetup+0x54>)
 800e98c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e98e:	4a09      	ldr	r2, [pc, #36]	; (800e9b4 <RxWindowSetup+0x58>)
 800e990:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 800e994:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800e998:	4610      	mov	r0, r2
 800e99a:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 800e99c:	683b      	ldr	r3, [r7, #0]
 800e99e:	7cda      	ldrb	r2, [r3, #19]
 800e9a0:	4b04      	ldr	r3, [pc, #16]	; (800e9b4 <RxWindowSetup+0x58>)
 800e9a2:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 800e9a6:	bf00      	nop
 800e9a8:	3708      	adds	r7, #8
 800e9aa:	46bd      	mov	sp, r7
 800e9ac:	bd80      	pop	{r7, pc}
 800e9ae:	bf00      	nop
 800e9b0:	0801b97c 	.word	0x0801b97c
 800e9b4:	200005e0 	.word	0x200005e0
 800e9b8:	20000a00 	.word	0x20000a00

0800e9bc <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 800e9bc:	b590      	push	{r4, r7, lr}
 800e9be:	b083      	sub	sp, #12
 800e9c0:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e9c2:	4b1d      	ldr	r3, [pc, #116]	; (800ea38 <OpenContinuousRxCWindow+0x7c>)
 800e9c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e9c8:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.RxCChannel.Datarate,
 800e9ca:	4b1b      	ldr	r3, [pc, #108]	; (800ea38 <OpenContinuousRxCWindow+0x7c>)
 800e9cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e9d0:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e9d4:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800e9d6:	4b18      	ldr	r3, [pc, #96]	; (800ea38 <OpenContinuousRxCWindow+0x7c>)
 800e9d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e9dc:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800e9e0:	4b15      	ldr	r3, [pc, #84]	; (800ea38 <OpenContinuousRxCWindow+0x7c>)
 800e9e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e9e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e9ea:	4c14      	ldr	r4, [pc, #80]	; (800ea3c <OpenContinuousRxCWindow+0x80>)
 800e9ec:	9400      	str	r4, [sp, #0]
 800e9ee:	f004 fa6e 	bl	8012ece <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e9f2:	4b11      	ldr	r3, [pc, #68]	; (800ea38 <OpenContinuousRxCWindow+0x7c>)
 800e9f4:	2202      	movs	r2, #2
 800e9f6:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800e9fa:	4b0f      	ldr	r3, [pc, #60]	; (800ea38 <OpenContinuousRxCWindow+0x7c>)
 800e9fc:	2201      	movs	r2, #1
 800e9fe:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800ea02:	4b0d      	ldr	r3, [pc, #52]	; (800ea38 <OpenContinuousRxCWindow+0x7c>)
 800ea04:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ea08:	781b      	ldrb	r3, [r3, #0]
 800ea0a:	4a0d      	ldr	r2, [pc, #52]	; (800ea40 <OpenContinuousRxCWindow+0x84>)
 800ea0c:	490b      	ldr	r1, [pc, #44]	; (800ea3c <OpenContinuousRxCWindow+0x80>)
 800ea0e:	4618      	mov	r0, r3
 800ea10:	f004 fa81 	bl	8012f16 <RegionRxConfig>
 800ea14:	4603      	mov	r3, r0
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d009      	beq.n	800ea2e <OpenContinuousRxCWindow+0x72>
    {
        Radio.Rx( 0 ); // Continuous mode
 800ea1a:	4b0a      	ldr	r3, [pc, #40]	; (800ea44 <OpenContinuousRxCWindow+0x88>)
 800ea1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea1e:	2000      	movs	r0, #0
 800ea20:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 800ea22:	4b05      	ldr	r3, [pc, #20]	; (800ea38 <OpenContinuousRxCWindow+0x7c>)
 800ea24:	f893 23f3 	ldrb.w	r2, [r3, #1011]	; 0x3f3
 800ea28:	4b03      	ldr	r3, [pc, #12]	; (800ea38 <OpenContinuousRxCWindow+0x7c>)
 800ea2a:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 800ea2e:	bf00      	nop
 800ea30:	3704      	adds	r7, #4
 800ea32:	46bd      	mov	sp, r7
 800ea34:	bd90      	pop	{r4, r7, pc}
 800ea36:	bf00      	nop
 800ea38:	200005e0 	.word	0x200005e0
 800ea3c:	200009c0 	.word	0x200009c0
 800ea40:	20000a00 	.word	0x20000a00
 800ea44:	0801b97c 	.word	0x0801b97c

0800ea48 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	b088      	sub	sp, #32
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	60f8      	str	r0, [r7, #12]
 800ea50:	60b9      	str	r1, [r7, #8]
 800ea52:	603b      	str	r3, [r7, #0]
 800ea54:	4613      	mov	r3, r2
 800ea56:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 800ea58:	4b8a      	ldr	r3, [pc, #552]	; (800ec84 <PrepareFrame+0x23c>)
 800ea5a:	2200      	movs	r2, #0
 800ea5c:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 800ea5e:	4b89      	ldr	r3, [pc, #548]	; (800ec84 <PrepareFrame+0x23c>)
 800ea60:	2200      	movs	r2, #0
 800ea62:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    uint32_t fCntUp = 0;
 800ea66:	2300      	movs	r3, #0
 800ea68:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 800ea6a:	2300      	movs	r3, #0
 800ea6c:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 800ea6e:	2300      	movs	r3, #0
 800ea70:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 800ea72:	683b      	ldr	r3, [r7, #0]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d101      	bne.n	800ea7c <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 800ea78:	2300      	movs	r3, #0
 800ea7a:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 800ea7c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ea7e:	461a      	mov	r2, r3
 800ea80:	6839      	ldr	r1, [r7, #0]
 800ea82:	4881      	ldr	r0, [pc, #516]	; (800ec88 <PrepareFrame+0x240>)
 800ea84:	f007 fe99 	bl	80167ba <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 800ea88:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ea8a:	b2da      	uxtb	r2, r3
 800ea8c:	4b7d      	ldr	r3, [pc, #500]	; (800ec84 <PrepareFrame+0x23c>)
 800ea8e:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	781a      	ldrb	r2, [r3, #0]
 800ea96:	4b7b      	ldr	r3, [pc, #492]	; (800ec84 <PrepareFrame+0x23c>)
 800ea98:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	781b      	ldrb	r3, [r3, #0]
 800ea9e:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800eaa2:	b2db      	uxtb	r3, r3
 800eaa4:	2b07      	cmp	r3, #7
 800eaa6:	f000 80c8 	beq.w	800ec3a <PrepareFrame+0x1f2>
 800eaaa:	2b07      	cmp	r3, #7
 800eaac:	f300 80df 	bgt.w	800ec6e <PrepareFrame+0x226>
 800eab0:	2b02      	cmp	r3, #2
 800eab2:	d006      	beq.n	800eac2 <PrepareFrame+0x7a>
 800eab4:	2b04      	cmp	r3, #4
 800eab6:	f040 80da 	bne.w	800ec6e <PrepareFrame+0x226>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 800eaba:	4b72      	ldr	r3, [pc, #456]	; (800ec84 <PrepareFrame+0x23c>)
 800eabc:	2201      	movs	r2, #1
 800eabe:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 800eac2:	4b70      	ldr	r3, [pc, #448]	; (800ec84 <PrepareFrame+0x23c>)
 800eac4:	2204      	movs	r2, #4
 800eac6:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 800eaca:	4b6e      	ldr	r3, [pc, #440]	; (800ec84 <PrepareFrame+0x23c>)
 800eacc:	4a6f      	ldr	r2, [pc, #444]	; (800ec8c <PrepareFrame+0x244>)
 800eace:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800ead2:	4b6c      	ldr	r3, [pc, #432]	; (800ec84 <PrepareFrame+0x23c>)
 800ead4:	22ff      	movs	r2, #255	; 0xff
 800ead6:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	781a      	ldrb	r2, [r3, #0]
 800eade:	4b69      	ldr	r3, [pc, #420]	; (800ec84 <PrepareFrame+0x23c>)
 800eae0:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 800eae4:	4a67      	ldr	r2, [pc, #412]	; (800ec84 <PrepareFrame+0x23c>)
 800eae6:	79fb      	ldrb	r3, [r7, #7]
 800eae8:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 800eaec:	4b65      	ldr	r3, [pc, #404]	; (800ec84 <PrepareFrame+0x23c>)
 800eaee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eaf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800eaf4:	4a63      	ldr	r2, [pc, #396]	; (800ec84 <PrepareFrame+0x23c>)
 800eaf6:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800eafa:	68bb      	ldr	r3, [r7, #8]
 800eafc:	781a      	ldrb	r2, [r3, #0]
 800eafe:	4b61      	ldr	r3, [pc, #388]	; (800ec84 <PrepareFrame+0x23c>)
 800eb00:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 800eb04:	4b5f      	ldr	r3, [pc, #380]	; (800ec84 <PrepareFrame+0x23c>)
 800eb06:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 800eb0a:	4b5e      	ldr	r3, [pc, #376]	; (800ec84 <PrepareFrame+0x23c>)
 800eb0c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 800eb10:	4b5c      	ldr	r3, [pc, #368]	; (800ec84 <PrepareFrame+0x23c>)
 800eb12:	4a5d      	ldr	r2, [pc, #372]	; (800ec88 <PrepareFrame+0x240>)
 800eb14:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800eb18:	f107 0318 	add.w	r3, r7, #24
 800eb1c:	4618      	mov	r0, r3
 800eb1e:	f003 faa1 	bl	8012064 <LoRaMacCryptoGetFCntUp>
 800eb22:	4603      	mov	r3, r0
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d001      	beq.n	800eb2c <PrepareFrame+0xe4>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800eb28:	2312      	movs	r3, #18
 800eb2a:	e0a6      	b.n	800ec7a <PrepareFrame+0x232>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 800eb2c:	69bb      	ldr	r3, [r7, #24]
 800eb2e:	b29a      	uxth	r2, r3
 800eb30:	4b54      	ldr	r3, [pc, #336]	; (800ec84 <PrepareFrame+0x23c>)
 800eb32:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 800eb36:	4b53      	ldr	r3, [pc, #332]	; (800ec84 <PrepareFrame+0x23c>)
 800eb38:	2200      	movs	r2, #0
 800eb3a:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.AckReceived = false;
 800eb3e:	4b51      	ldr	r3, [pc, #324]	; (800ec84 <PrepareFrame+0x23c>)
 800eb40:	2200      	movs	r2, #0
 800eb42:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 800eb46:	69bb      	ldr	r3, [r7, #24]
 800eb48:	4a4e      	ldr	r2, [pc, #312]	; (800ec84 <PrepareFrame+0x23c>)
 800eb4a:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800eb4e:	f107 0314 	add.w	r3, r7, #20
 800eb52:	4618      	mov	r0, r3
 800eb54:	f002 fc02 	bl	801135c <LoRaMacCommandsGetSizeSerializedCmds>
 800eb58:	4603      	mov	r3, r0
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d001      	beq.n	800eb62 <PrepareFrame+0x11a>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800eb5e:	2313      	movs	r3, #19
 800eb60:	e08b      	b.n	800ec7a <PrepareFrame+0x232>
            }

            if( macCmdsSize > 0 )
 800eb62:	697b      	ldr	r3, [r7, #20]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	f000 8084 	beq.w	800ec72 <PrepareFrame+0x22a>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( MacCtx.NvmCtx->MacParams.ChannelsDatarate );
 800eb6a:	4b46      	ldr	r3, [pc, #280]	; (800ec84 <PrepareFrame+0x23c>)
 800eb6c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb70:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800eb74:	4618      	mov	r0, r3
 800eb76:	f7fe fd0f 	bl	800d598 <GetMaxAppPayloadWithoutFOptsLength>
 800eb7a:	4603      	mov	r3, r0
 800eb7c:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800eb7e:	4b41      	ldr	r3, [pc, #260]	; (800ec84 <PrepareFrame+0x23c>)
 800eb80:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d01d      	beq.n	800ebc4 <PrepareFrame+0x17c>
 800eb88:	697b      	ldr	r3, [r7, #20]
 800eb8a:	2b0f      	cmp	r3, #15
 800eb8c:	d81a      	bhi.n	800ebc4 <PrepareFrame+0x17c>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 800eb8e:	f107 0314 	add.w	r3, r7, #20
 800eb92:	4a3f      	ldr	r2, [pc, #252]	; (800ec90 <PrepareFrame+0x248>)
 800eb94:	4619      	mov	r1, r3
 800eb96:	200f      	movs	r0, #15
 800eb98:	f002 fbf6 	bl	8011388 <LoRaMacCommandsSerializeCmds>
 800eb9c:	4603      	mov	r3, r0
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d001      	beq.n	800eba6 <PrepareFrame+0x15e>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800eba2:	2313      	movs	r3, #19
 800eba4:	e069      	b.n	800ec7a <PrepareFrame+0x232>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 800eba6:	697b      	ldr	r3, [r7, #20]
 800eba8:	f003 030f 	and.w	r3, r3, #15
 800ebac:	b2d9      	uxtb	r1, r3
 800ebae:	68ba      	ldr	r2, [r7, #8]
 800ebb0:	7813      	ldrb	r3, [r2, #0]
 800ebb2:	f361 0303 	bfi	r3, r1, #0, #4
 800ebb6:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800ebb8:	68bb      	ldr	r3, [r7, #8]
 800ebba:	781a      	ldrb	r2, [r3, #0]
 800ebbc:	4b31      	ldr	r3, [pc, #196]	; (800ec84 <PrepareFrame+0x23c>)
 800ebbe:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 800ebc2:	e056      	b.n	800ec72 <PrepareFrame+0x22a>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800ebc4:	4b2f      	ldr	r3, [pc, #188]	; (800ec84 <PrepareFrame+0x23c>)
 800ebc6:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d014      	beq.n	800ebf8 <PrepareFrame+0x1b0>
 800ebce:	697b      	ldr	r3, [r7, #20]
 800ebd0:	2b0f      	cmp	r3, #15
 800ebd2:	d911      	bls.n	800ebf8 <PrepareFrame+0x1b0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800ebd4:	7ff8      	ldrb	r0, [r7, #31]
 800ebd6:	4b2b      	ldr	r3, [pc, #172]	; (800ec84 <PrepareFrame+0x23c>)
 800ebd8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ebdc:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 800ebe0:	f107 0314 	add.w	r3, r7, #20
 800ebe4:	4619      	mov	r1, r3
 800ebe6:	f002 fbcf 	bl	8011388 <LoRaMacCommandsSerializeCmds>
 800ebea:	4603      	mov	r3, r0
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d001      	beq.n	800ebf4 <PrepareFrame+0x1ac>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800ebf0:	2313      	movs	r3, #19
 800ebf2:	e042      	b.n	800ec7a <PrepareFrame+0x232>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 800ebf4:	230a      	movs	r3, #10
 800ebf6:	e040      	b.n	800ec7a <PrepareFrame+0x232>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800ebf8:	7ff8      	ldrb	r0, [r7, #31]
 800ebfa:	4b22      	ldr	r3, [pc, #136]	; (800ec84 <PrepareFrame+0x23c>)
 800ebfc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ec00:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 800ec04:	f107 0314 	add.w	r3, r7, #20
 800ec08:	4619      	mov	r1, r3
 800ec0a:	f002 fbbd 	bl	8011388 <LoRaMacCommandsSerializeCmds>
 800ec0e:	4603      	mov	r3, r0
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d001      	beq.n	800ec18 <PrepareFrame+0x1d0>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800ec14:	2313      	movs	r3, #19
 800ec16:	e030      	b.n	800ec7a <PrepareFrame+0x232>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 800ec18:	4b1a      	ldr	r3, [pc, #104]	; (800ec84 <PrepareFrame+0x23c>)
 800ec1a:	2200      	movs	r2, #0
 800ec1c:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 800ec20:	4b18      	ldr	r3, [pc, #96]	; (800ec84 <PrepareFrame+0x23c>)
 800ec22:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ec26:	33cb      	adds	r3, #203	; 0xcb
 800ec28:	4a16      	ldr	r2, [pc, #88]	; (800ec84 <PrepareFrame+0x23c>)
 800ec2a:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 800ec2e:	697b      	ldr	r3, [r7, #20]
 800ec30:	b2da      	uxtb	r2, r3
 800ec32:	4b14      	ldr	r3, [pc, #80]	; (800ec84 <PrepareFrame+0x23c>)
 800ec34:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 800ec38:	e01b      	b.n	800ec72 <PrepareFrame+0x22a>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 800ec3a:	683b      	ldr	r3, [r7, #0]
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d01a      	beq.n	800ec76 <PrepareFrame+0x22e>
 800ec40:	4b10      	ldr	r3, [pc, #64]	; (800ec84 <PrepareFrame+0x23c>)
 800ec42:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d015      	beq.n	800ec76 <PrepareFrame+0x22e>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 800ec4a:	4812      	ldr	r0, [pc, #72]	; (800ec94 <PrepareFrame+0x24c>)
 800ec4c:	4b0d      	ldr	r3, [pc, #52]	; (800ec84 <PrepareFrame+0x23c>)
 800ec4e:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800ec52:	b29b      	uxth	r3, r3
 800ec54:	461a      	mov	r2, r3
 800ec56:	6839      	ldr	r1, [r7, #0]
 800ec58:	f007 fdaf 	bl	80167ba <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 800ec5c:	4b09      	ldr	r3, [pc, #36]	; (800ec84 <PrepareFrame+0x23c>)
 800ec5e:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800ec62:	b29b      	uxth	r3, r3
 800ec64:	3301      	adds	r3, #1
 800ec66:	b29a      	uxth	r2, r3
 800ec68:	4b06      	ldr	r3, [pc, #24]	; (800ec84 <PrepareFrame+0x23c>)
 800ec6a:	801a      	strh	r2, [r3, #0]
            }
            break;
 800ec6c:	e003      	b.n	800ec76 <PrepareFrame+0x22e>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 800ec6e:	2302      	movs	r3, #2
 800ec70:	e003      	b.n	800ec7a <PrepareFrame+0x232>
            break;
 800ec72:	bf00      	nop
 800ec74:	e000      	b.n	800ec78 <PrepareFrame+0x230>
            break;
 800ec76:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 800ec78:	2300      	movs	r3, #0
}
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	3720      	adds	r7, #32
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	bd80      	pop	{r7, pc}
 800ec82:	bf00      	nop
 800ec84:	200005e0 	.word	0x200005e0
 800ec88:	20000718 	.word	0x20000718
 800ec8c:	200005e2 	.word	0x200005e2
 800ec90:	200006f8 	.word	0x200006f8
 800ec94:	200005e3 	.word	0x200005e3

0800ec98 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 800ec98:	b580      	push	{r7, lr}
 800ec9a:	b08a      	sub	sp, #40	; 0x28
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	4603      	mov	r3, r0
 800eca0:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800eca2:	2303      	movs	r3, #3
 800eca4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 800eca8:	2300      	movs	r3, #0
 800ecaa:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 800ecac:	79fb      	ldrb	r3, [r7, #7]
 800ecae:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800ecb0:	4b4f      	ldr	r3, [pc, #316]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ecb2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ecb6:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800ecba:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800ecbc:	4b4c      	ldr	r3, [pc, #304]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ecbe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ecc2:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800ecc6:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 800ecc8:	4b49      	ldr	r3, [pc, #292]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ecca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ecce:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800ecd2:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800ecd4:	4b46      	ldr	r3, [pc, #280]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ecd6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ecda:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800ecde:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 800ece0:	4b43      	ldr	r3, [pc, #268]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ece2:	881b      	ldrh	r3, [r3, #0]
 800ece4:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 800ece6:	4b42      	ldr	r3, [pc, #264]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ece8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ecec:	7818      	ldrb	r0, [r3, #0]
 800ecee:	f107 020f 	add.w	r2, r7, #15
 800ecf2:	f107 0110 	add.w	r1, r7, #16
 800ecf6:	4b3f      	ldr	r3, [pc, #252]	; (800edf4 <SendFrameOnChannel+0x15c>)
 800ecf8:	f004 f92b 	bl	8012f52 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ecfc:	4b3c      	ldr	r3, [pc, #240]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ecfe:	2201      	movs	r2, #1
 800ed00:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800ed04:	4b3a      	ldr	r3, [pc, #232]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ed06:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ed0a:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800ed0e:	b2da      	uxtb	r2, r3
 800ed10:	4b37      	ldr	r3, [pc, #220]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ed12:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
    MacCtx.McpsConfirm.TxPower = txPower;
 800ed16:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800ed1a:	4b35      	ldr	r3, [pc, #212]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ed1c:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
    MacCtx.McpsConfirm.Channel = channel;
 800ed20:	79fb      	ldrb	r3, [r7, #7]
 800ed22:	4a33      	ldr	r2, [pc, #204]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ed24:	f8c2 344c 	str.w	r3, [r2, #1100]	; 0x44c

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800ed28:	4b31      	ldr	r3, [pc, #196]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ed2a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800ed2e:	4a30      	ldr	r2, [pc, #192]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ed30:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800ed34:	4b2e      	ldr	r3, [pc, #184]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ed36:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800ed3a:	4a2d      	ldr	r2, [pc, #180]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ed3c:	f8c2 3454 	str.w	r3, [r2, #1108]	; 0x454

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 800ed40:	f002 f873 	bl	8010e2a <LoRaMacClassBIsBeaconModeActive>
 800ed44:	4603      	mov	r3, r0
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d00b      	beq.n	800ed62 <SendFrameOnChannel+0xca>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 800ed4a:	4b29      	ldr	r3, [pc, #164]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ed4c:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800ed50:	4618      	mov	r0, r3
 800ed52:	f002 f8d5 	bl	8010f00 <LoRaMacClassBIsUplinkCollision>
 800ed56:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 800ed58:	6a3b      	ldr	r3, [r7, #32]
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d001      	beq.n	800ed62 <SendFrameOnChannel+0xca>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 800ed5e:	2310      	movs	r3, #16
 800ed60:	e042      	b.n	800ede8 <SendFrameOnChannel+0x150>
        }
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800ed62:	4b23      	ldr	r3, [pc, #140]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ed64:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ed68:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ed6c:	2b01      	cmp	r3, #1
 800ed6e:	d101      	bne.n	800ed74 <SendFrameOnChannel+0xdc>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 800ed70:	f002 f8d0 	bl	8010f14 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 800ed74:	f002 f86a 	bl	8010e4c <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 800ed78:	4b1d      	ldr	r3, [pc, #116]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ed7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ed7e:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800ed82:	b2db      	uxtb	r3, r3
 800ed84:	4a1a      	ldr	r2, [pc, #104]	; (800edf0 <SendFrameOnChannel+0x158>)
 800ed86:	f892 2415 	ldrb.w	r2, [r2, #1045]	; 0x415
 800ed8a:	4611      	mov	r1, r2
 800ed8c:	4618      	mov	r0, r3
 800ed8e:	f7ff fc69 	bl	800e664 <SecureFrame>
 800ed92:	4603      	mov	r3, r0
 800ed94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 800ed98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d002      	beq.n	800eda6 <SendFrameOnChannel+0x10e>
    {
        return status;
 800eda0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eda4:	e020      	b.n	800ede8 <SendFrameOnChannel+0x150>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800eda6:	4b12      	ldr	r3, [pc, #72]	; (800edf0 <SendFrameOnChannel+0x158>)
 800eda8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800edac:	f043 0302 	orr.w	r3, r3, #2
 800edb0:	4a0f      	ldr	r2, [pc, #60]	; (800edf0 <SendFrameOnChannel+0x158>)
 800edb2:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 800edb6:	4b0e      	ldr	r3, [pc, #56]	; (800edf0 <SendFrameOnChannel+0x158>)
 800edb8:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800edbc:	f083 0301 	eor.w	r3, r3, #1
 800edc0:	b2db      	uxtb	r3, r3
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d007      	beq.n	800edd6 <SendFrameOnChannel+0x13e>
    {
        MacCtx.ChannelsNbTransCounter++;
 800edc6:	4b0a      	ldr	r3, [pc, #40]	; (800edf0 <SendFrameOnChannel+0x158>)
 800edc8:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800edcc:	3301      	adds	r3, #1
 800edce:	b2da      	uxtb	r2, r3
 800edd0:	4b07      	ldr	r3, [pc, #28]	; (800edf0 <SendFrameOnChannel+0x158>)
 800edd2:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 800edd6:	4b08      	ldr	r3, [pc, #32]	; (800edf8 <SendFrameOnChannel+0x160>)
 800edd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800edda:	4a05      	ldr	r2, [pc, #20]	; (800edf0 <SendFrameOnChannel+0x158>)
 800eddc:	8812      	ldrh	r2, [r2, #0]
 800edde:	b2d2      	uxtb	r2, r2
 800ede0:	4611      	mov	r1, r2
 800ede2:	4806      	ldr	r0, [pc, #24]	; (800edfc <SendFrameOnChannel+0x164>)
 800ede4:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 800ede6:	2300      	movs	r3, #0
}
 800ede8:	4618      	mov	r0, r3
 800edea:	3728      	adds	r7, #40	; 0x28
 800edec:	46bd      	mov	sp, r7
 800edee:	bd80      	pop	{r7, pc}
 800edf0:	200005e0 	.word	0x200005e0
 800edf4:	200009f8 	.word	0x200009f8
 800edf8:	0801b97c 	.word	0x0801b97c
 800edfc:	200005e2 	.word	0x200005e2

0800ee00 <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 800ee00:	b580      	push	{r7, lr}
 800ee02:	b086      	sub	sp, #24
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	4603      	mov	r3, r0
 800ee08:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 800ee0a:	4b1a      	ldr	r3, [pc, #104]	; (800ee74 <SetTxContinuousWave+0x74>)
 800ee0c:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800ee10:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800ee12:	4b18      	ldr	r3, [pc, #96]	; (800ee74 <SetTxContinuousWave+0x74>)
 800ee14:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ee18:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800ee1c:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800ee1e:	4b15      	ldr	r3, [pc, #84]	; (800ee74 <SetTxContinuousWave+0x74>)
 800ee20:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ee24:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800ee28:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 800ee2a:	4b12      	ldr	r3, [pc, #72]	; (800ee74 <SetTxContinuousWave+0x74>)
 800ee2c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ee30:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800ee34:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800ee36:	4b0f      	ldr	r3, [pc, #60]	; (800ee74 <SetTxContinuousWave+0x74>)
 800ee38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ee3c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800ee40:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 800ee42:	88fb      	ldrh	r3, [r7, #6]
 800ee44:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 800ee46:	4b0b      	ldr	r3, [pc, #44]	; (800ee74 <SetTxContinuousWave+0x74>)
 800ee48:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ee4c:	781b      	ldrb	r3, [r3, #0]
 800ee4e:	f107 0208 	add.w	r2, r7, #8
 800ee52:	4611      	mov	r1, r2
 800ee54:	4618      	mov	r0, r3
 800ee56:	f004 f979 	bl	801314c <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800ee5a:	4b06      	ldr	r3, [pc, #24]	; (800ee74 <SetTxContinuousWave+0x74>)
 800ee5c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ee60:	f043 0302 	orr.w	r3, r3, #2
 800ee64:	4a03      	ldr	r2, [pc, #12]	; (800ee74 <SetTxContinuousWave+0x74>)
 800ee66:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 800ee6a:	2300      	movs	r3, #0
}
 800ee6c:	4618      	mov	r0, r3
 800ee6e:	3718      	adds	r7, #24
 800ee70:	46bd      	mov	sp, r7
 800ee72:	bd80      	pop	{r7, pc}
 800ee74:	200005e0 	.word	0x200005e0

0800ee78 <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 800ee78:	b580      	push	{r7, lr}
 800ee7a:	b082      	sub	sp, #8
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	4603      	mov	r3, r0
 800ee80:	6039      	str	r1, [r7, #0]
 800ee82:	80fb      	strh	r3, [r7, #6]
 800ee84:	4613      	mov	r3, r2
 800ee86:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 800ee88:	4b09      	ldr	r3, [pc, #36]	; (800eeb0 <SetTxContinuousWave1+0x38>)
 800ee8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ee8c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 800ee90:	88fa      	ldrh	r2, [r7, #6]
 800ee92:	6838      	ldr	r0, [r7, #0]
 800ee94:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800ee96:	4b07      	ldr	r3, [pc, #28]	; (800eeb4 <SetTxContinuousWave1+0x3c>)
 800ee98:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ee9c:	f043 0302 	orr.w	r3, r3, #2
 800eea0:	4a04      	ldr	r2, [pc, #16]	; (800eeb4 <SetTxContinuousWave1+0x3c>)
 800eea2:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 800eea6:	2300      	movs	r3, #0
}
 800eea8:	4618      	mov	r0, r3
 800eeaa:	3708      	adds	r7, #8
 800eeac:	46bd      	mov	sp, r7
 800eeae:	bd80      	pop	{r7, pc}
 800eeb0:	0801b97c 	.word	0x0801b97c
 800eeb4:	200005e0 	.word	0x200005e0

0800eeb8 <GetCtxs>:

static LoRaMacCtxs_t* GetCtxs( void )
{
 800eeb8:	b580      	push	{r7, lr}
 800eeba:	b082      	sub	sp, #8
 800eebc:	af00      	add	r7, sp, #0
    Contexts.MacNvmCtx = &NvmMacCtx;
 800eebe:	4b1d      	ldr	r3, [pc, #116]	; (800ef34 <GetCtxs+0x7c>)
 800eec0:	4a1d      	ldr	r2, [pc, #116]	; (800ef38 <GetCtxs+0x80>)
 800eec2:	601a      	str	r2, [r3, #0]
    Contexts.MacNvmCtxSize = sizeof( NvmMacCtx );
 800eec4:	4b1b      	ldr	r3, [pc, #108]	; (800ef34 <GetCtxs+0x7c>)
 800eec6:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800eeca:	605a      	str	r2, [r3, #4]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 800eecc:	481b      	ldr	r0, [pc, #108]	; (800ef3c <GetCtxs+0x84>)
 800eece:	f003 f8b9 	bl	8012044 <LoRaMacCryptoGetNvmCtx>
 800eed2:	4603      	mov	r3, r0
 800eed4:	4a17      	ldr	r2, [pc, #92]	; (800ef34 <GetCtxs+0x7c>)
 800eed6:	6113      	str	r3, [r2, #16]
    GetNvmCtxParams_t params ={ 0 };
 800eed8:	2300      	movs	r3, #0
 800eeda:	607b      	str	r3, [r7, #4]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 800eedc:	4b18      	ldr	r3, [pc, #96]	; (800ef40 <GetCtxs+0x88>)
 800eede:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eee2:	781b      	ldrb	r3, [r3, #0]
 800eee4:	1d3a      	adds	r2, r7, #4
 800eee6:	4611      	mov	r1, r2
 800eee8:	4618      	mov	r0, r3
 800eeea:	f003 ff81 	bl	8012df0 <RegionGetNvmCtx>
 800eeee:	4603      	mov	r3, r0
 800eef0:	4a10      	ldr	r2, [pc, #64]	; (800ef34 <GetCtxs+0x7c>)
 800eef2:	6093      	str	r3, [r2, #8]
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	4a0f      	ldr	r2, [pc, #60]	; (800ef34 <GetCtxs+0x7c>)
 800eef8:	60d3      	str	r3, [r2, #12]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 800eefa:	4812      	ldr	r0, [pc, #72]	; (800ef44 <GetCtxs+0x8c>)
 800eefc:	f7fb fd00 	bl	800a900 <SecureElementGetNvmCtx>
 800ef00:	4603      	mov	r3, r0
 800ef02:	4a0c      	ldr	r2, [pc, #48]	; (800ef34 <GetCtxs+0x7c>)
 800ef04:	6193      	str	r3, [r2, #24]
    Contexts.CommandsNvmCtx = LoRaMacCommandsGetNvmCtx( &Contexts.CommandsNvmCtxSize );
 800ef06:	4810      	ldr	r0, [pc, #64]	; (800ef48 <GetCtxs+0x90>)
 800ef08:	f002 f952 	bl	80111b0 <LoRaMacCommandsGetNvmCtx>
 800ef0c:	4603      	mov	r3, r0
 800ef0e:	4a09      	ldr	r2, [pc, #36]	; (800ef34 <GetCtxs+0x7c>)
 800ef10:	6213      	str	r3, [r2, #32]
    Contexts.ClassBNvmCtx = LoRaMacClassBGetNvmCtx( &Contexts.ClassBNvmCtxSize );
 800ef12:	480e      	ldr	r0, [pc, #56]	; (800ef4c <GetCtxs+0x94>)
 800ef14:	f001 ff1b 	bl	8010d4e <LoRaMacClassBGetNvmCtx>
 800ef18:	4603      	mov	r3, r0
 800ef1a:	4a06      	ldr	r2, [pc, #24]	; (800ef34 <GetCtxs+0x7c>)
 800ef1c:	6293      	str	r3, [r2, #40]	; 0x28
    Contexts.ConfirmQueueNvmCtx = LoRaMacConfirmQueueGetNvmCtx( &Contexts.ConfirmQueueNvmCtxSize );
 800ef1e:	480c      	ldr	r0, [pc, #48]	; (800ef50 <GetCtxs+0x98>)
 800ef20:	f002 fbc4 	bl	80116ac <LoRaMacConfirmQueueGetNvmCtx>
 800ef24:	4603      	mov	r3, r0
 800ef26:	4a03      	ldr	r2, [pc, #12]	; (800ef34 <GetCtxs+0x7c>)
 800ef28:	6313      	str	r3, [r2, #48]	; 0x30
    return &Contexts;
 800ef2a:	4b02      	ldr	r3, [pc, #8]	; (800ef34 <GetCtxs+0x7c>)
}
 800ef2c:	4618      	mov	r0, r3
 800ef2e:	3708      	adds	r7, #8
 800ef30:	46bd      	mov	sp, r7
 800ef32:	bd80      	pop	{r7, pc}
 800ef34:	20000bd8 	.word	0x20000bd8
 800ef38:	20000a6c 	.word	0x20000a6c
 800ef3c:	20000bec 	.word	0x20000bec
 800ef40:	200005e0 	.word	0x200005e0
 800ef44:	20000bf4 	.word	0x20000bf4
 800ef48:	20000bfc 	.word	0x20000bfc
 800ef4c:	20000c04 	.word	0x20000c04
 800ef50:	20000c0c 	.word	0x20000c0c

0800ef54 <RestoreCtxs>:

static LoRaMacStatus_t RestoreCtxs( LoRaMacCtxs_t* contexts )
{
 800ef54:	b580      	push	{r7, lr}
 800ef56:	b084      	sub	sp, #16
 800ef58:	af00      	add	r7, sp, #0
 800ef5a:	6078      	str	r0, [r7, #4]
    if( contexts == NULL )
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d101      	bne.n	800ef66 <RestoreCtxs+0x12>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800ef62:	2303      	movs	r3, #3
 800ef64:	e081      	b.n	800f06a <RestoreCtxs+0x116>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 800ef66:	4b43      	ldr	r3, [pc, #268]	; (800f074 <RestoreCtxs+0x120>)
 800ef68:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ef6c:	2b01      	cmp	r3, #1
 800ef6e:	d001      	beq.n	800ef74 <RestoreCtxs+0x20>
    {
        return LORAMAC_STATUS_BUSY;
 800ef70:	2301      	movs	r3, #1
 800ef72:	e07a      	b.n	800f06a <RestoreCtxs+0x116>
    }

    if( contexts->MacNvmCtx != NULL )
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d008      	beq.n	800ef8e <RestoreCtxs+0x3a>
    {
        memcpy1( ( uint8_t* ) &NvmMacCtx, ( uint8_t* ) contexts->MacNvmCtx, contexts->MacNvmCtxSize );
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	6819      	ldr	r1, [r3, #0]
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	685b      	ldr	r3, [r3, #4]
 800ef84:	b29b      	uxth	r3, r3
 800ef86:	461a      	mov	r2, r3
 800ef88:	483b      	ldr	r0, [pc, #236]	; (800f078 <RestoreCtxs+0x124>)
 800ef8a:	f007 fc16 	bl	80167ba <memcpy1>
    }

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESTORE_CTX;
 800ef8e:	2303      	movs	r3, #3
 800ef90:	733b      	strb	r3, [r7, #12]
    params.NvmCtx = contexts->RegionNvmCtx;
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	689b      	ldr	r3, [r3, #8]
 800ef96:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800ef98:	4b36      	ldr	r3, [pc, #216]	; (800f074 <RestoreCtxs+0x120>)
 800ef9a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ef9e:	781b      	ldrb	r3, [r3, #0]
 800efa0:	f107 0208 	add.w	r2, r7, #8
 800efa4:	4611      	mov	r1, r2
 800efa6:	4618      	mov	r0, r3
 800efa8:	f003 ff0a 	bl	8012dc0 <RegionInitDefaults>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800efac:	4b31      	ldr	r3, [pc, #196]	; (800f074 <RestoreCtxs+0x120>)
 800efae:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800efb2:	4b30      	ldr	r3, [pc, #192]	; (800f074 <RestoreCtxs+0x120>)
 800efb4:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 800efb8:	4b2e      	ldr	r3, [pc, #184]	; (800f074 <RestoreCtxs+0x120>)
 800efba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800efbe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800efc2:	4a2c      	ldr	r2, [pc, #176]	; (800f074 <RestoreCtxs+0x120>)
 800efc4:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
    MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800efc8:	4b2a      	ldr	r3, [pc, #168]	; (800f074 <RestoreCtxs+0x120>)
 800efca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800efce:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800efd2:	4b28      	ldr	r3, [pc, #160]	; (800f074 <RestoreCtxs+0x120>)
 800efd4:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
    MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800efd8:	4b26      	ldr	r3, [pc, #152]	; (800f074 <RestoreCtxs+0x120>)
 800efda:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800efde:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800efe2:	4b24      	ldr	r3, [pc, #144]	; (800f074 <RestoreCtxs+0x120>)
 800efe4:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800efe8:	4b22      	ldr	r3, [pc, #136]	; (800f074 <RestoreCtxs+0x120>)
 800efea:	2201      	movs	r2, #1
 800efec:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800eff0:	4b20      	ldr	r3, [pc, #128]	; (800f074 <RestoreCtxs+0x120>)
 800eff2:	2202      	movs	r2, #2
 800eff4:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

    if( SecureElementRestoreNvmCtx( contexts->SecureElementNvmCtx ) != SECURE_ELEMENT_SUCCESS )
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	699b      	ldr	r3, [r3, #24]
 800effc:	4618      	mov	r0, r3
 800effe:	f7fb fc69 	bl	800a8d4 <SecureElementRestoreNvmCtx>
 800f002:	4603      	mov	r3, r0
 800f004:	2b00      	cmp	r3, #0
 800f006:	d001      	beq.n	800f00c <RestoreCtxs+0xb8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f008:	2311      	movs	r3, #17
 800f00a:	e02e      	b.n	800f06a <RestoreCtxs+0x116>
    }

    if( LoRaMacCryptoRestoreNvmCtx( contexts->CryptoNvmCtx ) != LORAMAC_CRYPTO_SUCCESS )
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	691b      	ldr	r3, [r3, #16]
 800f010:	4618      	mov	r0, r3
 800f012:	f003 f801 	bl	8012018 <LoRaMacCryptoRestoreNvmCtx>
 800f016:	4603      	mov	r3, r0
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d001      	beq.n	800f020 <RestoreCtxs+0xcc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f01c:	2311      	movs	r3, #17
 800f01e:	e024      	b.n	800f06a <RestoreCtxs+0x116>
    }

    if( LoRaMacCommandsRestoreNvmCtx( contexts->CommandsNvmCtx ) != LORAMAC_COMMANDS_SUCCESS )
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	6a1b      	ldr	r3, [r3, #32]
 800f024:	4618      	mov	r0, r3
 800f026:	f002 f8ad 	bl	8011184 <LoRaMacCommandsRestoreNvmCtx>
 800f02a:	4603      	mov	r3, r0
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d001      	beq.n	800f034 <RestoreCtxs+0xe0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f030:	2313      	movs	r3, #19
 800f032:	e01a      	b.n	800f06a <RestoreCtxs+0x116>
    }

    if( LoRaMacClassBRestoreNvmCtx( contexts->ClassBNvmCtx ) != true )
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f038:	4618      	mov	r0, r3
 800f03a:	f001 fe7e 	bl	8010d3a <LoRaMacClassBRestoreNvmCtx>
 800f03e:	4603      	mov	r3, r0
 800f040:	f083 0301 	eor.w	r3, r3, #1
 800f044:	b2db      	uxtb	r3, r3
 800f046:	2b00      	cmp	r3, #0
 800f048:	d001      	beq.n	800f04e <RestoreCtxs+0xfa>
    {
        return LORAMAC_STATUS_CLASS_B_ERROR;
 800f04a:	2314      	movs	r3, #20
 800f04c:	e00d      	b.n	800f06a <RestoreCtxs+0x116>
    }

    if( LoRaMacConfirmQueueRestoreNvmCtx( contexts->ConfirmQueueNvmCtx ) != true )
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f052:	4618      	mov	r0, r3
 800f054:	f002 fb14 	bl	8011680 <LoRaMacConfirmQueueRestoreNvmCtx>
 800f058:	4603      	mov	r3, r0
 800f05a:	f083 0301 	eor.w	r3, r3, #1
 800f05e:	b2db      	uxtb	r3, r3
 800f060:	2b00      	cmp	r3, #0
 800f062:	d001      	beq.n	800f068 <RestoreCtxs+0x114>
    {
        return LORAMAC_STATUS_CONFIRM_QUEUE_ERROR;
 800f064:	2315      	movs	r3, #21
 800f066:	e000      	b.n	800f06a <RestoreCtxs+0x116>
    }

    return LORAMAC_STATUS_OK;
 800f068:	2300      	movs	r3, #0
}
 800f06a:	4618      	mov	r0, r3
 800f06c:	3710      	adds	r7, #16
 800f06e:	46bd      	mov	sp, r7
 800f070:	bd80      	pop	{r7, pc}
 800f072:	bf00      	nop
 800f074:	200005e0 	.word	0x200005e0
 800f078:	20000a6c 	.word	0x20000a6c

0800f07c <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 800f07c:	b480      	push	{r7}
 800f07e:	b083      	sub	sp, #12
 800f080:	af00      	add	r7, sp, #0
 800f082:	6078      	str	r0, [r7, #4]
 800f084:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d002      	beq.n	800f092 <DetermineFrameType+0x16>
 800f08c:	683b      	ldr	r3, [r7, #0]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d101      	bne.n	800f096 <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f092:	2303      	movs	r3, #3
 800f094:	e03b      	b.n	800f10e <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	7b1b      	ldrb	r3, [r3, #12]
 800f09a:	f003 030f 	and.w	r3, r3, #15
 800f09e:	b2db      	uxtb	r3, r3
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d008      	beq.n	800f0b6 <DetermineFrameType+0x3a>
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d003      	beq.n	800f0b6 <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 800f0ae:	683b      	ldr	r3, [r7, #0]
 800f0b0:	2200      	movs	r2, #0
 800f0b2:	701a      	strb	r2, [r3, #0]
 800f0b4:	e02a      	b.n	800f10c <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d103      	bne.n	800f0c8 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 800f0c0:	683b      	ldr	r3, [r7, #0]
 800f0c2:	2201      	movs	r2, #1
 800f0c4:	701a      	strb	r2, [r3, #0]
 800f0c6:	e021      	b.n	800f10c <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	7b1b      	ldrb	r3, [r3, #12]
 800f0cc:	f003 030f 	and.w	r3, r3, #15
 800f0d0:	b2db      	uxtb	r3, r3
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d108      	bne.n	800f0e8 <DetermineFrameType+0x6c>
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d103      	bne.n	800f0e8 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 800f0e0:	683b      	ldr	r3, [r7, #0]
 800f0e2:	2202      	movs	r2, #2
 800f0e4:	701a      	strb	r2, [r3, #0]
 800f0e6:	e011      	b.n	800f10c <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	7b1b      	ldrb	r3, [r3, #12]
 800f0ec:	f003 030f 	and.w	r3, r3, #15
 800f0f0:	b2db      	uxtb	r3, r3
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d108      	bne.n	800f108 <DetermineFrameType+0x8c>
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d003      	beq.n	800f108 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 800f100:	683b      	ldr	r3, [r7, #0]
 800f102:	2203      	movs	r2, #3
 800f104:	701a      	strb	r2, [r3, #0]
 800f106:	e001      	b.n	800f10c <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 800f108:	2317      	movs	r3, #23
 800f10a:	e000      	b.n	800f10e <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 800f10c:	2300      	movs	r3, #0
}
 800f10e:	4618      	mov	r0, r3
 800f110:	370c      	adds	r7, #12
 800f112:	46bd      	mov	sp, r7
 800f114:	bc80      	pop	{r7}
 800f116:	4770      	bx	lr

0800f118 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 800f118:	b480      	push	{r7}
 800f11a:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 800f11c:	4b14      	ldr	r3, [pc, #80]	; (800f170 <CheckRetransUnconfirmedUplink+0x58>)
 800f11e:	f893 2410 	ldrb.w	r2, [r3, #1040]	; 0x410
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 800f122:	4b13      	ldr	r3, [pc, #76]	; (800f170 <CheckRetransUnconfirmedUplink+0x58>)
 800f124:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f128:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
    if( MacCtx.ChannelsNbTransCounter >=
 800f12c:	429a      	cmp	r2, r3
 800f12e:	d301      	bcc.n	800f134 <CheckRetransUnconfirmedUplink+0x1c>
    {
        return true;
 800f130:	2301      	movs	r3, #1
 800f132:	e018      	b.n	800f166 <CheckRetransUnconfirmedUplink+0x4e>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800f134:	4b0e      	ldr	r3, [pc, #56]	; (800f170 <CheckRetransUnconfirmedUplink+0x58>)
 800f136:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f13a:	f003 0302 	and.w	r3, r3, #2
 800f13e:	b2db      	uxtb	r3, r3
 800f140:	2b00      	cmp	r3, #0
 800f142:	d00f      	beq.n	800f164 <CheckRetransUnconfirmedUplink+0x4c>
    {
        // For Class A stop in each case
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 800f144:	4b0a      	ldr	r3, [pc, #40]	; (800f170 <CheckRetransUnconfirmedUplink+0x58>)
 800f146:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f14a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d101      	bne.n	800f156 <CheckRetransUnconfirmedUplink+0x3e>
        {
            return true;
 800f152:	2301      	movs	r3, #1
 800f154:	e007      	b.n	800f166 <CheckRetransUnconfirmedUplink+0x4e>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 800f156:	4b06      	ldr	r3, [pc, #24]	; (800f170 <CheckRetransUnconfirmedUplink+0x58>)
 800f158:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d101      	bne.n	800f164 <CheckRetransUnconfirmedUplink+0x4c>
            {
                return true;
 800f160:	2301      	movs	r3, #1
 800f162:	e000      	b.n	800f166 <CheckRetransUnconfirmedUplink+0x4e>
            }
        }
    }
    return false;
 800f164:	2300      	movs	r3, #0
}
 800f166:	4618      	mov	r0, r3
 800f168:	46bd      	mov	sp, r7
 800f16a:	bc80      	pop	{r7}
 800f16c:	4770      	bx	lr
 800f16e:	bf00      	nop
 800f170:	200005e0 	.word	0x200005e0

0800f174 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 800f174:	b480      	push	{r7}
 800f176:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 800f178:	4b0e      	ldr	r3, [pc, #56]	; (800f1b4 <CheckRetransConfirmedUplink+0x40>)
 800f17a:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
        MacCtx.AckTimeoutRetries )
 800f17e:	4b0d      	ldr	r3, [pc, #52]	; (800f1b4 <CheckRetransConfirmedUplink+0x40>)
 800f180:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 800f184:	429a      	cmp	r2, r3
 800f186:	d301      	bcc.n	800f18c <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 800f188:	2301      	movs	r3, #1
 800f18a:	e00f      	b.n	800f1ac <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800f18c:	4b09      	ldr	r3, [pc, #36]	; (800f1b4 <CheckRetransConfirmedUplink+0x40>)
 800f18e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f192:	f003 0302 	and.w	r3, r3, #2
 800f196:	b2db      	uxtb	r3, r3
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d006      	beq.n	800f1aa <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800f19c:	4b05      	ldr	r3, [pc, #20]	; (800f1b4 <CheckRetransConfirmedUplink+0x40>)
 800f19e:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d001      	beq.n	800f1aa <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 800f1a6:	2301      	movs	r3, #1
 800f1a8:	e000      	b.n	800f1ac <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 800f1aa:	2300      	movs	r3, #0
}
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	46bd      	mov	sp, r7
 800f1b0:	bc80      	pop	{r7}
 800f1b2:	4770      	bx	lr
 800f1b4:	200005e0 	.word	0x200005e0

0800f1b8 <StopRetransmission>:

static bool StopRetransmission( void )
{
 800f1b8:	b480      	push	{r7}
 800f1ba:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800f1bc:	4b1c      	ldr	r3, [pc, #112]	; (800f230 <StopRetransmission+0x78>)
 800f1be:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f1c2:	f003 0302 	and.w	r3, r3, #2
 800f1c6:	b2db      	uxtb	r3, r3
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d009      	beq.n	800f1e0 <StopRetransmission+0x28>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 800f1cc:	4b18      	ldr	r3, [pc, #96]	; (800f230 <StopRetransmission+0x78>)
 800f1ce:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d013      	beq.n	800f1fe <StopRetransmission+0x46>
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
 800f1d6:	4b16      	ldr	r3, [pc, #88]	; (800f230 <StopRetransmission+0x78>)
 800f1d8:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 800f1dc:	2b01      	cmp	r3, #1
 800f1de:	d00e      	beq.n	800f1fe <StopRetransmission+0x46>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 800f1e0:	4b13      	ldr	r3, [pc, #76]	; (800f230 <StopRetransmission+0x78>)
 800f1e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f1e6:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d007      	beq.n	800f1fe <StopRetransmission+0x46>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 800f1ee:	4b10      	ldr	r3, [pc, #64]	; (800f230 <StopRetransmission+0x78>)
 800f1f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f1f4:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800f1f8:	3201      	adds	r2, #1
 800f1fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 800f1fe:	4b0c      	ldr	r3, [pc, #48]	; (800f230 <StopRetransmission+0x78>)
 800f200:	2200      	movs	r2, #0
 800f202:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.NodeAckRequested = false;
 800f206:	4b0a      	ldr	r3, [pc, #40]	; (800f230 <StopRetransmission+0x78>)
 800f208:	2200      	movs	r2, #0
 800f20a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.AckTimeoutRetry = false;
 800f20e:	4b08      	ldr	r3, [pc, #32]	; (800f230 <StopRetransmission+0x78>)
 800f210:	2200      	movs	r2, #0
 800f212:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f216:	4b06      	ldr	r3, [pc, #24]	; (800f230 <StopRetransmission+0x78>)
 800f218:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f21c:	f023 0302 	bic.w	r3, r3, #2
 800f220:	4a03      	ldr	r2, [pc, #12]	; (800f230 <StopRetransmission+0x78>)
 800f222:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 800f226:	2301      	movs	r3, #1
}
 800f228:	4618      	mov	r0, r3
 800f22a:	46bd      	mov	sp, r7
 800f22c:	bc80      	pop	{r7}
 800f22e:	4770      	bx	lr
 800f230:	200005e0 	.word	0x200005e0

0800f234 <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 800f234:	b580      	push	{r7, lr}
 800f236:	b084      	sub	sp, #16
 800f238:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 800f23a:	4b1e      	ldr	r3, [pc, #120]	; (800f2b4 <AckTimeoutRetriesProcess+0x80>)
 800f23c:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800f240:	4b1c      	ldr	r3, [pc, #112]	; (800f2b4 <AckTimeoutRetriesProcess+0x80>)
 800f242:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 800f246:	429a      	cmp	r2, r3
 800f248:	d230      	bcs.n	800f2ac <AckTimeoutRetriesProcess+0x78>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 800f24a:	4b1a      	ldr	r3, [pc, #104]	; (800f2b4 <AckTimeoutRetriesProcess+0x80>)
 800f24c:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800f250:	3301      	adds	r3, #1
 800f252:	b2da      	uxtb	r2, r3
 800f254:	4b17      	ldr	r3, [pc, #92]	; (800f2b4 <AckTimeoutRetriesProcess+0x80>)
 800f256:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 800f25a:	4b16      	ldr	r3, [pc, #88]	; (800f2b4 <AckTimeoutRetriesProcess+0x80>)
 800f25c:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800f260:	f003 0301 	and.w	r3, r3, #1
 800f264:	b2db      	uxtb	r3, r3
 800f266:	2b00      	cmp	r3, #0
 800f268:	d020      	beq.n	800f2ac <AckTimeoutRetriesProcess+0x78>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 800f26a:	2322      	movs	r3, #34	; 0x22
 800f26c:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800f26e:	4b11      	ldr	r3, [pc, #68]	; (800f2b4 <AckTimeoutRetriesProcess+0x80>)
 800f270:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f274:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800f278:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800f27a:	4b0e      	ldr	r3, [pc, #56]	; (800f2b4 <AckTimeoutRetriesProcess+0x80>)
 800f27c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f280:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800f284:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f286:	4b0b      	ldr	r3, [pc, #44]	; (800f2b4 <AckTimeoutRetriesProcess+0x80>)
 800f288:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f28c:	781b      	ldrb	r3, [r3, #0]
 800f28e:	f107 0208 	add.w	r2, r7, #8
 800f292:	4611      	mov	r1, r2
 800f294:	4618      	mov	r0, r3
 800f296:	f003 fd5a 	bl	8012d4e <RegionGetPhyParam>
 800f29a:	4603      	mov	r3, r0
 800f29c:	607b      	str	r3, [r7, #4]
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 800f29e:	687a      	ldr	r2, [r7, #4]
 800f2a0:	4b04      	ldr	r3, [pc, #16]	; (800f2b4 <AckTimeoutRetriesProcess+0x80>)
 800f2a2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2a6:	b252      	sxtb	r2, r2
 800f2a8:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        }
    }
}
 800f2ac:	bf00      	nop
 800f2ae:	3710      	adds	r7, #16
 800f2b0:	46bd      	mov	sp, r7
 800f2b2:	bd80      	pop	{r7, pc}
 800f2b4:	200005e0 	.word	0x200005e0

0800f2b8 <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 800f2b8:	b580      	push	{r7, lr}
 800f2ba:	b082      	sub	sp, #8
 800f2bc:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 800f2be:	4b14      	ldr	r3, [pc, #80]	; (800f310 <AckTimeoutRetriesFinalize+0x58>)
 800f2c0:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800f2c4:	f083 0301 	eor.w	r3, r3, #1
 800f2c8:	b2db      	uxtb	r3, r3
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d015      	beq.n	800f2fa <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 800f2ce:	2302      	movs	r3, #2
 800f2d0:	713b      	strb	r3, [r7, #4]
        params.NvmCtx = Contexts.RegionNvmCtx;
 800f2d2:	4b10      	ldr	r3, [pc, #64]	; (800f314 <AckTimeoutRetriesFinalize+0x5c>)
 800f2d4:	689b      	ldr	r3, [r3, #8]
 800f2d6:	603b      	str	r3, [r7, #0]
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800f2d8:	4b0d      	ldr	r3, [pc, #52]	; (800f310 <AckTimeoutRetriesFinalize+0x58>)
 800f2da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2de:	781b      	ldrb	r3, [r3, #0]
 800f2e0:	463a      	mov	r2, r7
 800f2e2:	4611      	mov	r1, r2
 800f2e4:	4618      	mov	r0, r3
 800f2e6:	f003 fd6b 	bl	8012dc0 <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 800f2ea:	4b09      	ldr	r3, [pc, #36]	; (800f310 <AckTimeoutRetriesFinalize+0x58>)
 800f2ec:	2200      	movs	r2, #0
 800f2ee:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 800f2f2:	4b07      	ldr	r3, [pc, #28]	; (800f310 <AckTimeoutRetriesFinalize+0x58>)
 800f2f4:	2200      	movs	r2, #0
 800f2f6:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800f2fa:	4b05      	ldr	r3, [pc, #20]	; (800f310 <AckTimeoutRetriesFinalize+0x58>)
 800f2fc:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800f300:	4b03      	ldr	r3, [pc, #12]	; (800f310 <AckTimeoutRetriesFinalize+0x58>)
 800f302:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
}
 800f306:	bf00      	nop
 800f308:	3708      	adds	r7, #8
 800f30a:	46bd      	mov	sp, r7
 800f30c:	bd80      	pop	{r7, pc}
 800f30e:	bf00      	nop
 800f310:	200005e0 	.word	0x200005e0
 800f314:	20000bd8 	.word	0x20000bd8

0800f318 <CallNvmCtxCallback>:

static void CallNvmCtxCallback( LoRaMacNvmCtxModule_t module )
{
 800f318:	b580      	push	{r7, lr}
 800f31a:	b082      	sub	sp, #8
 800f31c:	af00      	add	r7, sp, #0
 800f31e:	4603      	mov	r3, r0
 800f320:	71fb      	strb	r3, [r7, #7]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmContextChange != NULL ) )
 800f322:	4b0b      	ldr	r3, [pc, #44]	; (800f350 <CallNvmCtxCallback+0x38>)
 800f324:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d00c      	beq.n	800f346 <CallNvmCtxCallback+0x2e>
 800f32c:	4b08      	ldr	r3, [pc, #32]	; (800f350 <CallNvmCtxCallback+0x38>)
 800f32e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800f332:	689b      	ldr	r3, [r3, #8]
 800f334:	2b00      	cmp	r3, #0
 800f336:	d006      	beq.n	800f346 <CallNvmCtxCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmContextChange( module );
 800f338:	4b05      	ldr	r3, [pc, #20]	; (800f350 <CallNvmCtxCallback+0x38>)
 800f33a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800f33e:	689b      	ldr	r3, [r3, #8]
 800f340:	79fa      	ldrb	r2, [r7, #7]
 800f342:	4610      	mov	r0, r2
 800f344:	4798      	blx	r3
    }
}
 800f346:	bf00      	nop
 800f348:	3708      	adds	r7, #8
 800f34a:	46bd      	mov	sp, r7
 800f34c:	bd80      	pop	{r7, pc}
 800f34e:	bf00      	nop
 800f350:	200005e0 	.word	0x200005e0

0800f354 <EventMacNvmCtxChanged>:

static void EventMacNvmCtxChanged( void )
{
 800f354:	b580      	push	{r7, lr}
 800f356:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_MAC );
 800f358:	2000      	movs	r0, #0
 800f35a:	f7ff ffdd 	bl	800f318 <CallNvmCtxCallback>
}
 800f35e:	bf00      	nop
 800f360:	bd80      	pop	{r7, pc}

0800f362 <EventRegionNvmCtxChanged>:

static void EventRegionNvmCtxChanged( void )
{
 800f362:	b580      	push	{r7, lr}
 800f364:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_REGION );
 800f366:	2001      	movs	r0, #1
 800f368:	f7ff ffd6 	bl	800f318 <CallNvmCtxCallback>
}
 800f36c:	bf00      	nop
 800f36e:	bd80      	pop	{r7, pc}

0800f370 <EventCryptoNvmCtxChanged>:

static void EventCryptoNvmCtxChanged( void )
{
 800f370:	b580      	push	{r7, lr}
 800f372:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CRYPTO );
 800f374:	2002      	movs	r0, #2
 800f376:	f7ff ffcf 	bl	800f318 <CallNvmCtxCallback>
}
 800f37a:	bf00      	nop
 800f37c:	bd80      	pop	{r7, pc}

0800f37e <EventSecureElementNvmCtxChanged>:

static void EventSecureElementNvmCtxChanged( void )
{
 800f37e:	b580      	push	{r7, lr}
 800f380:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_SECURE_ELEMENT );
 800f382:	2003      	movs	r0, #3
 800f384:	f7ff ffc8 	bl	800f318 <CallNvmCtxCallback>
}
 800f388:	bf00      	nop
 800f38a:	bd80      	pop	{r7, pc}

0800f38c <EventCommandsNvmCtxChanged>:

static void EventCommandsNvmCtxChanged( void )
{
 800f38c:	b580      	push	{r7, lr}
 800f38e:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_COMMANDS );
 800f390:	2004      	movs	r0, #4
 800f392:	f7ff ffc1 	bl	800f318 <CallNvmCtxCallback>
}
 800f396:	bf00      	nop
 800f398:	bd80      	pop	{r7, pc}

0800f39a <EventClassBNvmCtxChanged>:

static void EventClassBNvmCtxChanged( void )
{
 800f39a:	b580      	push	{r7, lr}
 800f39c:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CLASS_B );
 800f39e:	2005      	movs	r0, #5
 800f3a0:	f7ff ffba 	bl	800f318 <CallNvmCtxCallback>
}
 800f3a4:	bf00      	nop
 800f3a6:	bd80      	pop	{r7, pc}

0800f3a8 <EventConfirmQueueNvmCtxChanged>:

static void EventConfirmQueueNvmCtxChanged( void )
{
 800f3a8:	b580      	push	{r7, lr}
 800f3aa:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
 800f3ac:	2006      	movs	r0, #6
 800f3ae:	f7ff ffb3 	bl	800f318 <CallNvmCtxCallback>
}
 800f3b2:	bf00      	nop
 800f3b4:	bd80      	pop	{r7, pc}
	...

0800f3b8 <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 800f3b8:	b480      	push	{r7}
 800f3ba:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800f3bc:	4b0b      	ldr	r3, [pc, #44]	; (800f3ec <IsRequestPending+0x34>)
 800f3be:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f3c2:	f003 0304 	and.w	r3, r3, #4
 800f3c6:	b2db      	uxtb	r3, r3
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d107      	bne.n	800f3dc <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 800f3cc:	4b07      	ldr	r3, [pc, #28]	; (800f3ec <IsRequestPending+0x34>)
 800f3ce:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f3d2:	f003 0301 	and.w	r3, r3, #1
 800f3d6:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d001      	beq.n	800f3e0 <IsRequestPending+0x28>
    {
        return 1;
 800f3dc:	2301      	movs	r3, #1
 800f3de:	e000      	b.n	800f3e2 <IsRequestPending+0x2a>
    }
    return 0;
 800f3e0:	2300      	movs	r3, #0
}
 800f3e2:	4618      	mov	r0, r3
 800f3e4:	46bd      	mov	sp, r7
 800f3e6:	bc80      	pop	{r7}
 800f3e8:	4770      	bx	lr
 800f3ea:	bf00      	nop
 800f3ec:	200005e0 	.word	0x200005e0

0800f3f0 <LoRaMacIsBusy>:

/* Exported functions ---------------------------------------------------------*/
bool LoRaMacIsBusy( void )
{
 800f3f0:	b480      	push	{r7}
 800f3f2:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f3f4:	4b08      	ldr	r3, [pc, #32]	; (800f418 <LoRaMacIsBusy+0x28>)
 800f3f6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d106      	bne.n	800f40c <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800f3fe:	4b06      	ldr	r3, [pc, #24]	; (800f418 <LoRaMacIsBusy+0x28>)
 800f400:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f404:	2b01      	cmp	r3, #1
 800f406:	d101      	bne.n	800f40c <LoRaMacIsBusy+0x1c>
    {
        return false;
 800f408:	2300      	movs	r3, #0
 800f40a:	e000      	b.n	800f40e <LoRaMacIsBusy+0x1e>
    }
    return true;
 800f40c:	2301      	movs	r3, #1
}
 800f40e:	4618      	mov	r0, r3
 800f410:	46bd      	mov	sp, r7
 800f412:	bc80      	pop	{r7}
 800f414:	4770      	bx	lr
 800f416:	bf00      	nop
 800f418:	200005e0 	.word	0x200005e0

0800f41c <LoRaMacProcess>:

void LoRaMacProcess( void )
{
 800f41c:	b580      	push	{r7, lr}
 800f41e:	b082      	sub	sp, #8
 800f420:	af00      	add	r7, sp, #0
    uint8_t noTx = 0x00;
 800f422:	2300      	movs	r3, #0
 800f424:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800f426:	f7fd fc87 	bl	800cd38 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800f42a:	f001 fd79 	bl	8010f20 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800f42e:	4b1a      	ldr	r3, [pc, #104]	; (800f498 <LoRaMacProcess+0x7c>)
 800f430:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f434:	f003 0320 	and.w	r3, r3, #32
 800f438:	b2db      	uxtb	r3, r3
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d01e      	beq.n	800f47c <LoRaMacProcess+0x60>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800f43e:	2000      	movs	r0, #0
 800f440:	f7fd fcc2 	bl	800cdc8 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800f444:	f7fd fe70 	bl	800d128 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800f448:	f7ff ffb6 	bl	800f3b8 <IsRequestPending>
 800f44c:	4603      	mov	r3, r0
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d006      	beq.n	800f460 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800f452:	f7fd fe41 	bl	800d0d8 <LoRaMacCheckForBeaconAcquisition>
 800f456:	4603      	mov	r3, r0
 800f458:	461a      	mov	r2, r3
 800f45a:	79fb      	ldrb	r3, [r7, #7]
 800f45c:	4313      	orrs	r3, r2
 800f45e:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800f460:	79fb      	ldrb	r3, [r7, #7]
 800f462:	2b00      	cmp	r3, #0
 800f464:	d103      	bne.n	800f46e <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800f466:	f7fd fdfb 	bl	800d060 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800f46a:	f7fd fd8b 	bl	800cf84 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800f46e:	f7fd fcbb 	bl	800cde8 <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 800f472:	f7fd fd1b 	bl	800ceac <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f476:	2001      	movs	r0, #1
 800f478:	f7fd fca6 	bl	800cdc8 <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 800f47c:	f7fd fd30 	bl	800cee0 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800f480:	4b05      	ldr	r3, [pc, #20]	; (800f498 <LoRaMacProcess+0x7c>)
 800f482:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800f486:	2b02      	cmp	r3, #2
 800f488:	d101      	bne.n	800f48e <LoRaMacProcess+0x72>
    {
        OpenContinuousRxCWindow( );
 800f48a:	f7ff fa97 	bl	800e9bc <OpenContinuousRxCWindow>
    }
}
 800f48e:	bf00      	nop
 800f490:	3708      	adds	r7, #8
 800f492:	46bd      	mov	sp, r7
 800f494:	bd80      	pop	{r7, pc}
 800f496:	bf00      	nop
 800f498:	200005e0 	.word	0x200005e0

0800f49c <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 800f49c:	b590      	push	{r4, r7, lr}
 800f49e:	b099      	sub	sp, #100	; 0x64
 800f4a0:	af02      	add	r7, sp, #8
 800f4a2:	6178      	str	r0, [r7, #20]
 800f4a4:	6139      	str	r1, [r7, #16]
 800f4a6:	4613      	mov	r3, r2
 800f4a8:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( ( primitives == NULL ) ||
 800f4aa:	697b      	ldr	r3, [r7, #20]
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d002      	beq.n	800f4b6 <LoRaMacInitialization+0x1a>
 800f4b0:	693b      	ldr	r3, [r7, #16]
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d101      	bne.n	800f4ba <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f4b6:	2303      	movs	r3, #3
 800f4b8:	e30b      	b.n	800fad2 <LoRaMacInitialization+0x636>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800f4ba:	697b      	ldr	r3, [r7, #20]
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d00b      	beq.n	800f4da <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 800f4c2:	697b      	ldr	r3, [r7, #20]
 800f4c4:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d007      	beq.n	800f4da <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 800f4ca:	697b      	ldr	r3, [r7, #20]
 800f4cc:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d003      	beq.n	800f4da <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 800f4d2:	697b      	ldr	r3, [r7, #20]
 800f4d4:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d101      	bne.n	800f4de <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f4da:	2303      	movs	r3, #3
 800f4dc:	e2f9      	b.n	800fad2 <LoRaMacInitialization+0x636>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 800f4de:	7bfb      	ldrb	r3, [r7, #15]
 800f4e0:	4618      	mov	r0, r3
 800f4e2:	f003 fc1f 	bl	8012d24 <RegionIsActive>
 800f4e6:	4603      	mov	r3, r0
 800f4e8:	f083 0301 	eor.w	r3, r3, #1
 800f4ec:	b2db      	uxtb	r3, r3
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d001      	beq.n	800f4f6 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 800f4f2:	2309      	movs	r3, #9
 800f4f4:	e2ed      	b.n	800fad2 <LoRaMacInitialization+0x636>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 800f4f6:	49c5      	ldr	r1, [pc, #788]	; (800f80c <LoRaMacInitialization+0x370>)
 800f4f8:	6978      	ldr	r0, [r7, #20]
 800f4fa:	f002 f891 	bl	8011620 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 800f4fe:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800f502:	2100      	movs	r1, #0
 800f504:	48c2      	ldr	r0, [pc, #776]	; (800f810 <LoRaMacInitialization+0x374>)
 800f506:	f007 f993 	bl	8016830 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 800f50a:	f240 428c 	movw	r2, #1164	; 0x48c
 800f50e:	2100      	movs	r1, #0
 800f510:	48c0      	ldr	r0, [pc, #768]	; (800f814 <LoRaMacInitialization+0x378>)
 800f512:	f007 f98d 	bl	8016830 <memset1>
    MacCtx.NvmCtx = &NvmMacCtx;
 800f516:	4bbf      	ldr	r3, [pc, #764]	; (800f814 <LoRaMacInitialization+0x378>)
 800f518:	4abd      	ldr	r2, [pc, #756]	; (800f810 <LoRaMacInitialization+0x374>)
 800f51a:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 800f51e:	4bbd      	ldr	r3, [pc, #756]	; (800f814 <LoRaMacInitialization+0x378>)
 800f520:	2201      	movs	r2, #1
 800f522:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetries = 1;
 800f526:	4bbb      	ldr	r3, [pc, #748]	; (800f814 <LoRaMacInitialization+0x378>)
 800f528:	2201      	movs	r2, #1
 800f52a:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.NvmCtx->Region = region;
 800f52e:	4bb9      	ldr	r3, [pc, #740]	; (800f814 <LoRaMacInitialization+0x378>)
 800f530:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f534:	7bfa      	ldrb	r2, [r7, #15]
 800f536:	701a      	strb	r2, [r3, #0]
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 800f538:	4bb6      	ldr	r3, [pc, #728]	; (800f814 <LoRaMacInitialization+0x378>)
 800f53a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f53e:	2200      	movs	r2, #0
 800f540:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    MacCtx.NvmCtx->RepeaterSupport = false;
 800f544:	4bb3      	ldr	r3, [pc, #716]	; (800f814 <LoRaMacInitialization+0x378>)
 800f546:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f54a:	2200      	movs	r2, #0
 800f54c:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca

    // Setup version
    MacCtx.NvmCtx->Version.Value = LORAMAC_VERSION;
 800f550:	4bb0      	ldr	r3, [pc, #704]	; (800f814 <LoRaMacInitialization+0x378>)
 800f552:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f556:	4ab0      	ldr	r2, [pc, #704]	; (800f818 <LoRaMacInitialization+0x37c>)
 800f558:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800f55c:	230f      	movs	r3, #15
 800f55e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f562:	4bac      	ldr	r3, [pc, #688]	; (800f814 <LoRaMacInitialization+0x378>)
 800f564:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f568:	781b      	ldrb	r3, [r3, #0]
 800f56a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f56e:	4611      	mov	r1, r2
 800f570:	4618      	mov	r0, r3
 800f572:	f003 fbec 	bl	8012d4e <RegionGetPhyParam>
 800f576:	4603      	mov	r3, r0
 800f578:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 800f57a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f57c:	4ba5      	ldr	r3, [pc, #660]	; (800f814 <LoRaMacInitialization+0x378>)
 800f57e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f582:	2a00      	cmp	r2, #0
 800f584:	bf14      	ite	ne
 800f586:	2201      	movne	r2, #1
 800f588:	2200      	moveq	r2, #0
 800f58a:	b2d2      	uxtb	r2, r2
 800f58c:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9

    getPhy.Attribute = PHY_DEF_TX_POWER;
 800f590:	230a      	movs	r3, #10
 800f592:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f596:	4b9f      	ldr	r3, [pc, #636]	; (800f814 <LoRaMacInitialization+0x378>)
 800f598:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f59c:	781b      	ldrb	r3, [r3, #0]
 800f59e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f5a2:	4611      	mov	r1, r2
 800f5a4:	4618      	mov	r0, r3
 800f5a6:	f003 fbd2 	bl	8012d4e <RegionGetPhyParam>
 800f5aa:	4603      	mov	r3, r0
 800f5ac:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 800f5ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f5b0:	4b98      	ldr	r3, [pc, #608]	; (800f814 <LoRaMacInitialization+0x378>)
 800f5b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5b6:	b252      	sxtb	r2, r2
 800f5b8:	711a      	strb	r2, [r3, #4]

    getPhy.Attribute = PHY_DEF_TX_DR;
 800f5ba:	2306      	movs	r3, #6
 800f5bc:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f5c0:	4b94      	ldr	r3, [pc, #592]	; (800f814 <LoRaMacInitialization+0x378>)
 800f5c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5c6:	781b      	ldrb	r3, [r3, #0]
 800f5c8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f5cc:	4611      	mov	r1, r2
 800f5ce:	4618      	mov	r0, r3
 800f5d0:	f003 fbbd 	bl	8012d4e <RegionGetPhyParam>
 800f5d4:	4603      	mov	r3, r0
 800f5d6:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 800f5d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f5da:	4b8e      	ldr	r3, [pc, #568]	; (800f814 <LoRaMacInitialization+0x378>)
 800f5dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5e0:	b252      	sxtb	r2, r2
 800f5e2:	715a      	strb	r2, [r3, #5]

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 800f5e4:	2310      	movs	r3, #16
 800f5e6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f5ea:	4b8a      	ldr	r3, [pc, #552]	; (800f814 <LoRaMacInitialization+0x378>)
 800f5ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5f0:	781b      	ldrb	r3, [r3, #0]
 800f5f2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f5f6:	4611      	mov	r1, r2
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	f003 fba8 	bl	8012d4e <RegionGetPhyParam>
 800f5fe:	4603      	mov	r3, r0
 800f600:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 800f602:	4b84      	ldr	r3, [pc, #528]	; (800f814 <LoRaMacInitialization+0x378>)
 800f604:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f608:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f60a:	611a      	str	r2, [r3, #16]

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 800f60c:	2311      	movs	r3, #17
 800f60e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f612:	4b80      	ldr	r3, [pc, #512]	; (800f814 <LoRaMacInitialization+0x378>)
 800f614:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f618:	781b      	ldrb	r3, [r3, #0]
 800f61a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f61e:	4611      	mov	r1, r2
 800f620:	4618      	mov	r0, r3
 800f622:	f003 fb94 	bl	8012d4e <RegionGetPhyParam>
 800f626:	4603      	mov	r3, r0
 800f628:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 800f62a:	4b7a      	ldr	r3, [pc, #488]	; (800f814 <LoRaMacInitialization+0x378>)
 800f62c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f630:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f632:	615a      	str	r2, [r3, #20]

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 800f634:	2312      	movs	r3, #18
 800f636:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f63a:	4b76      	ldr	r3, [pc, #472]	; (800f814 <LoRaMacInitialization+0x378>)
 800f63c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f640:	781b      	ldrb	r3, [r3, #0]
 800f642:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f646:	4611      	mov	r1, r2
 800f648:	4618      	mov	r0, r3
 800f64a:	f003 fb80 	bl	8012d4e <RegionGetPhyParam>
 800f64e:	4603      	mov	r3, r0
 800f650:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 800f652:	4b70      	ldr	r3, [pc, #448]	; (800f814 <LoRaMacInitialization+0x378>)
 800f654:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f658:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f65a:	619a      	str	r2, [r3, #24]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 800f65c:	2313      	movs	r3, #19
 800f65e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f662:	4b6c      	ldr	r3, [pc, #432]	; (800f814 <LoRaMacInitialization+0x378>)
 800f664:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f668:	781b      	ldrb	r3, [r3, #0]
 800f66a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f66e:	4611      	mov	r1, r2
 800f670:	4618      	mov	r0, r3
 800f672:	f003 fb6c 	bl	8012d4e <RegionGetPhyParam>
 800f676:	4603      	mov	r3, r0
 800f678:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 800f67a:	4b66      	ldr	r3, [pc, #408]	; (800f814 <LoRaMacInitialization+0x378>)
 800f67c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f680:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f682:	61da      	str	r2, [r3, #28]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 800f684:	2314      	movs	r3, #20
 800f686:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f68a:	4b62      	ldr	r3, [pc, #392]	; (800f814 <LoRaMacInitialization+0x378>)
 800f68c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f690:	781b      	ldrb	r3, [r3, #0]
 800f692:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f696:	4611      	mov	r1, r2
 800f698:	4618      	mov	r0, r3
 800f69a:	f003 fb58 	bl	8012d4e <RegionGetPhyParam>
 800f69e:	4603      	mov	r3, r0
 800f6a0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 800f6a2:	4b5c      	ldr	r3, [pc, #368]	; (800f814 <LoRaMacInitialization+0x378>)
 800f6a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f6a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f6aa:	621a      	str	r2, [r3, #32]

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 800f6ac:	2317      	movs	r3, #23
 800f6ae:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f6b2:	4b58      	ldr	r3, [pc, #352]	; (800f814 <LoRaMacInitialization+0x378>)
 800f6b4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f6b8:	781b      	ldrb	r3, [r3, #0]
 800f6ba:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f6be:	4611      	mov	r1, r2
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	f003 fb44 	bl	8012d4e <RegionGetPhyParam>
 800f6c6:	4603      	mov	r3, r0
 800f6c8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 800f6ca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f6cc:	4b51      	ldr	r3, [pc, #324]	; (800f814 <LoRaMacInitialization+0x378>)
 800f6ce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f6d2:	b2d2      	uxtb	r2, r2
 800f6d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 800f6d8:	2318      	movs	r3, #24
 800f6da:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f6de:	4b4d      	ldr	r3, [pc, #308]	; (800f814 <LoRaMacInitialization+0x378>)
 800f6e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f6e4:	781b      	ldrb	r3, [r3, #0]
 800f6e6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f6ea:	4611      	mov	r1, r2
 800f6ec:	4618      	mov	r0, r3
 800f6ee:	f003 fb2e 	bl	8012d4e <RegionGetPhyParam>
 800f6f2:	4603      	mov	r3, r0
 800f6f4:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 800f6f6:	4b47      	ldr	r3, [pc, #284]	; (800f814 <LoRaMacInitialization+0x378>)
 800f6f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f6fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f6fe:	629a      	str	r2, [r3, #40]	; 0x28
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 800f700:	4b44      	ldr	r3, [pc, #272]	; (800f814 <LoRaMacInitialization+0x378>)
 800f702:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f706:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f708:	631a      	str	r2, [r3, #48]	; 0x30

    getPhy.Attribute = PHY_DEF_RX2_DR;
 800f70a:	2319      	movs	r3, #25
 800f70c:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f710:	4b40      	ldr	r3, [pc, #256]	; (800f814 <LoRaMacInitialization+0x378>)
 800f712:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f716:	781b      	ldrb	r3, [r3, #0]
 800f718:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f71c:	4611      	mov	r1, r2
 800f71e:	4618      	mov	r0, r3
 800f720:	f003 fb15 	bl	8012d4e <RegionGetPhyParam>
 800f724:	4603      	mov	r3, r0
 800f726:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 800f728:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f72a:	4b3a      	ldr	r3, [pc, #232]	; (800f814 <LoRaMacInitialization+0x378>)
 800f72c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f730:	b2d2      	uxtb	r2, r2
 800f732:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 800f736:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f738:	4b36      	ldr	r3, [pc, #216]	; (800f814 <LoRaMacInitialization+0x378>)
 800f73a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f73e:	b2d2      	uxtb	r2, r2
 800f740:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 800f744:	231e      	movs	r3, #30
 800f746:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f74a:	4b32      	ldr	r3, [pc, #200]	; (800f814 <LoRaMacInitialization+0x378>)
 800f74c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f750:	781b      	ldrb	r3, [r3, #0]
 800f752:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f756:	4611      	mov	r1, r2
 800f758:	4618      	mov	r0, r3
 800f75a:	f003 faf8 	bl	8012d4e <RegionGetPhyParam>
 800f75e:	4603      	mov	r3, r0
 800f760:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 800f762:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f764:	4b2b      	ldr	r3, [pc, #172]	; (800f814 <LoRaMacInitialization+0x378>)
 800f766:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f76a:	b2d2      	uxtb	r2, r2
 800f76c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 800f770:	231f      	movs	r3, #31
 800f772:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f776:	4b27      	ldr	r3, [pc, #156]	; (800f814 <LoRaMacInitialization+0x378>)
 800f778:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f77c:	781b      	ldrb	r3, [r3, #0]
 800f77e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f782:	4611      	mov	r1, r2
 800f784:	4618      	mov	r0, r3
 800f786:	f003 fae2 	bl	8012d4e <RegionGetPhyParam>
 800f78a:	4603      	mov	r3, r0
 800f78c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 800f78e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f790:	4b20      	ldr	r3, [pc, #128]	; (800f814 <LoRaMacInitialization+0x378>)
 800f792:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f796:	b2d2      	uxtb	r2, r2
 800f798:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 800f79c:	2320      	movs	r3, #32
 800f79e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f7a2:	4b1c      	ldr	r3, [pc, #112]	; (800f814 <LoRaMacInitialization+0x378>)
 800f7a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7a8:	781b      	ldrb	r3, [r3, #0]
 800f7aa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f7ae:	4611      	mov	r1, r2
 800f7b0:	4618      	mov	r0, r3
 800f7b2:	f003 facc 	bl	8012d4e <RegionGetPhyParam>
 800f7b6:	4603      	mov	r3, r0
 800f7b8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 800f7ba:	4b16      	ldr	r3, [pc, #88]	; (800f814 <LoRaMacInitialization+0x378>)
 800f7bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f7c2:	63da      	str	r2, [r3, #60]	; 0x3c

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 800f7c4:	2321      	movs	r3, #33	; 0x21
 800f7c6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f7ca:	4b12      	ldr	r3, [pc, #72]	; (800f814 <LoRaMacInitialization+0x378>)
 800f7cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7d0:	781b      	ldrb	r3, [r3, #0]
 800f7d2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f7d6:	4611      	mov	r1, r2
 800f7d8:	4618      	mov	r0, r3
 800f7da:	f003 fab8 	bl	8012d4e <RegionGetPhyParam>
 800f7de:	4603      	mov	r3, r0
 800f7e0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 800f7e2:	4b0c      	ldr	r3, [pc, #48]	; (800f814 <LoRaMacInitialization+0x378>)
 800f7e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f7ea:	641a      	str	r2, [r3, #64]	; 0x40

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 800f7ec:	230b      	movs	r3, #11
 800f7ee:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f7f2:	4b08      	ldr	r3, [pc, #32]	; (800f814 <LoRaMacInitialization+0x378>)
 800f7f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7f8:	781b      	ldrb	r3, [r3, #0]
 800f7fa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f7fe:	4611      	mov	r1, r2
 800f800:	4618      	mov	r0, r3
 800f802:	f003 faa4 	bl	8012d4e <RegionGetPhyParam>
 800f806:	4603      	mov	r3, r0
 800f808:	e008      	b.n	800f81c <LoRaMacInitialization+0x380>
 800f80a:	bf00      	nop
 800f80c:	0800f3a9 	.word	0x0800f3a9
 800f810:	20000a6c 	.word	0x20000a6c
 800f814:	200005e0 	.word	0x200005e0
 800f818:	01000300 	.word	0x01000300
 800f81c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckLimit = phyParam.Value;
 800f81e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f820:	b29a      	uxth	r2, r3
 800f822:	4bae      	ldr	r3, [pc, #696]	; (800fadc <LoRaMacInitialization+0x640>)
 800f824:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 800f828:	230c      	movs	r3, #12
 800f82a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f82e:	4bab      	ldr	r3, [pc, #684]	; (800fadc <LoRaMacInitialization+0x640>)
 800f830:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f834:	781b      	ldrb	r3, [r3, #0]
 800f836:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f83a:	4611      	mov	r1, r2
 800f83c:	4618      	mov	r0, r3
 800f83e:	f003 fa86 	bl	8012d4e <RegionGetPhyParam>
 800f842:	4603      	mov	r3, r0
 800f844:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckDelay = phyParam.Value;
 800f846:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f848:	b29a      	uxth	r2, r3
 800f84a:	4ba4      	ldr	r3, [pc, #656]	; (800fadc <LoRaMacInitialization+0x640>)
 800f84c:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 800f850:	4ba2      	ldr	r3, [pc, #648]	; (800fadc <LoRaMacInitialization+0x640>)
 800f852:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f856:	2201      	movs	r2, #1
 800f858:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 10;
 800f85c:	4b9f      	ldr	r3, [pc, #636]	; (800fadc <LoRaMacInitialization+0x640>)
 800f85e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f862:	220a      	movs	r2, #10
 800f864:	609a      	str	r2, [r3, #8]
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;
 800f866:	4b9d      	ldr	r3, [pc, #628]	; (800fadc <LoRaMacInitialization+0x640>)
 800f868:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f86c:	2206      	movs	r2, #6
 800f86e:	731a      	strb	r2, [r3, #12]

    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
 800f870:	4b9a      	ldr	r3, [pc, #616]	; (800fadc <LoRaMacInitialization+0x640>)
 800f872:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f876:	4b99      	ldr	r3, [pc, #612]	; (800fadc <LoRaMacInitialization+0x640>)
 800f878:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f87c:	6892      	ldr	r2, [r2, #8]
 800f87e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
 800f882:	4b96      	ldr	r3, [pc, #600]	; (800fadc <LoRaMacInitialization+0x640>)
 800f884:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f888:	4b94      	ldr	r3, [pc, #592]	; (800fadc <LoRaMacInitialization+0x640>)
 800f88a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f88e:	7b12      	ldrb	r2, [r2, #12]
 800f890:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    MacCtx.NvmCtx->MacParams.MaxRxWindow = MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow;
 800f894:	4b91      	ldr	r3, [pc, #580]	; (800fadc <LoRaMacInitialization+0x640>)
 800f896:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f89a:	4b90      	ldr	r3, [pc, #576]	; (800fadc <LoRaMacInitialization+0x640>)
 800f89c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8a0:	6912      	ldr	r2, [r2, #16]
 800f8a2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1;
 800f8a6:	4b8d      	ldr	r3, [pc, #564]	; (800fadc <LoRaMacInitialization+0x640>)
 800f8a8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f8ac:	4b8b      	ldr	r3, [pc, #556]	; (800fadc <LoRaMacInitialization+0x640>)
 800f8ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8b2:	6952      	ldr	r2, [r2, #20]
 800f8b4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2;
 800f8b8:	4b88      	ldr	r3, [pc, #544]	; (800fadc <LoRaMacInitialization+0x640>)
 800f8ba:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f8be:	4b87      	ldr	r3, [pc, #540]	; (800fadc <LoRaMacInitialization+0x640>)
 800f8c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8c4:	6992      	ldr	r2, [r2, #24]
 800f8c6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1;
 800f8ca:	4b84      	ldr	r3, [pc, #528]	; (800fadc <LoRaMacInitialization+0x640>)
 800f8cc:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f8d0:	4b82      	ldr	r3, [pc, #520]	; (800fadc <LoRaMacInitialization+0x640>)
 800f8d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8d6:	69d2      	ldr	r2, [r2, #28]
 800f8d8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2;
 800f8dc:	4b7f      	ldr	r3, [pc, #508]	; (800fadc <LoRaMacInitialization+0x640>)
 800f8de:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f8e2:	4b7e      	ldr	r3, [pc, #504]	; (800fadc <LoRaMacInitialization+0x640>)
 800f8e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8e8:	6a12      	ldr	r2, [r2, #32]
 800f8ea:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    MacCtx.NvmCtx->MacParams.ChannelsNbTrans = MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans;
 800f8ee:	4b7b      	ldr	r3, [pc, #492]	; (800fadc <LoRaMacInitialization+0x640>)
 800f8f0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f8f4:	4b79      	ldr	r3, [pc, #484]	; (800fadc <LoRaMacInitialization+0x640>)
 800f8f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8fa:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800f8fe:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 800f902:	2300      	movs	r3, #0
 800f904:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmCtx = NULL;
 800f908:	2300      	movs	r3, #0
 800f90a:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800f90c:	4b73      	ldr	r3, [pc, #460]	; (800fadc <LoRaMacInitialization+0x640>)
 800f90e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f912:	781b      	ldrb	r3, [r3, #0]
 800f914:	f107 021c 	add.w	r2, r7, #28
 800f918:	4611      	mov	r1, r2
 800f91a:	4618      	mov	r0, r3
 800f91c:	f003 fa50 	bl	8012dc0 <RegionInitDefaults>

    ResetMacParameters( );
 800f920:	f7fe ff3c 	bl	800e79c <ResetMacParameters>

    MacCtx.NvmCtx->PublicNetwork = true;
 800f924:	4b6d      	ldr	r3, [pc, #436]	; (800fadc <LoRaMacInitialization+0x640>)
 800f926:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f92a:	2201      	movs	r2, #1
 800f92c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    MacCtx.MacPrimitives = primitives;
 800f930:	4a6a      	ldr	r2, [pc, #424]	; (800fadc <LoRaMacInitialization+0x640>)
 800f932:	697b      	ldr	r3, [r7, #20]
 800f934:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacCallbacks = callbacks;
 800f938:	4a68      	ldr	r2, [pc, #416]	; (800fadc <LoRaMacInitialization+0x640>)
 800f93a:	693b      	ldr	r3, [r7, #16]
 800f93c:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    MacCtx.MacFlags.Value = 0;
 800f940:	4b66      	ldr	r3, [pc, #408]	; (800fadc <LoRaMacInitialization+0x640>)
 800f942:	2200      	movs	r2, #0
 800f944:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 800f948:	4b64      	ldr	r3, [pc, #400]	; (800fadc <LoRaMacInitialization+0x640>)
 800f94a:	2201      	movs	r2, #1
 800f94c:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    MacCtx.NvmCtx->LastTxDoneTime = 0;
 800f950:	4b62      	ldr	r3, [pc, #392]	; (800fadc <LoRaMacInitialization+0x640>)
 800f952:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f956:	2200      	movs	r2, #0
 800f958:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
    MacCtx.NvmCtx->AggregatedTimeOff = 0;
 800f95c:	4b5f      	ldr	r3, [pc, #380]	; (800fadc <LoRaMacInitialization+0x640>)
 800f95e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f962:	2200      	movs	r2, #0
 800f964:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 800f968:	2300      	movs	r3, #0
 800f96a:	9300      	str	r3, [sp, #0]
 800f96c:	4b5c      	ldr	r3, [pc, #368]	; (800fae0 <LoRaMacInitialization+0x644>)
 800f96e:	2200      	movs	r2, #0
 800f970:	f04f 31ff 	mov.w	r1, #4294967295
 800f974:	485b      	ldr	r0, [pc, #364]	; (800fae4 <LoRaMacInitialization+0x648>)
 800f976:	f00a fb8b 	bl	801a090 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 800f97a:	2300      	movs	r3, #0
 800f97c:	9300      	str	r3, [sp, #0]
 800f97e:	4b5a      	ldr	r3, [pc, #360]	; (800fae8 <LoRaMacInitialization+0x64c>)
 800f980:	2200      	movs	r2, #0
 800f982:	f04f 31ff 	mov.w	r1, #4294967295
 800f986:	4859      	ldr	r0, [pc, #356]	; (800faec <LoRaMacInitialization+0x650>)
 800f988:	f00a fb82 	bl	801a090 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 800f98c:	2300      	movs	r3, #0
 800f98e:	9300      	str	r3, [sp, #0]
 800f990:	4b57      	ldr	r3, [pc, #348]	; (800faf0 <LoRaMacInitialization+0x654>)
 800f992:	2200      	movs	r2, #0
 800f994:	f04f 31ff 	mov.w	r1, #4294967295
 800f998:	4856      	ldr	r0, [pc, #344]	; (800faf4 <LoRaMacInitialization+0x658>)
 800f99a:	f00a fb79 	bl	801a090 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 800f99e:	2300      	movs	r3, #0
 800f9a0:	9300      	str	r3, [sp, #0]
 800f9a2:	4b55      	ldr	r3, [pc, #340]	; (800faf8 <LoRaMacInitialization+0x65c>)
 800f9a4:	2200      	movs	r2, #0
 800f9a6:	f04f 31ff 	mov.w	r1, #4294967295
 800f9aa:	4854      	ldr	r0, [pc, #336]	; (800fafc <LoRaMacInitialization+0x660>)
 800f9ac:	f00a fb70 	bl	801a090 <UTIL_TIMER_Create>

    // Store the current initialization time
    MacCtx.NvmCtx->InitializationTime = SysTimeGetMcuTime( );
 800f9b0:	4b4a      	ldr	r3, [pc, #296]	; (800fadc <LoRaMacInitialization+0x640>)
 800f9b2:	f8d3 4484 	ldr.w	r4, [r3, #1156]	; 0x484
 800f9b6:	463b      	mov	r3, r7
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	f009 ff57 	bl	801986c <SysTimeGetMcuTime>
 800f9be:	f504 73ac 	add.w	r3, r4, #344	; 0x158
 800f9c2:	463a      	mov	r2, r7
 800f9c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f9c8:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 800f9cc:	4b43      	ldr	r3, [pc, #268]	; (800fadc <LoRaMacInitialization+0x640>)
 800f9ce:	4a4c      	ldr	r2, [pc, #304]	; (800fb00 <LoRaMacInitialization+0x664>)
 800f9d0:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 800f9d4:	4b41      	ldr	r3, [pc, #260]	; (800fadc <LoRaMacInitialization+0x640>)
 800f9d6:	4a4b      	ldr	r2, [pc, #300]	; (800fb04 <LoRaMacInitialization+0x668>)
 800f9d8:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 800f9dc:	4b3f      	ldr	r3, [pc, #252]	; (800fadc <LoRaMacInitialization+0x640>)
 800f9de:	4a4a      	ldr	r2, [pc, #296]	; (800fb08 <LoRaMacInitialization+0x66c>)
 800f9e0:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 800f9e4:	4b3d      	ldr	r3, [pc, #244]	; (800fadc <LoRaMacInitialization+0x640>)
 800f9e6:	4a49      	ldr	r2, [pc, #292]	; (800fb0c <LoRaMacInitialization+0x670>)
 800f9e8:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 800f9ec:	4b3b      	ldr	r3, [pc, #236]	; (800fadc <LoRaMacInitialization+0x640>)
 800f9ee:	4a48      	ldr	r2, [pc, #288]	; (800fb10 <LoRaMacInitialization+0x674>)
 800f9f0:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 800f9f4:	4b47      	ldr	r3, [pc, #284]	; (800fb14 <LoRaMacInitialization+0x678>)
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	4847      	ldr	r0, [pc, #284]	; (800fb18 <LoRaMacInitialization+0x67c>)
 800f9fa:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( EventSecureElementNvmCtxChanged ) != SECURE_ELEMENT_SUCCESS )
 800f9fc:	4847      	ldr	r0, [pc, #284]	; (800fb1c <LoRaMacInitialization+0x680>)
 800f9fe:	f7fa fdb9 	bl	800a574 <SecureElementInit>
 800fa02:	4603      	mov	r3, r0
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d001      	beq.n	800fa0c <LoRaMacInitialization+0x570>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800fa08:	2311      	movs	r3, #17
 800fa0a:	e062      	b.n	800fad2 <LoRaMacInitialization+0x636>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( EventCryptoNvmCtxChanged ) != LORAMAC_CRYPTO_SUCCESS )
 800fa0c:	4844      	ldr	r0, [pc, #272]	; (800fb20 <LoRaMacInitialization+0x684>)
 800fa0e:	f002 fabd 	bl	8011f8c <LoRaMacCryptoInit>
 800fa12:	4603      	mov	r3, r0
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d001      	beq.n	800fa1c <LoRaMacInitialization+0x580>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800fa18:	2311      	movs	r3, #17
 800fa1a:	e05a      	b.n	800fad2 <LoRaMacInitialization+0x636>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( EventCommandsNvmCtxChanged ) != LORAMAC_COMMANDS_SUCCESS )
 800fa1c:	4841      	ldr	r0, [pc, #260]	; (800fb24 <LoRaMacInitialization+0x688>)
 800fa1e:	f001 fb99 	bl	8011154 <LoRaMacCommandsInit>
 800fa22:	4603      	mov	r3, r0
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	d001      	beq.n	800fa2c <LoRaMacInitialization+0x590>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800fa28:	2313      	movs	r3, #19
 800fa2a:	e052      	b.n	800fad2 <LoRaMacInitialization+0x636>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( MacCtx.NvmCtx->MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 800fa2c:	4b2b      	ldr	r3, [pc, #172]	; (800fadc <LoRaMacInitialization+0x640>)
 800fa2e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa32:	3350      	adds	r3, #80	; 0x50
 800fa34:	4618      	mov	r0, r3
 800fa36:	f002 fb97 	bl	8012168 <LoRaMacCryptoSetMulticastReference>
 800fa3a:	4603      	mov	r3, r0
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d001      	beq.n	800fa44 <LoRaMacInitialization+0x5a8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800fa40:	2311      	movs	r3, #17
 800fa42:	e046      	b.n	800fad2 <LoRaMacInitialization+0x636>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 800fa44:	4b33      	ldr	r3, [pc, #204]	; (800fb14 <LoRaMacInitialization+0x678>)
 800fa46:	695b      	ldr	r3, [r3, #20]
 800fa48:	4798      	blx	r3
 800fa4a:	4603      	mov	r3, r0
 800fa4c:	4618      	mov	r0, r3
 800fa4e:	f006 fe8f 	bl	8016770 <srand1>

    Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 800fa52:	4b30      	ldr	r3, [pc, #192]	; (800fb14 <LoRaMacInitialization+0x678>)
 800fa54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fa56:	4a21      	ldr	r2, [pc, #132]	; (800fadc <LoRaMacInitialization+0x640>)
 800fa58:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 800fa5c:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 800fa60:	4610      	mov	r0, r2
 800fa62:	4798      	blx	r3
    Radio.Sleep( );
 800fa64:	4b2b      	ldr	r3, [pc, #172]	; (800fb14 <LoRaMacInitialization+0x678>)
 800fa66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fa68:	4798      	blx	r3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 800fa6a:	2300      	movs	r3, #0
 800fa6c:	647b      	str	r3, [r7, #68]	; 0x44
    classBCallbacks.MacProcessNotify = NULL;
 800fa6e:	2300      	movs	r3, #0
 800fa70:	64bb      	str	r3, [r7, #72]	; 0x48
    if( callbacks != NULL )
 800fa72:	693b      	ldr	r3, [r7, #16]
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d005      	beq.n	800fa84 <LoRaMacInitialization+0x5e8>
    {
        classBCallbacks.GetTemperatureLevel = callbacks->GetTemperatureLevel;
 800fa78:	693b      	ldr	r3, [r7, #16]
 800fa7a:	685b      	ldr	r3, [r3, #4]
 800fa7c:	647b      	str	r3, [r7, #68]	; 0x44
        classBCallbacks.MacProcessNotify = callbacks->MacProcessNotify;
 800fa7e:	693b      	ldr	r3, [r7, #16]
 800fa80:	68db      	ldr	r3, [r3, #12]
 800fa82:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 800fa84:	4b28      	ldr	r3, [pc, #160]	; (800fb28 <LoRaMacInitialization+0x68c>)
 800fa86:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 800fa88:	4b28      	ldr	r3, [pc, #160]	; (800fb2c <LoRaMacInitialization+0x690>)
 800fa8a:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 800fa8c:	4b28      	ldr	r3, [pc, #160]	; (800fb30 <LoRaMacInitialization+0x694>)
 800fa8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 800fa90:	4b28      	ldr	r3, [pc, #160]	; (800fb34 <LoRaMacInitialization+0x698>)
 800fa92:	633b      	str	r3, [r7, #48]	; 0x30
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 800fa94:	4b11      	ldr	r3, [pc, #68]	; (800fadc <LoRaMacInitialization+0x640>)
 800fa96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa9a:	334c      	adds	r3, #76	; 0x4c
 800fa9c:	637b      	str	r3, [r7, #52]	; 0x34
    classBParams.LoRaMacRegion = &MacCtx.NvmCtx->Region;
 800fa9e:	4b0f      	ldr	r3, [pc, #60]	; (800fadc <LoRaMacInitialization+0x640>)
 800faa0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800faa4:	63bb      	str	r3, [r7, #56]	; 0x38
    classBParams.LoRaMacParams = &MacCtx.NvmCtx->MacParams;
 800faa6:	4b0d      	ldr	r3, [pc, #52]	; (800fadc <LoRaMacInitialization+0x640>)
 800faa8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800faac:	3384      	adds	r3, #132	; 0x84
 800faae:	63fb      	str	r3, [r7, #60]	; 0x3c
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 800fab0:	4b0a      	ldr	r3, [pc, #40]	; (800fadc <LoRaMacInitialization+0x640>)
 800fab2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fab6:	3350      	adds	r3, #80	; 0x50
 800fab8:	643b      	str	r3, [r7, #64]	; 0x40

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 800faba:	f107 0144 	add.w	r1, r7, #68	; 0x44
 800fabe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800fac2:	4a1d      	ldr	r2, [pc, #116]	; (800fb38 <LoRaMacInitialization+0x69c>)
 800fac4:	4618      	mov	r0, r3
 800fac6:	f001 f92d 	bl	8010d24 <LoRaMacClassBInit>

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800faca:	2001      	movs	r0, #1
 800facc:	f7fd f97c 	bl	800cdc8 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 800fad0:	2300      	movs	r3, #0
}
 800fad2:	4618      	mov	r0, r3
 800fad4:	375c      	adds	r7, #92	; 0x5c
 800fad6:	46bd      	mov	sp, r7
 800fad8:	bd90      	pop	{r4, r7, pc}
 800fada:	bf00      	nop
 800fadc:	200005e0 	.word	0x200005e0
 800fae0:	0800d169 	.word	0x0800d169
 800fae4:	20000948 	.word	0x20000948
 800fae8:	0800d1dd 	.word	0x0800d1dd
 800faec:	20000960 	.word	0x20000960
 800faf0:	0800d251 	.word	0x0800d251
 800faf4:	20000978 	.word	0x20000978
 800faf8:	0800d2cd 	.word	0x0800d2cd
 800fafc:	200009d8 	.word	0x200009d8
 800fb00:	0800bec9 	.word	0x0800bec9
 800fb04:	0800bf41 	.word	0x0800bf41
 800fb08:	0800c019 	.word	0x0800c019
 800fb0c:	0800bfcd 	.word	0x0800bfcd
 800fb10:	0800c055 	.word	0x0800c055
 800fb14:	0801b97c 	.word	0x0801b97c
 800fb18:	2000092c 	.word	0x2000092c
 800fb1c:	0800f37f 	.word	0x0800f37f
 800fb20:	0800f371 	.word	0x0800f371
 800fb24:	0800f38d 	.word	0x0800f38d
 800fb28:	20000a44 	.word	0x20000a44
 800fb2c:	200009fc 	.word	0x200009fc
 800fb30:	20000a30 	.word	0x20000a30
 800fb34:	20000a61 	.word	0x20000a61
 800fb38:	0800f39b 	.word	0x0800f39b

0800fb3c <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 800fb3c:	b480      	push	{r7}
 800fb3e:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 800fb40:	4b04      	ldr	r3, [pc, #16]	; (800fb54 <LoRaMacStart+0x18>)
 800fb42:	2200      	movs	r2, #0
 800fb44:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 800fb48:	2300      	movs	r3, #0
}
 800fb4a:	4618      	mov	r0, r3
 800fb4c:	46bd      	mov	sp, r7
 800fb4e:	bc80      	pop	{r7}
 800fb50:	4770      	bx	lr
 800fb52:	bf00      	nop
 800fb54:	200005e0 	.word	0x200005e0

0800fb58 <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 800fb58:	b580      	push	{r7, lr}
 800fb5a:	b08a      	sub	sp, #40	; 0x28
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	4603      	mov	r3, r0
 800fb60:	6039      	str	r1, [r7, #0]
 800fb62:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800fb64:	4b48      	ldr	r3, [pc, #288]	; (800fc88 <LoRaMacQueryTxPossible+0x130>)
 800fb66:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fb6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800fb6e:	613b      	str	r3, [r7, #16]
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800fb70:	4b45      	ldr	r3, [pc, #276]	; (800fc88 <LoRaMacQueryTxPossible+0x130>)
 800fb72:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fb76:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800fb7a:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800fb7c:	4b42      	ldr	r3, [pc, #264]	; (800fc88 <LoRaMacQueryTxPossible+0x130>)
 800fb7e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fb82:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800fb86:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 800fb88:	2300      	movs	r3, #0
 800fb8a:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 800fb8c:	683b      	ldr	r3, [r7, #0]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d101      	bne.n	800fb96 <LoRaMacQueryTxPossible+0x3e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800fb92:	2303      	movs	r3, #3
 800fb94:	e074      	b.n	800fc80 <LoRaMacQueryTxPossible+0x128>
    }

    // Setup ADR request
    adrNext.Version = MacCtx.NvmCtx->Version;
 800fb96:	4b3c      	ldr	r3, [pc, #240]	; (800fc88 <LoRaMacQueryTxPossible+0x130>)
 800fb98:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fb9c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800fba0:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 800fba2:	2300      	movs	r3, #0
 800fba4:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 800fba6:	4b38      	ldr	r3, [pc, #224]	; (800fc88 <LoRaMacQueryTxPossible+0x130>)
 800fba8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fbac:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800fbb0:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800fbb2:	4b35      	ldr	r3, [pc, #212]	; (800fc88 <LoRaMacQueryTxPossible+0x130>)
 800fbb4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fbb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800fbbc:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800fbbe:	4b32      	ldr	r3, [pc, #200]	; (800fc88 <LoRaMacQueryTxPossible+0x130>)
 800fbc0:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 800fbc4:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800fbc6:	4b30      	ldr	r3, [pc, #192]	; (800fc88 <LoRaMacQueryTxPossible+0x130>)
 800fbc8:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 800fbcc:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800fbce:	4b2e      	ldr	r3, [pc, #184]	; (800fc88 <LoRaMacQueryTxPossible+0x130>)
 800fbd0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fbd4:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800fbd8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800fbdc:	4b2a      	ldr	r3, [pc, #168]	; (800fc88 <LoRaMacQueryTxPossible+0x130>)
 800fbde:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fbe2:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800fbe6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800fbea:	4b27      	ldr	r3, [pc, #156]	; (800fc88 <LoRaMacQueryTxPossible+0x130>)
 800fbec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fbf0:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800fbf4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 800fbf8:	4b23      	ldr	r3, [pc, #140]	; (800fc88 <LoRaMacQueryTxPossible+0x130>)
 800fbfa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fbfe:	781b      	ldrb	r3, [r3, #0]
 800fc00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 800fc04:	f107 0310 	add.w	r3, r7, #16
 800fc08:	f107 020e 	add.w	r2, r7, #14
 800fc0c:	f107 010f 	add.w	r1, r7, #15
 800fc10:	f107 0014 	add.w	r0, r7, #20
 800fc14:	f001 f86e 	bl	8010cf4 <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800fc18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	f7fd fcbb 	bl	800d598 <GetMaxAppPayloadWithoutFOptsLength>
 800fc22:	4603      	mov	r3, r0
 800fc24:	461a      	mov	r2, r3
 800fc26:	683b      	ldr	r3, [r7, #0]
 800fc28:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800fc2a:	f107 0308 	add.w	r3, r7, #8
 800fc2e:	4618      	mov	r0, r3
 800fc30:	f001 fb94 	bl	801135c <LoRaMacCommandsGetSizeSerializedCmds>
 800fc34:	4603      	mov	r3, r0
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d001      	beq.n	800fc3e <LoRaMacQueryTxPossible+0xe6>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800fc3a:	2313      	movs	r3, #19
 800fc3c:	e020      	b.n	800fc80 <LoRaMacQueryTxPossible+0x128>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 800fc3e:	68bb      	ldr	r3, [r7, #8]
 800fc40:	2b0f      	cmp	r3, #15
 800fc42:	d819      	bhi.n	800fc78 <LoRaMacQueryTxPossible+0x120>
 800fc44:	683b      	ldr	r3, [r7, #0]
 800fc46:	785b      	ldrb	r3, [r3, #1]
 800fc48:	461a      	mov	r2, r3
 800fc4a:	68bb      	ldr	r3, [r7, #8]
 800fc4c:	429a      	cmp	r2, r3
 800fc4e:	d313      	bcc.n	800fc78 <LoRaMacQueryTxPossible+0x120>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 800fc50:	683b      	ldr	r3, [r7, #0]
 800fc52:	785a      	ldrb	r2, [r3, #1]
 800fc54:	68bb      	ldr	r3, [r7, #8]
 800fc56:	b2db      	uxtb	r3, r3
 800fc58:	1ad3      	subs	r3, r2, r3
 800fc5a:	b2da      	uxtb	r2, r3
 800fc5c:	683b      	ldr	r3, [r7, #0]
 800fc5e:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 800fc60:	683b      	ldr	r3, [r7, #0]
 800fc62:	785b      	ldrb	r3, [r3, #1]
 800fc64:	4619      	mov	r1, r3
 800fc66:	79fa      	ldrb	r2, [r7, #7]
 800fc68:	68bb      	ldr	r3, [r7, #8]
 800fc6a:	4413      	add	r3, r2
 800fc6c:	4299      	cmp	r1, r3
 800fc6e:	d301      	bcc.n	800fc74 <LoRaMacQueryTxPossible+0x11c>
        {
            return LORAMAC_STATUS_OK;
 800fc70:	2300      	movs	r3, #0
 800fc72:	e005      	b.n	800fc80 <LoRaMacQueryTxPossible+0x128>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 800fc74:	2308      	movs	r3, #8
 800fc76:	e003      	b.n	800fc80 <LoRaMacQueryTxPossible+0x128>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 800fc78:	683b      	ldr	r3, [r7, #0]
 800fc7a:	2200      	movs	r2, #0
 800fc7c:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 800fc7e:	2308      	movs	r3, #8
    }
}
 800fc80:	4618      	mov	r0, r3
 800fc82:	3728      	adds	r7, #40	; 0x28
 800fc84:	46bd      	mov	sp, r7
 800fc86:	bd80      	pop	{r7, pc}
 800fc88:	200005e0 	.word	0x200005e0

0800fc8c <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 800fc8c:	b590      	push	{r4, r7, lr}
 800fc8e:	b087      	sub	sp, #28
 800fc90:	af00      	add	r7, sp, #0
 800fc92:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800fc94:	2300      	movs	r3, #0
 800fc96:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d101      	bne.n	800fca2 <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800fc9e:	2303      	movs	r3, #3
 800fca0:	e186      	b.n	800ffb0 <LoRaMacMibGetRequestConfirm+0x324>
    }

    switch( mibGet->Type )
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	781b      	ldrb	r3, [r3, #0]
 800fca6:	2b28      	cmp	r3, #40	; 0x28
 800fca8:	f200 817b 	bhi.w	800ffa2 <LoRaMacMibGetRequestConfirm+0x316>
 800fcac:	a201      	add	r2, pc, #4	; (adr r2, 800fcb4 <LoRaMacMibGetRequestConfirm+0x28>)
 800fcae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fcb2:	bf00      	nop
 800fcb4:	0800fd59 	.word	0x0800fd59
 800fcb8:	0800fd69 	.word	0x0800fd69
 800fcbc:	0800fd79 	.word	0x0800fd79
 800fcc0:	0800fd85 	.word	0x0800fd85
 800fcc4:	0800fd91 	.word	0x0800fd91
 800fcc8:	0800fda1 	.word	0x0800fda1
 800fccc:	0800fdaf 	.word	0x0800fdaf
 800fcd0:	0800ffa3 	.word	0x0800ffa3
 800fcd4:	0800ffa3 	.word	0x0800ffa3
 800fcd8:	0800ffa3 	.word	0x0800ffa3
 800fcdc:	0800ffa3 	.word	0x0800ffa3
 800fce0:	0800ffa3 	.word	0x0800ffa3
 800fce4:	0800ffa3 	.word	0x0800ffa3
 800fce8:	0800ffa3 	.word	0x0800ffa3
 800fcec:	0800ffa3 	.word	0x0800ffa3
 800fcf0:	0800fdbd 	.word	0x0800fdbd
 800fcf4:	0800fdcd 	.word	0x0800fdcd
 800fcf8:	0800fddd 	.word	0x0800fddd
 800fcfc:	0800fe01 	.word	0x0800fe01
 800fd00:	0800fe17 	.word	0x0800fe17
 800fd04:	0800fe2d 	.word	0x0800fe2d
 800fd08:	0800fe43 	.word	0x0800fe43
 800fd0c:	0800fe7d 	.word	0x0800fe7d
 800fd10:	0800fe59 	.word	0x0800fe59
 800fd14:	0800fea1 	.word	0x0800fea1
 800fd18:	0800feb1 	.word	0x0800feb1
 800fd1c:	0800fec1 	.word	0x0800fec1
 800fd20:	0800fed1 	.word	0x0800fed1
 800fd24:	0800fee1 	.word	0x0800fee1
 800fd28:	0800fef1 	.word	0x0800fef1
 800fd2c:	0800ff01 	.word	0x0800ff01
 800fd30:	0800ff11 	.word	0x0800ff11
 800fd34:	0800ff31 	.word	0x0800ff31
 800fd38:	0800ff21 	.word	0x0800ff21
 800fd3c:	0800ff41 	.word	0x0800ff41
 800fd40:	0800ff51 	.word	0x0800ff51
 800fd44:	0800ff61 	.word	0x0800ff61
 800fd48:	0800ff7d 	.word	0x0800ff7d
 800fd4c:	0800ff71 	.word	0x0800ff71
 800fd50:	0800ffa3 	.word	0x0800ffa3
 800fd54:	0800ff8b 	.word	0x0800ff8b
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = MacCtx.NvmCtx->DeviceClass;
 800fd58:	4b97      	ldr	r3, [pc, #604]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fd5a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd5e:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	711a      	strb	r2, [r3, #4]
            break;
 800fd66:	e122      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 800fd68:	4b93      	ldr	r3, [pc, #588]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fd6a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd6e:	f893 2164 	ldrb.w	r2, [r3, #356]	; 0x164
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	711a      	strb	r2, [r3, #4]
            break;
 800fd76:	e11a      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 800fd78:	f7fa ffdc 	bl	800ad34 <SecureElementGetDevEui>
 800fd7c:	4602      	mov	r2, r0
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	605a      	str	r2, [r3, #4]
            break;
 800fd82:	e114      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 800fd84:	f7fa fffa 	bl	800ad7c <SecureElementGetJoinEui>
 800fd88:	4602      	mov	r2, r0
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	605a      	str	r2, [r3, #4]
            break;
 800fd8e:	e10e      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = MacCtx.NvmCtx->AdrCtrlOn;
 800fd90:	4b89      	ldr	r3, [pc, #548]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fd92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd96:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	711a      	strb	r2, [r3, #4]
            break;
 800fd9e:	e106      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = MacCtx.NvmCtx->NetID;
 800fda0:	4b85      	ldr	r3, [pc, #532]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fda2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fda6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	605a      	str	r2, [r3, #4]
            break;
 800fdac:	e0ff      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = MacCtx.NvmCtx->DevAddr;
 800fdae:	4b82      	ldr	r3, [pc, #520]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fdb0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdb4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	605a      	str	r2, [r3, #4]
            break;
 800fdba:	e0f8      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = MacCtx.NvmCtx->PublicNetwork;
 800fdbc:	4b7e      	ldr	r3, [pc, #504]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fdbe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdc2:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	711a      	strb	r2, [r3, #4]
            break;
 800fdca:	e0f0      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800fdcc:	4b7a      	ldr	r3, [pc, #488]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fdce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdd2:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	711a      	strb	r2, [r3, #4]
            break;
 800fdda:	e0e8      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 800fddc:	231d      	movs	r3, #29
 800fdde:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fde0:	4b75      	ldr	r3, [pc, #468]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fde2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fde6:	781b      	ldrb	r3, [r3, #0]
 800fde8:	f107 0210 	add.w	r2, r7, #16
 800fdec:	4611      	mov	r1, r2
 800fdee:	4618      	mov	r0, r3
 800fdf0:	f002 ffad 	bl	8012d4e <RegionGetPhyParam>
 800fdf4:	4603      	mov	r3, r0
 800fdf6:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 800fdf8:	68fa      	ldr	r2, [r7, #12]
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	605a      	str	r2, [r3, #4]
            break;
 800fdfe:	e0d6      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 800fe00:	4b6d      	ldr	r3, [pc, #436]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fe02:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	3304      	adds	r3, #4
 800fe0a:	32a8      	adds	r2, #168	; 0xa8
 800fe0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fe10:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800fe14:	e0cb      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 800fe16:	4b68      	ldr	r3, [pc, #416]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fe18:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	3304      	adds	r3, #4
 800fe20:	3228      	adds	r2, #40	; 0x28
 800fe22:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fe26:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800fe2a:	e0c0      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParams.RxCChannel;
 800fe2c:	4b62      	ldr	r3, [pc, #392]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fe2e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	3304      	adds	r3, #4
 800fe36:	32b0      	adds	r2, #176	; 0xb0
 800fe38:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fe3c:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800fe40:	e0b5      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 800fe42:	4b5d      	ldr	r3, [pc, #372]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fe44:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	3304      	adds	r3, #4
 800fe4c:	3230      	adds	r2, #48	; 0x30
 800fe4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fe52:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800fe56:	e0aa      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 800fe58:	231b      	movs	r3, #27
 800fe5a:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fe5c:	4b56      	ldr	r3, [pc, #344]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fe5e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe62:	781b      	ldrb	r3, [r3, #0]
 800fe64:	f107 0210 	add.w	r2, r7, #16
 800fe68:	4611      	mov	r1, r2
 800fe6a:	4618      	mov	r0, r3
 800fe6c:	f002 ff6f 	bl	8012d4e <RegionGetPhyParam>
 800fe70:	4603      	mov	r3, r0
 800fe72:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 800fe74:	68fa      	ldr	r2, [r7, #12]
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	605a      	str	r2, [r3, #4]
            break;
 800fe7a:	e098      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 800fe7c:	231a      	movs	r3, #26
 800fe7e:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fe80:	4b4d      	ldr	r3, [pc, #308]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fe82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe86:	781b      	ldrb	r3, [r3, #0]
 800fe88:	f107 0210 	add.w	r2, r7, #16
 800fe8c:	4611      	mov	r1, r2
 800fe8e:	4618      	mov	r0, r3
 800fe90:	f002 ff5d 	bl	8012d4e <RegionGetPhyParam>
 800fe94:	4603      	mov	r3, r0
 800fe96:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 800fe98:	68fa      	ldr	r2, [r7, #12]
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	605a      	str	r2, [r3, #4]
            break;
 800fe9e:	e086      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 800fea0:	4b45      	ldr	r3, [pc, #276]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fea2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fea6:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	711a      	strb	r2, [r3, #4]
            break;
 800feae:	e07e      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = MacCtx.NvmCtx->MacParams.MaxRxWindow;
 800feb0:	4b41      	ldr	r3, [pc, #260]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800feb2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800feb6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	605a      	str	r2, [r3, #4]
            break;
 800febe:	e076      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = MacCtx.NvmCtx->MacParams.ReceiveDelay1;
 800fec0:	4b3d      	ldr	r3, [pc, #244]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fec2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fec6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	605a      	str	r2, [r3, #4]
            break;
 800fece:	e06e      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay2;
 800fed0:	4b39      	ldr	r3, [pc, #228]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fed2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fed6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	605a      	str	r2, [r3, #4]
            break;
 800fede:	e066      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1;
 800fee0:	4b35      	ldr	r3, [pc, #212]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fee2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fee6:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	605a      	str	r2, [r3, #4]
            break;
 800feee:	e05e      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2;
 800fef0:	4b31      	ldr	r3, [pc, #196]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fef2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fef6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	605a      	str	r2, [r3, #4]
            break;
 800fefe:	e056      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800ff00:	4b2d      	ldr	r3, [pc, #180]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800ff02:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff06:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	711a      	strb	r2, [r3, #4]
            break;
 800ff0e:	e04e      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800ff10:	4b29      	ldr	r3, [pc, #164]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800ff12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff16:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	711a      	strb	r2, [r3, #4]
            break;
 800ff1e:	e046      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800ff20:	4b25      	ldr	r3, [pc, #148]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800ff22:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff26:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	711a      	strb	r2, [r3, #4]
            break;
 800ff2e:	e03e      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800ff30:	4b21      	ldr	r3, [pc, #132]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800ff32:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff36:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	711a      	strb	r2, [r3, #4]
            break;
 800ff3e:	e036      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 800ff40:	4b1d      	ldr	r3, [pc, #116]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800ff42:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff46:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	605a      	str	r2, [r3, #4]
            break;
 800ff4e:	e02e      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = MacCtx.NvmCtx->MacParams.MinRxSymbols;
 800ff50:	4b19      	ldr	r3, [pc, #100]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800ff52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff56:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	711a      	strb	r2, [r3, #4]
            break;
 800ff5e:	e026      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800ff60:	4b15      	ldr	r3, [pc, #84]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800ff62:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff66:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	605a      	str	r2, [r3, #4]
            break;
 800ff6e:	e01e      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetCtxs( );
 800ff70:	f7fe ffa2 	bl	800eeb8 <GetCtxs>
 800ff74:	4602      	mov	r2, r0
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	605a      	str	r2, [r3, #4]
            break;
 800ff7a:	e018      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 800ff7c:	4b0e      	ldr	r3, [pc, #56]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800ff7e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	605a      	str	r2, [r3, #4]
            break;
 800ff88:	e011      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = MacCtx.NvmCtx->Version;
 800ff8a:	4b0b      	ldr	r3, [pc, #44]	; (800ffb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800ff8c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 800ff96:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 800ff98:	687c      	ldr	r4, [r7, #4]
 800ff9a:	f003 f91d 	bl	80131d8 <RegionGetVersion>
 800ff9e:	60a0      	str	r0, [r4, #8]
            break;
 800ffa0:	e005      	b.n	800ffae <LoRaMacMibGetRequestConfirm+0x322>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 800ffa2:	6878      	ldr	r0, [r7, #4]
 800ffa4:	f000 ff69 	bl	8010e7a <LoRaMacClassBMibGetRequestConfirm>
 800ffa8:	4603      	mov	r3, r0
 800ffaa:	75fb      	strb	r3, [r7, #23]
            break;
 800ffac:	bf00      	nop
        }
    }
    return status;
 800ffae:	7dfb      	ldrb	r3, [r7, #23]
}
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	371c      	adds	r7, #28
 800ffb4:	46bd      	mov	sp, r7
 800ffb6:	bd90      	pop	{r4, r7, pc}
 800ffb8:	200005e0 	.word	0x200005e0

0800ffbc <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 800ffbc:	b580      	push	{r7, lr}
 800ffbe:	b086      	sub	sp, #24
 800ffc0:	af00      	add	r7, sp, #0
 800ffc2:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ffc4:	2300      	movs	r3, #0
 800ffc6:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d101      	bne.n	800ffd2 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800ffce:	2303      	movs	r3, #3
 800ffd0:	e379      	b.n	80106c6 <LoRaMacMibSetRequestConfirm+0x70a>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 800ffd2:	4bbb      	ldr	r3, [pc, #748]	; (80102c0 <LoRaMacMibSetRequestConfirm+0x304>)
 800ffd4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ffd8:	f003 0302 	and.w	r3, r3, #2
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d001      	beq.n	800ffe4 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 800ffe0:	2301      	movs	r3, #1
 800ffe2:	e370      	b.n	80106c6 <LoRaMacMibSetRequestConfirm+0x70a>
    }

    switch( mibSet->Type )
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	781b      	ldrb	r3, [r3, #0]
 800ffe8:	2b27      	cmp	r3, #39	; 0x27
 800ffea:	f200 8346 	bhi.w	801067a <LoRaMacMibSetRequestConfirm+0x6be>
 800ffee:	a201      	add	r2, pc, #4	; (adr r2, 800fff4 <LoRaMacMibSetRequestConfirm+0x38>)
 800fff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fff4:	08010095 	.word	0x08010095
 800fff8:	080100a5 	.word	0x080100a5
 800fffc:	080100c3 	.word	0x080100c3
 8010000:	080100db 	.word	0x080100db
 8010004:	080100f3 	.word	0x080100f3
 8010008:	08010103 	.word	0x08010103
 801000c:	08010111 	.word	0x08010111
 8010010:	0801011f 	.word	0x0801011f
 8010014:	08010145 	.word	0x08010145
 8010018:	0801016b 	.word	0x0801016b
 801001c:	08010191 	.word	0x08010191
 8010020:	080101b7 	.word	0x080101b7
 8010024:	080101dd 	.word	0x080101dd
 8010028:	08010203 	.word	0x08010203
 801002c:	08010229 	.word	0x08010229
 8010030:	0801024f 	.word	0x0801024f
 8010034:	08010277 	.word	0x08010277
 8010038:	0801067b 	.word	0x0801067b
 801003c:	08010287 	.word	0x08010287
 8010040:	0801030b 	.word	0x0801030b
 8010044:	08010355 	.word	0x08010355
 8010048:	080103c9 	.word	0x080103c9
 801004c:	08010445 	.word	0x08010445
 8010050:	08010413 	.word	0x08010413
 8010054:	08010477 	.word	0x08010477
 8010058:	0801049d 	.word	0x0801049d
 801005c:	080104ad 	.word	0x080104ad
 8010060:	080104bd 	.word	0x080104bd
 8010064:	080104cd 	.word	0x080104cd
 8010068:	080104dd 	.word	0x080104dd
 801006c:	080104ed 	.word	0x080104ed
 8010070:	08010523 	.word	0x08010523
 8010074:	0801059d 	.word	0x0801059d
 8010078:	08010567 	.word	0x08010567
 801007c:	080105dd 	.word	0x080105dd
 8010080:	080105f7 	.word	0x080105f7
 8010084:	08010611 	.word	0x08010611
 8010088:	08010621 	.word	0x08010621
 801008c:	0801062f 	.word	0x0801062f
 8010090:	0801064d 	.word	0x0801064d
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	791b      	ldrb	r3, [r3, #4]
 8010098:	4618      	mov	r0, r3
 801009a:	f7fd f98f 	bl	800d3bc <SwitchClass>
 801009e:	4603      	mov	r3, r0
 80100a0:	75fb      	strb	r3, [r7, #23]
            break;
 80100a2:	e30b      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	791b      	ldrb	r3, [r3, #4]
 80100a8:	2b02      	cmp	r3, #2
 80100aa:	d007      	beq.n	80100bc <LoRaMacMibSetRequestConfirm+0x100>
            {
                MacCtx.NvmCtx->NetworkActivation = mibSet->Param.NetworkActivation;
 80100ac:	4b84      	ldr	r3, [pc, #528]	; (80102c0 <LoRaMacMibSetRequestConfirm+0x304>)
 80100ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80100b2:	687a      	ldr	r2, [r7, #4]
 80100b4:	7912      	ldrb	r2, [r2, #4]
 80100b6:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80100ba:	e2ff      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80100bc:	2303      	movs	r3, #3
 80100be:	75fb      	strb	r3, [r7, #23]
            break;
 80100c0:	e2fc      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	685b      	ldr	r3, [r3, #4]
 80100c6:	4618      	mov	r0, r3
 80100c8:	f7fa fe1a 	bl	800ad00 <SecureElementSetDevEui>
 80100cc:	4603      	mov	r3, r0
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	f000 82d9 	beq.w	8010686 <LoRaMacMibSetRequestConfirm+0x6ca>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80100d4:	2303      	movs	r3, #3
 80100d6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80100d8:	e2d5      	b.n	8010686 <LoRaMacMibSetRequestConfirm+0x6ca>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	685b      	ldr	r3, [r3, #4]
 80100de:	4618      	mov	r0, r3
 80100e0:	f7fa fe32 	bl	800ad48 <SecureElementSetJoinEui>
 80100e4:	4603      	mov	r3, r0
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	f000 82cf 	beq.w	801068a <LoRaMacMibSetRequestConfirm+0x6ce>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80100ec:	2303      	movs	r3, #3
 80100ee:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80100f0:	e2cb      	b.n	801068a <LoRaMacMibSetRequestConfirm+0x6ce>
        }
        case MIB_ADR:
        {
            MacCtx.NvmCtx->AdrCtrlOn = mibSet->Param.AdrEnable;
 80100f2:	4b73      	ldr	r3, [pc, #460]	; (80102c0 <LoRaMacMibSetRequestConfirm+0x304>)
 80100f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80100f8:	687a      	ldr	r2, [r7, #4]
 80100fa:	7912      	ldrb	r2, [r2, #4]
 80100fc:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
            break;
 8010100:	e2dc      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NET_ID:
        {
            MacCtx.NvmCtx->NetID = mibSet->Param.NetID;
 8010102:	4b6f      	ldr	r3, [pc, #444]	; (80102c0 <LoRaMacMibSetRequestConfirm+0x304>)
 8010104:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010108:	687a      	ldr	r2, [r7, #4]
 801010a:	6852      	ldr	r2, [r2, #4]
 801010c:	649a      	str	r2, [r3, #72]	; 0x48
            break;
 801010e:	e2d5      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_ADDR:
        {
            MacCtx.NvmCtx->DevAddr = mibSet->Param.DevAddr;
 8010110:	4b6b      	ldr	r3, [pc, #428]	; (80102c0 <LoRaMacMibSetRequestConfirm+0x304>)
 8010112:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010116:	687a      	ldr	r2, [r7, #4]
 8010118:	6852      	ldr	r2, [r2, #4]
 801011a:	64da      	str	r2, [r3, #76]	; 0x4c
            break;
 801011c:	e2ce      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	685b      	ldr	r3, [r3, #4]
 8010122:	2b00      	cmp	r3, #0
 8010124:	d00b      	beq.n	801013e <LoRaMacMibSetRequestConfirm+0x182>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	685b      	ldr	r3, [r3, #4]
 801012a:	4619      	mov	r1, r3
 801012c:	2000      	movs	r0, #0
 801012e:	f002 f833 	bl	8012198 <LoRaMacCryptoSetKey>
 8010132:	4603      	mov	r3, r0
 8010134:	2b00      	cmp	r3, #0
 8010136:	f000 82aa 	beq.w	801068e <LoRaMacMibSetRequestConfirm+0x6d2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801013a:	2311      	movs	r3, #17
 801013c:	e2c3      	b.n	80106c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801013e:	2303      	movs	r3, #3
 8010140:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010142:	e2a4      	b.n	801068e <LoRaMacMibSetRequestConfirm+0x6d2>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	685b      	ldr	r3, [r3, #4]
 8010148:	2b00      	cmp	r3, #0
 801014a:	d00b      	beq.n	8010164 <LoRaMacMibSetRequestConfirm+0x1a8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	685b      	ldr	r3, [r3, #4]
 8010150:	4619      	mov	r1, r3
 8010152:	2001      	movs	r0, #1
 8010154:	f002 f820 	bl	8012198 <LoRaMacCryptoSetKey>
 8010158:	4603      	mov	r3, r0
 801015a:	2b00      	cmp	r3, #0
 801015c:	f000 8299 	beq.w	8010692 <LoRaMacMibSetRequestConfirm+0x6d6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8010160:	2311      	movs	r3, #17
 8010162:	e2b0      	b.n	80106c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010164:	2303      	movs	r3, #3
 8010166:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010168:	e293      	b.n	8010692 <LoRaMacMibSetRequestConfirm+0x6d6>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	685b      	ldr	r3, [r3, #4]
 801016e:	2b00      	cmp	r3, #0
 8010170:	d00b      	beq.n	801018a <LoRaMacMibSetRequestConfirm+0x1ce>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	685b      	ldr	r3, [r3, #4]
 8010176:	4619      	mov	r1, r3
 8010178:	2002      	movs	r0, #2
 801017a:	f002 f80d 	bl	8012198 <LoRaMacCryptoSetKey>
 801017e:	4603      	mov	r3, r0
 8010180:	2b00      	cmp	r3, #0
 8010182:	f000 8288 	beq.w	8010696 <LoRaMacMibSetRequestConfirm+0x6da>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8010186:	2311      	movs	r3, #17
 8010188:	e29d      	b.n	80106c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801018a:	2303      	movs	r3, #3
 801018c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801018e:	e282      	b.n	8010696 <LoRaMacMibSetRequestConfirm+0x6da>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	685b      	ldr	r3, [r3, #4]
 8010194:	2b00      	cmp	r3, #0
 8010196:	d00b      	beq.n	80101b0 <LoRaMacMibSetRequestConfirm+0x1f4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	685b      	ldr	r3, [r3, #4]
 801019c:	4619      	mov	r1, r3
 801019e:	2003      	movs	r0, #3
 80101a0:	f001 fffa 	bl	8012198 <LoRaMacCryptoSetKey>
 80101a4:	4603      	mov	r3, r0
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	f000 8277 	beq.w	801069a <LoRaMacMibSetRequestConfirm+0x6de>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80101ac:	2311      	movs	r3, #17
 80101ae:	e28a      	b.n	80106c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80101b0:	2303      	movs	r3, #3
 80101b2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80101b4:	e271      	b.n	801069a <LoRaMacMibSetRequestConfirm+0x6de>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	685b      	ldr	r3, [r3, #4]
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	d00b      	beq.n	80101d6 <LoRaMacMibSetRequestConfirm+0x21a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	685b      	ldr	r3, [r3, #4]
 80101c2:	4619      	mov	r1, r3
 80101c4:	207f      	movs	r0, #127	; 0x7f
 80101c6:	f001 ffe7 	bl	8012198 <LoRaMacCryptoSetKey>
 80101ca:	4603      	mov	r3, r0
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	f000 8266 	beq.w	801069e <LoRaMacMibSetRequestConfirm+0x6e2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80101d2:	2311      	movs	r3, #17
 80101d4:	e277      	b.n	80106c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80101d6:	2303      	movs	r3, #3
 80101d8:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80101da:	e260      	b.n	801069e <LoRaMacMibSetRequestConfirm+0x6e2>
        }
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	685b      	ldr	r3, [r3, #4]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d00b      	beq.n	80101fc <LoRaMacMibSetRequestConfirm+0x240>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	685b      	ldr	r3, [r3, #4]
 80101e8:	4619      	mov	r1, r3
 80101ea:	2080      	movs	r0, #128	; 0x80
 80101ec:	f001 ffd4 	bl	8012198 <LoRaMacCryptoSetKey>
 80101f0:	4603      	mov	r3, r0
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	f000 8255 	beq.w	80106a2 <LoRaMacMibSetRequestConfirm+0x6e6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80101f8:	2311      	movs	r3, #17
 80101fa:	e264      	b.n	80106c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80101fc:	2303      	movs	r3, #3
 80101fe:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010200:	e24f      	b.n	80106a2 <LoRaMacMibSetRequestConfirm+0x6e6>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	685b      	ldr	r3, [r3, #4]
 8010206:	2b00      	cmp	r3, #0
 8010208:	d00b      	beq.n	8010222 <LoRaMacMibSetRequestConfirm+0x266>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	685b      	ldr	r3, [r3, #4]
 801020e:	4619      	mov	r1, r3
 8010210:	2081      	movs	r0, #129	; 0x81
 8010212:	f001 ffc1 	bl	8012198 <LoRaMacCryptoSetKey>
 8010216:	4603      	mov	r3, r0
 8010218:	2b00      	cmp	r3, #0
 801021a:	f000 8244 	beq.w	80106a6 <LoRaMacMibSetRequestConfirm+0x6ea>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801021e:	2311      	movs	r3, #17
 8010220:	e251      	b.n	80106c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010222:	2303      	movs	r3, #3
 8010224:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010226:	e23e      	b.n	80106a6 <LoRaMacMibSetRequestConfirm+0x6ea>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	685b      	ldr	r3, [r3, #4]
 801022c:	2b00      	cmp	r3, #0
 801022e:	d00b      	beq.n	8010248 <LoRaMacMibSetRequestConfirm+0x28c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	685b      	ldr	r3, [r3, #4]
 8010234:	4619      	mov	r1, r3
 8010236:	2082      	movs	r0, #130	; 0x82
 8010238:	f001 ffae 	bl	8012198 <LoRaMacCryptoSetKey>
 801023c:	4603      	mov	r3, r0
 801023e:	2b00      	cmp	r3, #0
 8010240:	f000 8233 	beq.w	80106aa <LoRaMacMibSetRequestConfirm+0x6ee>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8010244:	2311      	movs	r3, #17
 8010246:	e23e      	b.n	80106c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010248:	2303      	movs	r3, #3
 801024a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801024c:	e22d      	b.n	80106aa <LoRaMacMibSetRequestConfirm+0x6ee>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        case MIB_PUBLIC_NETWORK:
        {
            MacCtx.NvmCtx->PublicNetwork = mibSet->Param.EnablePublicNetwork;
 801024e:	4b1c      	ldr	r3, [pc, #112]	; (80102c0 <LoRaMacMibSetRequestConfirm+0x304>)
 8010250:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010254:	687a      	ldr	r2, [r7, #4]
 8010256:	7912      	ldrb	r2, [r2, #4]
 8010258:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
            Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 801025c:	4b19      	ldr	r3, [pc, #100]	; (80102c4 <LoRaMacMibSetRequestConfirm+0x308>)
 801025e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010260:	4a17      	ldr	r2, [pc, #92]	; (80102c0 <LoRaMacMibSetRequestConfirm+0x304>)
 8010262:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8010266:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 801026a:	4610      	mov	r0, r2
 801026c:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 801026e:	4b15      	ldr	r3, [pc, #84]	; (80102c4 <LoRaMacMibSetRequestConfirm+0x308>)
 8010270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010272:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 8010274:	e222      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_REPEATER_SUPPORT:
        {
            MacCtx.NvmCtx->RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 8010276:	4b12      	ldr	r3, [pc, #72]	; (80102c0 <LoRaMacMibSetRequestConfirm+0x304>)
 8010278:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801027c:	687a      	ldr	r2, [r7, #4]
 801027e:	7912      	ldrb	r2, [r2, #4]
 8010280:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
            break;
 8010284:	e21a      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	7a1b      	ldrb	r3, [r3, #8]
 801028a:	b25b      	sxtb	r3, r3
 801028c:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801028e:	4b0c      	ldr	r3, [pc, #48]	; (80102c0 <LoRaMacMibSetRequestConfirm+0x304>)
 8010290:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010294:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8010298:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) != true )
 801029a:	4b09      	ldr	r3, [pc, #36]	; (80102c0 <LoRaMacMibSetRequestConfirm+0x304>)
 801029c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102a0:	781b      	ldrb	r3, [r3, #0]
 80102a2:	f107 0108 	add.w	r1, r7, #8
 80102a6:	2207      	movs	r2, #7
 80102a8:	4618      	mov	r0, r3
 80102aa:	f002 fdbc 	bl	8012e26 <RegionVerify>
 80102ae:	4603      	mov	r3, r0
 80102b0:	f083 0301 	eor.w	r3, r3, #1
 80102b4:	b2db      	uxtb	r3, r3
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d006      	beq.n	80102c8 <LoRaMacMibSetRequestConfirm+0x30c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80102ba:	2303      	movs	r3, #3
 80102bc:	75fb      	strb	r3, [r7, #23]
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 80102be:	e1fd      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
 80102c0:	200005e0 	.word	0x200005e0
 80102c4:	0801b97c 	.word	0x0801b97c
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	685b      	ldr	r3, [r3, #4]
 80102cc:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_FREQUENCY ) != true )
 80102ce:	4bc1      	ldr	r3, [pc, #772]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80102d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102d4:	781b      	ldrb	r3, [r3, #0]
 80102d6:	f107 0108 	add.w	r1, r7, #8
 80102da:	2200      	movs	r2, #0
 80102dc:	4618      	mov	r0, r3
 80102de:	f002 fda2 	bl	8012e26 <RegionVerify>
 80102e2:	4603      	mov	r3, r0
 80102e4:	f083 0301 	eor.w	r3, r3, #1
 80102e8:	b2db      	uxtb	r3, r3
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	d002      	beq.n	80102f4 <LoRaMacMibSetRequestConfirm+0x338>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 80102ee:	2303      	movs	r3, #3
 80102f0:	75fb      	strb	r3, [r7, #23]
            break;
 80102f2:	e1e3      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 80102f4:	4bb7      	ldr	r3, [pc, #732]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80102f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102fa:	687a      	ldr	r2, [r7, #4]
 80102fc:	33a8      	adds	r3, #168	; 0xa8
 80102fe:	3204      	adds	r2, #4
 8010300:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010304:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8010308:	e1d8      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	7a1b      	ldrb	r3, [r3, #8]
 801030e:	b25b      	sxtb	r3, r3
 8010310:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8010312:	4bb0      	ldr	r3, [pc, #704]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010314:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010318:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801031c:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 801031e:	4bad      	ldr	r3, [pc, #692]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010320:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010324:	781b      	ldrb	r3, [r3, #0]
 8010326:	f107 0108 	add.w	r1, r7, #8
 801032a:	2207      	movs	r2, #7
 801032c:	4618      	mov	r0, r3
 801032e:	f002 fd7a 	bl	8012e26 <RegionVerify>
 8010332:	4603      	mov	r3, r0
 8010334:	2b00      	cmp	r3, #0
 8010336:	d00a      	beq.n	801034e <LoRaMacMibSetRequestConfirm+0x392>
            {
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 8010338:	4ba6      	ldr	r3, [pc, #664]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 801033a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801033e:	687a      	ldr	r2, [r7, #4]
 8010340:	3328      	adds	r3, #40	; 0x28
 8010342:	3204      	adds	r2, #4
 8010344:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010348:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801034c:	e1b6      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801034e:	2303      	movs	r3, #3
 8010350:	75fb      	strb	r3, [r7, #23]
            break;
 8010352:	e1b3      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	7a1b      	ldrb	r3, [r3, #8]
 8010358:	b25b      	sxtb	r3, r3
 801035a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801035c:	4b9d      	ldr	r3, [pc, #628]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 801035e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010362:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8010366:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 8010368:	4b9a      	ldr	r3, [pc, #616]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 801036a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801036e:	781b      	ldrb	r3, [r3, #0]
 8010370:	f107 0108 	add.w	r1, r7, #8
 8010374:	2207      	movs	r2, #7
 8010376:	4618      	mov	r0, r3
 8010378:	f002 fd55 	bl	8012e26 <RegionVerify>
 801037c:	4603      	mov	r3, r0
 801037e:	2b00      	cmp	r3, #0
 8010380:	d01f      	beq.n	80103c2 <LoRaMacMibSetRequestConfirm+0x406>
            {
                MacCtx.NvmCtx->MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8010382:	4b94      	ldr	r3, [pc, #592]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010384:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010388:	687a      	ldr	r2, [r7, #4]
 801038a:	33b0      	adds	r3, #176	; 0xb0
 801038c:	3204      	adds	r2, #4
 801038e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010392:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) && ( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE ) )
 8010396:	4b8f      	ldr	r3, [pc, #572]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010398:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801039c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80103a0:	2b02      	cmp	r3, #2
 80103a2:	f040 8184 	bne.w	80106ae <LoRaMacMibSetRequestConfirm+0x6f2>
 80103a6:	4b8b      	ldr	r3, [pc, #556]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80103a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80103ac:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	f000 817c 	beq.w	80106ae <LoRaMacMibSetRequestConfirm+0x6f2>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 80103b6:	4b88      	ldr	r3, [pc, #544]	; (80105d8 <LoRaMacMibSetRequestConfirm+0x61c>)
 80103b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103ba:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 80103bc:	f7fe fafe 	bl	800e9bc <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80103c0:	e175      	b.n	80106ae <LoRaMacMibSetRequestConfirm+0x6f2>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80103c2:	2303      	movs	r3, #3
 80103c4:	75fb      	strb	r3, [r7, #23]
            break;
 80103c6:	e172      	b.n	80106ae <LoRaMacMibSetRequestConfirm+0x6f2>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	7a1b      	ldrb	r3, [r3, #8]
 80103cc:	b25b      	sxtb	r3, r3
 80103ce:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80103d0:	4b80      	ldr	r3, [pc, #512]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80103d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80103d6:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80103da:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 80103dc:	4b7d      	ldr	r3, [pc, #500]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80103de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80103e2:	781b      	ldrb	r3, [r3, #0]
 80103e4:	f107 0108 	add.w	r1, r7, #8
 80103e8:	2207      	movs	r2, #7
 80103ea:	4618      	mov	r0, r3
 80103ec:	f002 fd1b 	bl	8012e26 <RegionVerify>
 80103f0:	4603      	mov	r3, r0
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	d00a      	beq.n	801040c <LoRaMacMibSetRequestConfirm+0x450>
            {
                MacCtx.NvmCtx->MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 80103f6:	4b77      	ldr	r3, [pc, #476]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80103f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80103fc:	687a      	ldr	r2, [r7, #4]
 80103fe:	3330      	adds	r3, #48	; 0x30
 8010400:	3204      	adds	r2, #4
 8010402:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010406:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801040a:	e157      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801040c:	2303      	movs	r3, #3
 801040e:	75fb      	strb	r3, [r7, #23]
            break;
 8010410:	e154      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	685b      	ldr	r3, [r3, #4]
 8010416:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 8010418:	2301      	movs	r3, #1
 801041a:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 801041c:	4b6d      	ldr	r3, [pc, #436]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 801041e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010422:	781b      	ldrb	r3, [r3, #0]
 8010424:	f107 020c 	add.w	r2, r7, #12
 8010428:	4611      	mov	r1, r2
 801042a:	4618      	mov	r0, r3
 801042c:	f002 fd34 	bl	8012e98 <RegionChanMaskSet>
 8010430:	4603      	mov	r3, r0
 8010432:	f083 0301 	eor.w	r3, r3, #1
 8010436:	b2db      	uxtb	r3, r3
 8010438:	2b00      	cmp	r3, #0
 801043a:	f000 813a 	beq.w	80106b2 <LoRaMacMibSetRequestConfirm+0x6f6>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801043e:	2303      	movs	r3, #3
 8010440:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010442:	e136      	b.n	80106b2 <LoRaMacMibSetRequestConfirm+0x6f6>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	685b      	ldr	r3, [r3, #4]
 8010448:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 801044a:	2300      	movs	r3, #0
 801044c:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 801044e:	4b61      	ldr	r3, [pc, #388]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010450:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010454:	781b      	ldrb	r3, [r3, #0]
 8010456:	f107 020c 	add.w	r2, r7, #12
 801045a:	4611      	mov	r1, r2
 801045c:	4618      	mov	r0, r3
 801045e:	f002 fd1b 	bl	8012e98 <RegionChanMaskSet>
 8010462:	4603      	mov	r3, r0
 8010464:	f083 0301 	eor.w	r3, r3, #1
 8010468:	b2db      	uxtb	r3, r3
 801046a:	2b00      	cmp	r3, #0
 801046c:	f000 8123 	beq.w	80106b6 <LoRaMacMibSetRequestConfirm+0x6fa>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010470:	2303      	movs	r3, #3
 8010472:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010474:	e11f      	b.n	80106b6 <LoRaMacMibSetRequestConfirm+0x6fa>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	791b      	ldrb	r3, [r3, #4]
 801047a:	2b00      	cmp	r3, #0
 801047c:	d00b      	beq.n	8010496 <LoRaMacMibSetRequestConfirm+0x4da>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8010482:	2b0f      	cmp	r3, #15
 8010484:	d807      	bhi.n	8010496 <LoRaMacMibSetRequestConfirm+0x4da>
            {
                MacCtx.NvmCtx->MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 8010486:	4b53      	ldr	r3, [pc, #332]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010488:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801048c:	687a      	ldr	r2, [r7, #4]
 801048e:	7912      	ldrb	r2, [r2, #4]
 8010490:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010494:	e112      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010496:	2303      	movs	r3, #3
 8010498:	75fb      	strb	r3, [r7, #23]
            break;
 801049a:	e10f      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            MacCtx.NvmCtx->MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 801049c:	4b4d      	ldr	r3, [pc, #308]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 801049e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104a2:	687a      	ldr	r2, [r7, #4]
 80104a4:	6852      	ldr	r2, [r2, #4]
 80104a6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
            break;
 80104aa:	e107      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 80104ac:	4b49      	ldr	r3, [pc, #292]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80104ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104b2:	687a      	ldr	r2, [r7, #4]
 80104b4:	6852      	ldr	r2, [r2, #4]
 80104b6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
            break;
 80104ba:	e0ff      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 80104bc:	4b45      	ldr	r3, [pc, #276]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80104be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104c2:	687a      	ldr	r2, [r7, #4]
 80104c4:	6852      	ldr	r2, [r2, #4]
 80104c6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            break;
 80104ca:	e0f7      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 80104cc:	4b41      	ldr	r3, [pc, #260]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80104ce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104d2:	687a      	ldr	r2, [r7, #4]
 80104d4:	6852      	ldr	r2, [r2, #4]
 80104d6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
            break;
 80104da:	e0ef      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 80104dc:	4b3d      	ldr	r3, [pc, #244]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80104de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104e2:	687a      	ldr	r2, [r7, #4]
 80104e4:	6852      	ldr	r2, [r2, #4]
 80104e6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
            break;
 80104ea:	e0e7      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80104f2:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_DR ) == true )
 80104f4:	4b37      	ldr	r3, [pc, #220]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80104f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104fa:	781b      	ldrb	r3, [r3, #0]
 80104fc:	f107 0108 	add.w	r1, r7, #8
 8010500:	2206      	movs	r2, #6
 8010502:	4618      	mov	r0, r3
 8010504:	f002 fc8f 	bl	8012e26 <RegionVerify>
 8010508:	4603      	mov	r3, r0
 801050a:	2b00      	cmp	r3, #0
 801050c:	d006      	beq.n	801051c <LoRaMacMibSetRequestConfirm+0x560>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = verify.DatarateParams.Datarate;
 801050e:	4b31      	ldr	r3, [pc, #196]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010510:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010514:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8010518:	715a      	strb	r2, [r3, #5]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801051a:	e0cf      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801051c:	2303      	movs	r3, #3
 801051e:	75fb      	strb	r3, [r7, #23]
            break;
 8010520:	e0cc      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010528:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801052a:	4b2a      	ldr	r3, [pc, #168]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 801052c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010530:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8010534:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 8010536:	4b27      	ldr	r3, [pc, #156]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010538:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801053c:	781b      	ldrb	r3, [r3, #0]
 801053e:	f107 0108 	add.w	r1, r7, #8
 8010542:	2205      	movs	r2, #5
 8010544:	4618      	mov	r0, r3
 8010546:	f002 fc6e 	bl	8012e26 <RegionVerify>
 801054a:	4603      	mov	r3, r0
 801054c:	2b00      	cmp	r3, #0
 801054e:	d007      	beq.n	8010560 <LoRaMacMibSetRequestConfirm+0x5a4>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 8010550:	4b20      	ldr	r3, [pc, #128]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010552:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010556:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801055a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801055e:	e0ad      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010560:	2303      	movs	r3, #3
 8010562:	75fb      	strb	r3, [r7, #23]
            break;
 8010564:	e0aa      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801056c:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_POWER ) == true )
 801056e:	4b19      	ldr	r3, [pc, #100]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010570:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010574:	781b      	ldrb	r3, [r3, #0]
 8010576:	f107 0108 	add.w	r1, r7, #8
 801057a:	220a      	movs	r2, #10
 801057c:	4618      	mov	r0, r3
 801057e:	f002 fc52 	bl	8012e26 <RegionVerify>
 8010582:	4603      	mov	r3, r0
 8010584:	2b00      	cmp	r3, #0
 8010586:	d006      	beq.n	8010596 <LoRaMacMibSetRequestConfirm+0x5da>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = verify.TxPower;
 8010588:	4b12      	ldr	r3, [pc, #72]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 801058a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801058e:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8010592:	711a      	strb	r2, [r3, #4]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010594:	e092      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010596:	2303      	movs	r3, #3
 8010598:	75fb      	strb	r3, [r7, #23]
            break;
 801059a:	e08f      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80105a2:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 80105a4:	4b0b      	ldr	r3, [pc, #44]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80105a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80105aa:	781b      	ldrb	r3, [r3, #0]
 80105ac:	f107 0108 	add.w	r1, r7, #8
 80105b0:	2209      	movs	r2, #9
 80105b2:	4618      	mov	r0, r3
 80105b4:	f002 fc37 	bl	8012e26 <RegionVerify>
 80105b8:	4603      	mov	r3, r0
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d007      	beq.n	80105ce <LoRaMacMibSetRequestConfirm+0x612>
            {
                MacCtx.NvmCtx->MacParams.ChannelsTxPower = verify.TxPower;
 80105be:	4b05      	ldr	r3, [pc, #20]	; (80105d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80105c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80105c4:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80105c8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80105cc:	e076      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80105ce:	2303      	movs	r3, #3
 80105d0:	75fb      	strb	r3, [r7, #23]
            break;
 80105d2:	e073      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
 80105d4:	200005e0 	.word	0x200005e0
 80105d8:	0801b97c 	.word	0x0801b97c
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 80105dc:	4b3c      	ldr	r3, [pc, #240]	; (80106d0 <LoRaMacMibSetRequestConfirm+0x714>)
 80105de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80105e2:	687a      	ldr	r2, [r7, #4]
 80105e4:	6852      	ldr	r2, [r2, #4]
 80105e6:	609a      	str	r2, [r3, #8]
 80105e8:	4a39      	ldr	r2, [pc, #228]	; (80106d0 <LoRaMacMibSetRequestConfirm+0x714>)
 80105ea:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 80105ee:	689b      	ldr	r3, [r3, #8]
 80105f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
            break;
 80105f4:	e062      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 80105f6:	4b36      	ldr	r3, [pc, #216]	; (80106d0 <LoRaMacMibSetRequestConfirm+0x714>)
 80105f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80105fc:	687a      	ldr	r2, [r7, #4]
 80105fe:	7912      	ldrb	r2, [r2, #4]
 8010600:	731a      	strb	r2, [r3, #12]
 8010602:	4a33      	ldr	r2, [pc, #204]	; (80106d0 <LoRaMacMibSetRequestConfirm+0x714>)
 8010604:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8010608:	7b1b      	ldrb	r3, [r3, #12]
 801060a:	f882 308c 	strb.w	r3, [r2, #140]	; 0x8c
            break;
 801060e:	e055      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8010610:	4b2f      	ldr	r3, [pc, #188]	; (80106d0 <LoRaMacMibSetRequestConfirm+0x714>)
 8010612:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010616:	687a      	ldr	r2, [r7, #4]
 8010618:	6852      	ldr	r2, [r2, #4]
 801061a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
            break;
 801061e:	e04d      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8010620:	4b2b      	ldr	r3, [pc, #172]	; (80106d0 <LoRaMacMibSetRequestConfirm+0x714>)
 8010622:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010626:	687a      	ldr	r2, [r7, #4]
 8010628:	6852      	ldr	r2, [r2, #4]
 801062a:	641a      	str	r2, [r3, #64]	; 0x40
            break;
 801062c:	e046      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	685b      	ldr	r3, [r3, #4]
 8010632:	2b00      	cmp	r3, #0
 8010634:	d007      	beq.n	8010646 <LoRaMacMibSetRequestConfirm+0x68a>
            {
                status = RestoreCtxs( mibSet->Param.Contexts );
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	685b      	ldr	r3, [r3, #4]
 801063a:	4618      	mov	r0, r3
 801063c:	f7fe fc8a 	bl	800ef54 <RestoreCtxs>
 8010640:	4603      	mov	r3, r0
 8010642:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010644:	e03a      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010646:	2303      	movs	r3, #3
 8010648:	75fb      	strb	r3, [r7, #23]
            break;
 801064a:	e037      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	799b      	ldrb	r3, [r3, #6]
 8010650:	2b01      	cmp	r3, #1
 8010652:	d80f      	bhi.n	8010674 <LoRaMacMibSetRequestConfirm+0x6b8>
            {
                MacCtx.NvmCtx->Version = mibSet->Param.AbpLrWanVersion;
 8010654:	4b1e      	ldr	r3, [pc, #120]	; (80106d0 <LoRaMacMibSetRequestConfirm+0x714>)
 8010656:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801065a:	687a      	ldr	r2, [r7, #4]
 801065c:	6852      	ldr	r2, [r2, #4]
 801065e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	6858      	ldr	r0, [r3, #4]
 8010666:	f001 fcc7 	bl	8011ff8 <LoRaMacCryptoSetLrWanVersion>
 801066a:	4603      	mov	r3, r0
 801066c:	2b00      	cmp	r3, #0
 801066e:	d024      	beq.n	80106ba <LoRaMacMibSetRequestConfirm+0x6fe>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8010670:	2311      	movs	r3, #17
 8010672:	e028      	b.n	80106c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010674:	2303      	movs	r3, #3
 8010676:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010678:	e01f      	b.n	80106ba <LoRaMacMibSetRequestConfirm+0x6fe>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 801067a:	6878      	ldr	r0, [r7, #4]
 801067c:	f000 fc07 	bl	8010e8e <LoRaMacMibClassBSetRequestConfirm>
 8010680:	4603      	mov	r3, r0
 8010682:	75fb      	strb	r3, [r7, #23]
            break;
 8010684:	e01a      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010686:	bf00      	nop
 8010688:	e018      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801068a:	bf00      	nop
 801068c:	e016      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801068e:	bf00      	nop
 8010690:	e014      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010692:	bf00      	nop
 8010694:	e012      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010696:	bf00      	nop
 8010698:	e010      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801069a:	bf00      	nop
 801069c:	e00e      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801069e:	bf00      	nop
 80106a0:	e00c      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80106a2:	bf00      	nop
 80106a4:	e00a      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80106a6:	bf00      	nop
 80106a8:	e008      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80106aa:	bf00      	nop
 80106ac:	e006      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80106ae:	bf00      	nop
 80106b0:	e004      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80106b2:	bf00      	nop
 80106b4:	e002      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80106b6:	bf00      	nop
 80106b8:	e000      	b.n	80106bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80106ba:	bf00      	nop
        }
    }
    EventRegionNvmCtxChanged( );
 80106bc:	f7fe fe51 	bl	800f362 <EventRegionNvmCtxChanged>
    EventMacNvmCtxChanged( );
 80106c0:	f7fe fe48 	bl	800f354 <EventMacNvmCtxChanged>
    return status;
 80106c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80106c6:	4618      	mov	r0, r3
 80106c8:	3718      	adds	r7, #24
 80106ca:	46bd      	mov	sp, r7
 80106cc:	bd80      	pop	{r7, pc}
 80106ce:	bf00      	nop
 80106d0:	200005e0 	.word	0x200005e0

080106d4 <LoRaMacMlmeRequest>:
    EventRegionNvmCtxChanged( );
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 80106d4:	b590      	push	{r4, r7, lr}
 80106d6:	b087      	sub	sp, #28
 80106d8:	af00      	add	r7, sp, #0
 80106da:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80106dc:	2302      	movs	r3, #2
 80106de:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 80106e0:	2300      	movs	r3, #0
 80106e2:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d101      	bne.n	80106ee <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80106ea:	2303      	movs	r3, #3
 80106ec:	e12d      	b.n	801094a <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacIsBusy( ) == true )
 80106ee:	f7fe fe7f 	bl	800f3f0 <LoRaMacIsBusy>
 80106f2:	4603      	mov	r3, r0
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d001      	beq.n	80106fc <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 80106f8:	2301      	movs	r3, #1
 80106fa:	e126      	b.n	801094a <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 80106fc:	f001 f93c 	bl	8011978 <LoRaMacConfirmQueueIsFull>
 8010700:	4603      	mov	r3, r0
 8010702:	2b00      	cmp	r3, #0
 8010704:	d001      	beq.n	801070a <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 8010706:	2301      	movs	r3, #1
 8010708:	e11f      	b.n	801094a <LoRaMacMlmeRequest+0x276>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 801070a:	f001 f929 	bl	8011960 <LoRaMacConfirmQueueGetCnt>
 801070e:	4603      	mov	r3, r0
 8010710:	2b00      	cmp	r3, #0
 8010712:	d104      	bne.n	801071e <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8010714:	2214      	movs	r2, #20
 8010716:	2100      	movs	r1, #0
 8010718:	488e      	ldr	r0, [pc, #568]	; (8010954 <LoRaMacMlmeRequest+0x280>)
 801071a:	f006 f889 	bl	8016830 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801071e:	4b8e      	ldr	r3, [pc, #568]	; (8010958 <LoRaMacMlmeRequest+0x284>)
 8010720:	2201      	movs	r2, #1
 8010722:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 8010726:	4a8c      	ldr	r2, [pc, #560]	; (8010958 <LoRaMacMlmeRequest+0x284>)
 8010728:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801072c:	f043 0304 	orr.w	r3, r3, #4
 8010730:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	781b      	ldrb	r3, [r3, #0]
 8010738:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801073a:	2301      	movs	r3, #1
 801073c:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 801073e:	2300      	movs	r3, #0
 8010740:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	781b      	ldrb	r3, [r3, #0]
 8010746:	3b01      	subs	r3, #1
 8010748:	2b0d      	cmp	r3, #13
 801074a:	f200 80d2 	bhi.w	80108f2 <LoRaMacMlmeRequest+0x21e>
 801074e:	a201      	add	r2, pc, #4	; (adr r2, 8010754 <LoRaMacMlmeRequest+0x80>)
 8010750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010754:	0801078d 	.word	0x0801078d
 8010758:	080108f3 	.word	0x080108f3
 801075c:	080108f3 	.word	0x080108f3
 8010760:	080107ff 	.word	0x080107ff
 8010764:	0801081d 	.word	0x0801081d
 8010768:	0801082d 	.word	0x0801082d
 801076c:	080108f3 	.word	0x080108f3
 8010770:	080108f3 	.word	0x080108f3
 8010774:	080108f3 	.word	0x080108f3
 8010778:	08010845 	.word	0x08010845
 801077c:	080108f3 	.word	0x080108f3
 8010780:	080108c7 	.word	0x080108c7
 8010784:	08010863 	.word	0x08010863
 8010788:	080108a9 	.word	0x080108a9
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 801078c:	4b72      	ldr	r3, [pc, #456]	; (8010958 <LoRaMacMlmeRequest+0x284>)
 801078e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8010792:	f003 0320 	and.w	r3, r3, #32
 8010796:	2b00      	cmp	r3, #0
 8010798:	d001      	beq.n	801079e <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 801079a:	2301      	movs	r3, #1
 801079c:	e0d5      	b.n	801094a <LoRaMacMlmeRequest+0x276>
            }

            ResetMacParameters( );
 801079e:	f7fd fffd 	bl	800e79c <ResetMacParameters>

            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 80107a2:	4b6d      	ldr	r3, [pc, #436]	; (8010958 <LoRaMacMlmeRequest+0x284>)
 80107a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80107a8:	7818      	ldrb	r0, [r3, #0]
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	791b      	ldrb	r3, [r3, #4]
 80107ae:	b25b      	sxtb	r3, r3
 80107b0:	4a69      	ldr	r2, [pc, #420]	; (8010958 <LoRaMacMlmeRequest+0x284>)
 80107b2:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 80107b6:	2200      	movs	r2, #0
 80107b8:	4619      	mov	r1, r3
 80107ba:	f002 fc7e 	bl	80130ba <RegionAlternateDr>
 80107be:	4603      	mov	r3, r0
 80107c0:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 80107c4:	2307      	movs	r3, #7
 80107c6:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 80107c8:	20ff      	movs	r0, #255	; 0xff
 80107ca:	f7fd fd23 	bl	800e214 <SendReJoinReq>
 80107ce:	4603      	mov	r3, r0
 80107d0:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 80107d2:	7dfb      	ldrb	r3, [r7, #23]
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	f000 808e 	beq.w	80108f6 <LoRaMacMlmeRequest+0x222>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 80107da:	4b5f      	ldr	r3, [pc, #380]	; (8010958 <LoRaMacMlmeRequest+0x284>)
 80107dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80107e0:	7818      	ldrb	r0, [r3, #0]
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	791b      	ldrb	r3, [r3, #4]
 80107e6:	b25b      	sxtb	r3, r3
 80107e8:	4a5b      	ldr	r2, [pc, #364]	; (8010958 <LoRaMacMlmeRequest+0x284>)
 80107ea:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 80107ee:	2201      	movs	r2, #1
 80107f0:	4619      	mov	r1, r3
 80107f2:	f002 fc62 	bl	80130ba <RegionAlternateDr>
 80107f6:	4603      	mov	r3, r0
 80107f8:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85
            }
            break;
 80107fc:	e07b      	b.n	80108f6 <LoRaMacMlmeRequest+0x222>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80107fe:	2300      	movs	r3, #0
 8010800:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8010802:	f107 030c 	add.w	r3, r7, #12
 8010806:	2200      	movs	r2, #0
 8010808:	4619      	mov	r1, r3
 801080a:	2002      	movs	r0, #2
 801080c:	f000 fce0 	bl	80111d0 <LoRaMacCommandsAddCmd>
 8010810:	4603      	mov	r3, r0
 8010812:	2b00      	cmp	r3, #0
 8010814:	d071      	beq.n	80108fa <LoRaMacMlmeRequest+0x226>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010816:	2313      	movs	r3, #19
 8010818:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801081a:	e06e      	b.n	80108fa <LoRaMacMlmeRequest+0x226>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	889b      	ldrh	r3, [r3, #4]
 8010820:	4618      	mov	r0, r3
 8010822:	f7fe faed 	bl	800ee00 <SetTxContinuousWave>
 8010826:	4603      	mov	r3, r0
 8010828:	75fb      	strb	r3, [r7, #23]
            break;
 801082a:	e06d      	b.n	8010908 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	8898      	ldrh	r0, [r3, #4]
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	6899      	ldr	r1, [r3, #8]
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	7b1b      	ldrb	r3, [r3, #12]
 8010838:	461a      	mov	r2, r3
 801083a:	f7fe fb1d 	bl	800ee78 <SetTxContinuousWave1>
 801083e:	4603      	mov	r3, r0
 8010840:	75fb      	strb	r3, [r7, #23]
            break;
 8010842:	e061      	b.n	8010908 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8010844:	2300      	movs	r3, #0
 8010846:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8010848:	f107 030c 	add.w	r3, r7, #12
 801084c:	2200      	movs	r2, #0
 801084e:	4619      	mov	r1, r3
 8010850:	200d      	movs	r0, #13
 8010852:	f000 fcbd 	bl	80111d0 <LoRaMacCommandsAddCmd>
 8010856:	4603      	mov	r3, r0
 8010858:	2b00      	cmp	r3, #0
 801085a:	d050      	beq.n	80108fe <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801085c:	2313      	movs	r3, #19
 801085e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010860:	e04d      	b.n	80108fe <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 8010862:	4b3d      	ldr	r3, [pc, #244]	; (8010958 <LoRaMacMlmeRequest+0x284>)
 8010864:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010868:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801086c:	2b00      	cmp	r3, #0
 801086e:	d148      	bne.n	8010902 <LoRaMacMlmeRequest+0x22e>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	791b      	ldrb	r3, [r3, #4]
 8010874:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	791b      	ldrb	r3, [r3, #4]
 801087a:	f3c3 0302 	ubfx	r3, r3, #0, #3
 801087e:	b2db      	uxtb	r3, r3
 8010880:	4618      	mov	r0, r3
 8010882:	f000 fad9 	bl	8010e38 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8010886:	7dbb      	ldrb	r3, [r7, #22]
 8010888:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 801088a:	2300      	movs	r3, #0
 801088c:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 801088e:	f107 030c 	add.w	r3, r7, #12
 8010892:	2201      	movs	r2, #1
 8010894:	4619      	mov	r1, r3
 8010896:	2010      	movs	r0, #16
 8010898:	f000 fc9a 	bl	80111d0 <LoRaMacCommandsAddCmd>
 801089c:	4603      	mov	r3, r0
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d02f      	beq.n	8010902 <LoRaMacMlmeRequest+0x22e>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80108a2:	2313      	movs	r3, #19
 80108a4:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 80108a6:	e02c      	b.n	8010902 <LoRaMacMlmeRequest+0x22e>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80108a8:	2300      	movs	r3, #0
 80108aa:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80108ac:	f107 030c 	add.w	r3, r7, #12
 80108b0:	2200      	movs	r2, #0
 80108b2:	4619      	mov	r1, r3
 80108b4:	2012      	movs	r0, #18
 80108b6:	f000 fc8b 	bl	80111d0 <LoRaMacCommandsAddCmd>
 80108ba:	4603      	mov	r3, r0
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d022      	beq.n	8010906 <LoRaMacMlmeRequest+0x232>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80108c0:	2313      	movs	r3, #19
 80108c2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80108c4:	e01f      	b.n	8010906 <LoRaMacMlmeRequest+0x232>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 80108c6:	2301      	movs	r3, #1
 80108c8:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 80108ca:	f000 fa6b 	bl	8010da4 <LoRaMacClassBIsAcquisitionInProgress>
 80108ce:	4603      	mov	r3, r0
 80108d0:	f083 0301 	eor.w	r3, r3, #1
 80108d4:	b2db      	uxtb	r3, r3
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d008      	beq.n	80108ec <LoRaMacMlmeRequest+0x218>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 80108da:	2000      	movs	r0, #0
 80108dc:	f000 fa44 	bl	8010d68 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 80108e0:	2000      	movs	r0, #0
 80108e2:	f000 fa66 	bl	8010db2 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 80108e6:	2300      	movs	r3, #0
 80108e8:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 80108ea:	e00d      	b.n	8010908 <LoRaMacMlmeRequest+0x234>
                status = LORAMAC_STATUS_BUSY;
 80108ec:	2301      	movs	r3, #1
 80108ee:	75fb      	strb	r3, [r7, #23]
            break;
 80108f0:	e00a      	b.n	8010908 <LoRaMacMlmeRequest+0x234>
        }
        default:
            break;
 80108f2:	bf00      	nop
 80108f4:	e008      	b.n	8010908 <LoRaMacMlmeRequest+0x234>
            break;
 80108f6:	bf00      	nop
 80108f8:	e006      	b.n	8010908 <LoRaMacMlmeRequest+0x234>
            break;
 80108fa:	bf00      	nop
 80108fc:	e004      	b.n	8010908 <LoRaMacMlmeRequest+0x234>
            break;
 80108fe:	bf00      	nop
 8010900:	e002      	b.n	8010908 <LoRaMacMlmeRequest+0x234>
            break;
 8010902:	bf00      	nop
 8010904:	e000      	b.n	8010908 <LoRaMacMlmeRequest+0x234>
            break;
 8010906:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8010908:	4b13      	ldr	r3, [pc, #76]	; (8010958 <LoRaMacMlmeRequest+0x284>)
 801090a:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8010912:	7dfb      	ldrb	r3, [r7, #23]
 8010914:	2b00      	cmp	r3, #0
 8010916:	d010      	beq.n	801093a <LoRaMacMlmeRequest+0x266>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8010918:	f001 f822 	bl	8011960 <LoRaMacConfirmQueueGetCnt>
 801091c:	4603      	mov	r3, r0
 801091e:	2b00      	cmp	r3, #0
 8010920:	d112      	bne.n	8010948 <LoRaMacMlmeRequest+0x274>
        {
            MacCtx.NodeAckRequested = false;
 8010922:	4b0d      	ldr	r3, [pc, #52]	; (8010958 <LoRaMacMlmeRequest+0x284>)
 8010924:	2200      	movs	r2, #0
 8010926:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 801092a:	4a0b      	ldr	r2, [pc, #44]	; (8010958 <LoRaMacMlmeRequest+0x284>)
 801092c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8010930:	f36f 0382 	bfc	r3, #2, #1
 8010934:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8010938:	e006      	b.n	8010948 <LoRaMacMlmeRequest+0x274>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 801093a:	f107 0310 	add.w	r3, r7, #16
 801093e:	4618      	mov	r0, r3
 8010940:	f000 fec4 	bl	80116cc <LoRaMacConfirmQueueAdd>
        EventMacNvmCtxChanged( );
 8010944:	f7fe fd06 	bl	800f354 <EventMacNvmCtxChanged>
    }
    return status;
 8010948:	7dfb      	ldrb	r3, [r7, #23]
}
 801094a:	4618      	mov	r0, r3
 801094c:	371c      	adds	r7, #28
 801094e:	46bd      	mov	sp, r7
 8010950:	bd90      	pop	{r4, r7, pc}
 8010952:	bf00      	nop
 8010954:	20000a30 	.word	0x20000a30
 8010958:	200005e0 	.word	0x200005e0

0801095c <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 801095c:	b580      	push	{r7, lr}
 801095e:	b08c      	sub	sp, #48	; 0x30
 8010960:	af02      	add	r7, sp, #8
 8010962:	6078      	str	r0, [r7, #4]
 8010964:	460b      	mov	r3, r1
 8010966:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010968:	2302      	movs	r3, #2
 801096a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 801096e:	2300      	movs	r3, #0
 8010970:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    void* fBuffer;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8010974:	2300      	movs	r3, #0
 8010976:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 8010978:	2300      	movs	r3, #0
 801097a:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	2b00      	cmp	r3, #0
 8010980:	d101      	bne.n	8010986 <LoRaMacMcpsRequest+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8010982:	2303      	movs	r3, #3
 8010984:	e0e0      	b.n	8010b48 <LoRaMacMcpsRequest+0x1ec>
    }
    if( LoRaMacIsBusy( ) == true )
 8010986:	f7fe fd33 	bl	800f3f0 <LoRaMacIsBusy>
 801098a:	4603      	mov	r3, r0
 801098c:	2b00      	cmp	r3, #0
 801098e:	d001      	beq.n	8010994 <LoRaMacMcpsRequest+0x38>
    {
        return LORAMAC_STATUS_BUSY;
 8010990:	2301      	movs	r3, #1
 8010992:	e0d9      	b.n	8010b48 <LoRaMacMcpsRequest+0x1ec>
    }

    macHdr.Value = 0;
 8010994:	2300      	movs	r3, #0
 8010996:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8010998:	2214      	movs	r2, #20
 801099a:	2100      	movs	r1, #0
 801099c:	486c      	ldr	r0, [pc, #432]	; (8010b50 <LoRaMacMcpsRequest+0x1f4>)
 801099e:	f005 ff47 	bl	8016830 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80109a2:	4b6c      	ldr	r3, [pc, #432]	; (8010b54 <LoRaMacMcpsRequest+0x1f8>)
 80109a4:	2201      	movs	r2, #1
 80109a6:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 80109aa:	4b6a      	ldr	r3, [pc, #424]	; (8010b54 <LoRaMacMcpsRequest+0x1f8>)
 80109ac:	2201      	movs	r2, #1
 80109ae:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412

    switch( mcpsRequest->Type )
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	781b      	ldrb	r3, [r3, #0]
 80109b6:	2b03      	cmp	r3, #3
 80109b8:	d03d      	beq.n	8010a36 <LoRaMacMcpsRequest+0xda>
 80109ba:	2b03      	cmp	r3, #3
 80109bc:	dc4f      	bgt.n	8010a5e <LoRaMacMcpsRequest+0x102>
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d002      	beq.n	80109c8 <LoRaMacMcpsRequest+0x6c>
 80109c2:	2b01      	cmp	r3, #1
 80109c4:	d019      	beq.n	80109fa <LoRaMacMcpsRequest+0x9e>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 80109c6:	e04a      	b.n	8010a5e <LoRaMacMcpsRequest+0x102>
            readyToSend = true;
 80109c8:	2301      	movs	r3, #1
 80109ca:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 80109cc:	4b61      	ldr	r3, [pc, #388]	; (8010b54 <LoRaMacMcpsRequest+0x1f8>)
 80109ce:	2201      	movs	r2, #1
 80109d0:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 80109d4:	7b3b      	ldrb	r3, [r7, #12]
 80109d6:	2202      	movs	r2, #2
 80109d8:	f362 1347 	bfi	r3, r2, #5, #3
 80109dc:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	791b      	ldrb	r3, [r3, #4]
 80109e2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	689b      	ldr	r3, [r3, #8]
 80109ea:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	899b      	ldrh	r3, [r3, #12]
 80109f0:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	7b9b      	ldrb	r3, [r3, #14]
 80109f6:	777b      	strb	r3, [r7, #29]
            break;
 80109f8:	e032      	b.n	8010a60 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 80109fa:	2301      	movs	r3, #1
 80109fc:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	7bdb      	ldrb	r3, [r3, #15]
 8010a02:	2b08      	cmp	r3, #8
 8010a04:	bf28      	it	cs
 8010a06:	2308      	movcs	r3, #8
 8010a08:	b2da      	uxtb	r2, r3
 8010a0a:	4b52      	ldr	r3, [pc, #328]	; (8010b54 <LoRaMacMcpsRequest+0x1f8>)
 8010a0c:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8010a10:	7b3b      	ldrb	r3, [r7, #12]
 8010a12:	2204      	movs	r2, #4
 8010a14:	f362 1347 	bfi	r3, r2, #5, #3
 8010a18:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	791b      	ldrb	r3, [r3, #4]
 8010a1e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	689b      	ldr	r3, [r3, #8]
 8010a26:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	899b      	ldrh	r3, [r3, #12]
 8010a2c:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	7b9b      	ldrb	r3, [r3, #14]
 8010a32:	777b      	strb	r3, [r7, #29]
            break;
 8010a34:	e014      	b.n	8010a60 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 8010a36:	2301      	movs	r3, #1
 8010a38:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8010a3a:	4b46      	ldr	r3, [pc, #280]	; (8010b54 <LoRaMacMcpsRequest+0x1f8>)
 8010a3c:	2201      	movs	r2, #1
 8010a3e:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 8010a42:	7b3b      	ldrb	r3, [r7, #12]
 8010a44:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8010a48:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	685b      	ldr	r3, [r3, #4]
 8010a4e:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	891b      	ldrh	r3, [r3, #8]
 8010a54:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	7a9b      	ldrb	r3, [r3, #10]
 8010a5a:	777b      	strb	r3, [r7, #29]
            break;
 8010a5c:	e000      	b.n	8010a60 <LoRaMacMcpsRequest+0x104>
            break;
 8010a5e:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8010a60:	2302      	movs	r3, #2
 8010a62:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8010a64:	4b3b      	ldr	r3, [pc, #236]	; (8010b54 <LoRaMacMcpsRequest+0x1f8>)
 8010a66:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010a6a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8010a6e:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8010a70:	4b38      	ldr	r3, [pc, #224]	; (8010b54 <LoRaMacMcpsRequest+0x1f8>)
 8010a72:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010a76:	781b      	ldrb	r3, [r3, #0]
 8010a78:	f107 0214 	add.w	r2, r7, #20
 8010a7c:	4611      	mov	r1, r2
 8010a7e:	4618      	mov	r0, r3
 8010a80:	f002 f965 	bl	8012d4e <RegionGetPhyParam>
 8010a84:	4603      	mov	r3, r0
 8010a86:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 8010a88:	693b      	ldr	r3, [r7, #16]
 8010a8a:	b25b      	sxtb	r3, r3
 8010a8c:	f997 201d 	ldrsb.w	r2, [r7, #29]
 8010a90:	4293      	cmp	r3, r2
 8010a92:	bfb8      	it	lt
 8010a94:	4613      	movlt	r3, r2
 8010a96:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 8010a98:	7f3b      	ldrb	r3, [r7, #28]
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d04d      	beq.n	8010b3a <LoRaMacMcpsRequest+0x1de>
    {
        if( MacCtx.NvmCtx->AdrCtrlOn == false )
 8010a9e:	4b2d      	ldr	r3, [pc, #180]	; (8010b54 <LoRaMacMcpsRequest+0x1f8>)
 8010aa0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010aa4:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8010aa8:	f083 0301 	eor.w	r3, r3, #1
 8010aac:	b2db      	uxtb	r3, r3
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d01e      	beq.n	8010af0 <LoRaMacMcpsRequest+0x194>
        {
            verify.DatarateParams.Datarate = datarate;
 8010ab2:	7f7b      	ldrb	r3, [r7, #29]
 8010ab4:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8010ab6:	4b27      	ldr	r3, [pc, #156]	; (8010b54 <LoRaMacMcpsRequest+0x1f8>)
 8010ab8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010abc:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8010ac0:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 8010ac2:	4b24      	ldr	r3, [pc, #144]	; (8010b54 <LoRaMacMcpsRequest+0x1f8>)
 8010ac4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010ac8:	781b      	ldrb	r3, [r3, #0]
 8010aca:	f107 0108 	add.w	r1, r7, #8
 8010ace:	2205      	movs	r2, #5
 8010ad0:	4618      	mov	r0, r3
 8010ad2:	f002 f9a8 	bl	8012e26 <RegionVerify>
 8010ad6:	4603      	mov	r3, r0
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d007      	beq.n	8010aec <LoRaMacMcpsRequest+0x190>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 8010adc:	4b1d      	ldr	r3, [pc, #116]	; (8010b54 <LoRaMacMcpsRequest+0x1f8>)
 8010ade:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010ae2:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8010ae6:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8010aea:	e001      	b.n	8010af0 <LoRaMacMcpsRequest+0x194>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 8010aec:	2303      	movs	r3, #3
 8010aee:	e02b      	b.n	8010b48 <LoRaMacMcpsRequest+0x1ec>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 8010af0:	8bfa      	ldrh	r2, [r7, #30]
 8010af2:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8010af6:	f107 000c 	add.w	r0, r7, #12
 8010afa:	78fb      	ldrb	r3, [r7, #3]
 8010afc:	9300      	str	r3, [sp, #0]
 8010afe:	4613      	mov	r3, r2
 8010b00:	6a3a      	ldr	r2, [r7, #32]
 8010b02:	f7fd fa7d 	bl	800e000 <Send>
 8010b06:	4603      	mov	r3, r0
 8010b08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if( status == LORAMAC_STATUS_OK )
 8010b0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d10e      	bne.n	8010b32 <LoRaMacMcpsRequest+0x1d6>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	781a      	ldrb	r2, [r3, #0]
 8010b18:	4b0e      	ldr	r3, [pc, #56]	; (8010b54 <LoRaMacMcpsRequest+0x1f8>)
 8010b1a:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
            MacCtx.MacFlags.Bits.McpsReq = 1;
 8010b1e:	4a0d      	ldr	r2, [pc, #52]	; (8010b54 <LoRaMacMcpsRequest+0x1f8>)
 8010b20:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8010b24:	f043 0301 	orr.w	r3, r3, #1
 8010b28:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            EventMacNvmCtxChanged( );
 8010b2c:	f7fe fc12 	bl	800f354 <EventMacNvmCtxChanged>
 8010b30:	e003      	b.n	8010b3a <LoRaMacMcpsRequest+0x1de>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8010b32:	4b08      	ldr	r3, [pc, #32]	; (8010b54 <LoRaMacMcpsRequest+0x1f8>)
 8010b34:	2200      	movs	r2, #0
 8010b36:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8010b3a:	4b06      	ldr	r3, [pc, #24]	; (8010b54 <LoRaMacMcpsRequest+0x1f8>)
 8010b3c:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	611a      	str	r2, [r3, #16]

    return status;
 8010b44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8010b48:	4618      	mov	r0, r3
 8010b4a:	3728      	adds	r7, #40	; 0x28
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	bd80      	pop	{r7, pc}
 8010b50:	20000a1c 	.word	0x20000a1c
 8010b54:	200005e0 	.word	0x200005e0

08010b58 <LoRaMacTestSetDutyCycleOn>:

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8010b58:	b580      	push	{r7, lr}
 8010b5a:	b084      	sub	sp, #16
 8010b5c:	af00      	add	r7, sp, #0
 8010b5e:	4603      	mov	r3, r0
 8010b60:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8010b62:	79fb      	ldrb	r3, [r7, #7]
 8010b64:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DUTY_CYCLE ) == true )
 8010b66:	4b0b      	ldr	r3, [pc, #44]	; (8010b94 <LoRaMacTestSetDutyCycleOn+0x3c>)
 8010b68:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010b6c:	781b      	ldrb	r3, [r3, #0]
 8010b6e:	f107 010c 	add.w	r1, r7, #12
 8010b72:	220f      	movs	r2, #15
 8010b74:	4618      	mov	r0, r3
 8010b76:	f002 f956 	bl	8012e26 <RegionVerify>
 8010b7a:	4603      	mov	r3, r0
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	d005      	beq.n	8010b8c <LoRaMacTestSetDutyCycleOn+0x34>
    {
        MacCtx.NvmCtx->DutyCycleOn = enable;
 8010b80:	4b04      	ldr	r3, [pc, #16]	; (8010b94 <LoRaMacTestSetDutyCycleOn+0x3c>)
 8010b82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010b86:	79fa      	ldrb	r2, [r7, #7]
 8010b88:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
    }
}
 8010b8c:	bf00      	nop
 8010b8e:	3710      	adds	r7, #16
 8010b90:	46bd      	mov	sp, r7
 8010b92:	bd80      	pop	{r7, pc}
 8010b94:	200005e0 	.word	0x200005e0

08010b98 <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8010b98:	b580      	push	{r7, lr}
 8010b9a:	b08a      	sub	sp, #40	; 0x28
 8010b9c:	af00      	add	r7, sp, #0
 8010b9e:	60f8      	str	r0, [r7, #12]
 8010ba0:	60b9      	str	r1, [r7, #8]
 8010ba2:	607a      	str	r2, [r7, #4]
 8010ba4:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 8010ba6:	2300      	movs	r3, #0
 8010ba8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int8_t datarate = adrNext->Datarate;
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	7c1b      	ldrb	r3, [r3, #16]
 8010bb0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int8_t txPower = adrNext->TxPower;
 8010bb4:	68fb      	ldr	r3, [r7, #12]
 8010bb6:	7c5b      	ldrb	r3, [r3, #17]
 8010bb8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	689a      	ldr	r2, [r3, #8]
 8010bc0:	683b      	ldr	r3, [r7, #0]
 8010bc2:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 8010bc4:	68fb      	ldr	r3, [r7, #12]
 8010bc6:	795b      	ldrb	r3, [r3, #5]
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	f000 8085 	beq.w	8010cd8 <CalcNextV10X+0x140>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8010bce:	2302      	movs	r3, #2
 8010bd0:	773b      	strb	r3, [r7, #28]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	7c9b      	ldrb	r3, [r3, #18]
 8010bd6:	77bb      	strb	r3, [r7, #30]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	7cdb      	ldrb	r3, [r3, #19]
 8010bdc:	f107 021c 	add.w	r2, r7, #28
 8010be0:	4611      	mov	r1, r2
 8010be2:	4618      	mov	r0, r3
 8010be4:	f002 f8b3 	bl	8012d4e <RegionGetPhyParam>
 8010be8:	4603      	mov	r3, r0
 8010bea:	61bb      	str	r3, [r7, #24]
        minTxDatarate = phyParam.Value;
 8010bec:	69bb      	ldr	r3, [r7, #24]
 8010bee:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        datarate = MAX( datarate, minTxDatarate );
 8010bf2:	f997 2024 	ldrsb.w	r2, [r7, #36]	; 0x24
 8010bf6:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8010bfa:	4293      	cmp	r3, r2
 8010bfc:	bfb8      	it	lt
 8010bfe:	4613      	movlt	r3, r2
 8010c00:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

        if( datarate == minTxDatarate )
 8010c04:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8010c08:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8010c0c:	429a      	cmp	r2, r3
 8010c0e:	d106      	bne.n	8010c1e <CalcNextV10X+0x86>
        {
            *adrAckCounter = 0;
 8010c10:	683b      	ldr	r3, [r7, #0]
 8010c12:	2200      	movs	r2, #0
 8010c14:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 8010c16:	2300      	movs	r3, #0
 8010c18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010c1c:	e05c      	b.n	8010cd8 <CalcNextV10X+0x140>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 8010c1e:	68fb      	ldr	r3, [r7, #12]
 8010c20:	689b      	ldr	r3, [r3, #8]
 8010c22:	68fa      	ldr	r2, [r7, #12]
 8010c24:	8992      	ldrh	r2, [r2, #12]
 8010c26:	4293      	cmp	r3, r2
 8010c28:	d303      	bcc.n	8010c32 <CalcNextV10X+0x9a>
            {
                adrAckReq = true;
 8010c2a:	2301      	movs	r3, #1
 8010c2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010c30:	e002      	b.n	8010c38 <CalcNextV10X+0xa0>
            }
            else
            {
                adrAckReq = false;
 8010c32:	2300      	movs	r3, #0
 8010c34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8010c38:	68fb      	ldr	r3, [r7, #12]
 8010c3a:	689b      	ldr	r3, [r3, #8]
 8010c3c:	68fa      	ldr	r2, [r7, #12]
 8010c3e:	8992      	ldrh	r2, [r2, #12]
 8010c40:	4611      	mov	r1, r2
 8010c42:	68fa      	ldr	r2, [r7, #12]
 8010c44:	89d2      	ldrh	r2, [r2, #14]
 8010c46:	440a      	add	r2, r1
 8010c48:	4293      	cmp	r3, r2
 8010c4a:	d345      	bcc.n	8010cd8 <CalcNextV10X+0x140>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 8010c4c:	2308      	movs	r3, #8
 8010c4e:	773b      	strb	r3, [r7, #28]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8010c50:	68fb      	ldr	r3, [r7, #12]
 8010c52:	7cdb      	ldrb	r3, [r3, #19]
 8010c54:	f107 021c 	add.w	r2, r7, #28
 8010c58:	4611      	mov	r1, r2
 8010c5a:	4618      	mov	r0, r3
 8010c5c:	f002 f877 	bl	8012d4e <RegionGetPhyParam>
 8010c60:	4603      	mov	r3, r0
 8010c62:	61bb      	str	r3, [r7, #24]
                txPower = phyParam.Value;
 8010c64:	69bb      	ldr	r3, [r7, #24]
 8010c66:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 8010c6a:	68fb      	ldr	r3, [r7, #12]
 8010c6c:	689b      	ldr	r3, [r3, #8]
 8010c6e:	68fa      	ldr	r2, [r7, #12]
 8010c70:	89d2      	ldrh	r2, [r2, #14]
 8010c72:	fbb3 f1f2 	udiv	r1, r3, r2
 8010c76:	fb02 f201 	mul.w	r2, r2, r1
 8010c7a:	1a9b      	subs	r3, r3, r2
 8010c7c:	2b01      	cmp	r3, #1
 8010c7e:	d12b      	bne.n	8010cd8 <CalcNextV10X+0x140>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8010c80:	2322      	movs	r3, #34	; 0x22
 8010c82:	773b      	strb	r3, [r7, #28]
                    getPhy.Datarate = datarate;
 8010c84:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010c88:	777b      	strb	r3, [r7, #29]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8010c8a:	68fb      	ldr	r3, [r7, #12]
 8010c8c:	7c9b      	ldrb	r3, [r3, #18]
 8010c8e:	77bb      	strb	r3, [r7, #30]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8010c90:	68fb      	ldr	r3, [r7, #12]
 8010c92:	7cdb      	ldrb	r3, [r3, #19]
 8010c94:	f107 021c 	add.w	r2, r7, #28
 8010c98:	4611      	mov	r1, r2
 8010c9a:	4618      	mov	r0, r3
 8010c9c:	f002 f857 	bl	8012d4e <RegionGetPhyParam>
 8010ca0:	4603      	mov	r3, r0
 8010ca2:	61bb      	str	r3, [r7, #24]
                    datarate = phyParam.Value;
 8010ca4:	69bb      	ldr	r3, [r7, #24]
 8010ca6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

                    if( datarate == minTxDatarate )
 8010caa:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8010cae:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8010cb2:	429a      	cmp	r2, r3
 8010cb4:	d110      	bne.n	8010cd8 <CalcNextV10X+0x140>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 8010cb6:	2300      	movs	r3, #0
 8010cb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                        if( adrNext->UpdateChanMask == true )
 8010cbc:	68fb      	ldr	r3, [r7, #12]
 8010cbe:	791b      	ldrb	r3, [r3, #4]
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d009      	beq.n	8010cd8 <CalcNextV10X+0x140>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8010cc4:	2302      	movs	r3, #2
 8010cc6:	753b      	strb	r3, [r7, #20]
                            RegionInitDefaults( adrNext->Region, &params );
 8010cc8:	68fb      	ldr	r3, [r7, #12]
 8010cca:	7cdb      	ldrb	r3, [r3, #19]
 8010ccc:	f107 0210 	add.w	r2, r7, #16
 8010cd0:	4611      	mov	r1, r2
 8010cd2:	4618      	mov	r0, r3
 8010cd4:	f002 f874 	bl	8012dc0 <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 8010cd8:	68bb      	ldr	r3, [r7, #8]
 8010cda:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8010cde:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8010ce6:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8010ce8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8010cec:	4618      	mov	r0, r3
 8010cee:	3728      	adds	r7, #40	; 0x28
 8010cf0:	46bd      	mov	sp, r7
 8010cf2:	bd80      	pop	{r7, pc}

08010cf4 <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8010cf4:	b580      	push	{r7, lr}
 8010cf6:	b084      	sub	sp, #16
 8010cf8:	af00      	add	r7, sp, #0
 8010cfa:	60f8      	str	r0, [r7, #12]
 8010cfc:	60b9      	str	r1, [r7, #8]
 8010cfe:	607a      	str	r2, [r7, #4]
 8010d00:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	789b      	ldrb	r3, [r3, #2]
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d107      	bne.n	8010d1a <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 8010d0a:	683b      	ldr	r3, [r7, #0]
 8010d0c:	687a      	ldr	r2, [r7, #4]
 8010d0e:	68b9      	ldr	r1, [r7, #8]
 8010d10:	68f8      	ldr	r0, [r7, #12]
 8010d12:	f7ff ff41 	bl	8010b98 <CalcNextV10X>
 8010d16:	4603      	mov	r3, r0
 8010d18:	e000      	b.n	8010d1c <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 8010d1a:	2300      	movs	r3, #0
}
 8010d1c:	4618      	mov	r0, r3
 8010d1e:	3710      	adds	r7, #16
 8010d20:	46bd      	mov	sp, r7
 8010d22:	bd80      	pop	{r7, pc}

08010d24 <LoRaMacClassBInit>:
}

#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmEvent classBNvmCtxChanged )
{
 8010d24:	b480      	push	{r7}
 8010d26:	b085      	sub	sp, #20
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	60f8      	str	r0, [r7, #12]
 8010d2c:	60b9      	str	r1, [r7, #8]
 8010d2e:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8010d30:	bf00      	nop
 8010d32:	3714      	adds	r7, #20
 8010d34:	46bd      	mov	sp, r7
 8010d36:	bc80      	pop	{r7}
 8010d38:	4770      	bx	lr

08010d3a <LoRaMacClassBRestoreNvmCtx>:

bool LoRaMacClassBRestoreNvmCtx( void* classBNvmCtx )
{
 8010d3a:	b480      	push	{r7}
 8010d3c:	b083      	sub	sp, #12
 8010d3e:	af00      	add	r7, sp, #0
 8010d40:	6078      	str	r0, [r7, #4]
    else
    {
        return false;
    }
#else
    return true;
 8010d42:	2301      	movs	r3, #1
#endif // LORAMAC_CLASSB_ENABLED
}
 8010d44:	4618      	mov	r0, r3
 8010d46:	370c      	adds	r7, #12
 8010d48:	46bd      	mov	sp, r7
 8010d4a:	bc80      	pop	{r7}
 8010d4c:	4770      	bx	lr

08010d4e <LoRaMacClassBGetNvmCtx>:

void* LoRaMacClassBGetNvmCtx( size_t* classBNvmCtxSize )
{
 8010d4e:	b480      	push	{r7}
 8010d50:	b083      	sub	sp, #12
 8010d52:	af00      	add	r7, sp, #0
 8010d54:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    *classBNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
#else
    *classBNvmCtxSize = 0;
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	2200      	movs	r2, #0
 8010d5a:	601a      	str	r2, [r3, #0]
    return NULL;
 8010d5c:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010d5e:	4618      	mov	r0, r3
 8010d60:	370c      	adds	r7, #12
 8010d62:	46bd      	mov	sp, r7
 8010d64:	bc80      	pop	{r7}
 8010d66:	4770      	bx	lr

08010d68 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8010d68:	b480      	push	{r7}
 8010d6a:	b083      	sub	sp, #12
 8010d6c:	af00      	add	r7, sp, #0
 8010d6e:	4603      	mov	r3, r0
 8010d70:	71fb      	strb	r3, [r7, #7]
            Ctx.BeaconState = beaconState;
        }
    }
    Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8010d72:	bf00      	nop
 8010d74:	370c      	adds	r7, #12
 8010d76:	46bd      	mov	sp, r7
 8010d78:	bc80      	pop	{r7}
 8010d7a:	4770      	bx	lr

08010d7c <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8010d7c:	b480      	push	{r7}
 8010d7e:	b083      	sub	sp, #12
 8010d80:	af00      	add	r7, sp, #0
 8010d82:	4603      	mov	r3, r0
 8010d84:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8010d86:	bf00      	nop
 8010d88:	370c      	adds	r7, #12
 8010d8a:	46bd      	mov	sp, r7
 8010d8c:	bc80      	pop	{r7}
 8010d8e:	4770      	bx	lr

08010d90 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8010d90:	b480      	push	{r7}
 8010d92:	b083      	sub	sp, #12
 8010d94:	af00      	add	r7, sp, #0
 8010d96:	4603      	mov	r3, r0
 8010d98:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8010d9a:	bf00      	nop
 8010d9c:	370c      	adds	r7, #12
 8010d9e:	46bd      	mov	sp, r7
 8010da0:	bc80      	pop	{r7}
 8010da2:	4770      	bx	lr

08010da4 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8010da4:	b480      	push	{r7}
 8010da6:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8010da8:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010daa:	4618      	mov	r0, r3
 8010dac:	46bd      	mov	sp, r7
 8010dae:	bc80      	pop	{r7}
 8010db0:	4770      	bx	lr

08010db2 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8010db2:	b480      	push	{r7}
 8010db4:	b083      	sub	sp, #12
 8010db6:	af00      	add	r7, sp, #0
 8010db8:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010dba:	bf00      	nop
 8010dbc:	370c      	adds	r7, #12
 8010dbe:	46bd      	mov	sp, r7
 8010dc0:	bc80      	pop	{r7}
 8010dc2:	4770      	bx	lr

08010dc4 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8010dc4:	b480      	push	{r7}
 8010dc6:	b083      	sub	sp, #12
 8010dc8:	af00      	add	r7, sp, #0
 8010dca:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010dcc:	bf00      	nop
 8010dce:	370c      	adds	r7, #12
 8010dd0:	46bd      	mov	sp, r7
 8010dd2:	bc80      	pop	{r7}
 8010dd4:	4770      	bx	lr

08010dd6 <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8010dd6:	b480      	push	{r7}
 8010dd8:	b083      	sub	sp, #12
 8010dda:	af00      	add	r7, sp, #0
 8010ddc:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010dde:	bf00      	nop
 8010de0:	370c      	adds	r7, #12
 8010de2:	46bd      	mov	sp, r7
 8010de4:	bc80      	pop	{r7}
 8010de6:	4770      	bx	lr

08010de8 <LoRaMacClassBRxBeacon>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8010de8:	b480      	push	{r7}
 8010dea:	b083      	sub	sp, #12
 8010dec:	af00      	add	r7, sp, #0
 8010dee:	6078      	str	r0, [r7, #4]
 8010df0:	460b      	mov	r3, r1
 8010df2:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8010df4:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010df6:	4618      	mov	r0, r3
 8010df8:	370c      	adds	r7, #12
 8010dfa:	46bd      	mov	sp, r7
 8010dfc:	bc80      	pop	{r7}
 8010dfe:	4770      	bx	lr

08010e00 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8010e00:	b480      	push	{r7}
 8010e02:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010e04:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010e06:	4618      	mov	r0, r3
 8010e08:	46bd      	mov	sp, r7
 8010e0a:	bc80      	pop	{r7}
 8010e0c:	4770      	bx	lr

08010e0e <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8010e0e:	b480      	push	{r7}
 8010e10:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010e12:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010e14:	4618      	mov	r0, r3
 8010e16:	46bd      	mov	sp, r7
 8010e18:	bc80      	pop	{r7}
 8010e1a:	4770      	bx	lr

08010e1c <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8010e1c:	b480      	push	{r7}
 8010e1e:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010e20:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010e22:	4618      	mov	r0, r3
 8010e24:	46bd      	mov	sp, r7
 8010e26:	bc80      	pop	{r7}
 8010e28:	4770      	bx	lr

08010e2a <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8010e2a:	b480      	push	{r7}
 8010e2c:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010e2e:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010e30:	4618      	mov	r0, r3
 8010e32:	46bd      	mov	sp, r7
 8010e34:	bc80      	pop	{r7}
 8010e36:	4770      	bx	lr

08010e38 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8010e38:	b480      	push	{r7}
 8010e3a:	b083      	sub	sp, #12
 8010e3c:	af00      	add	r7, sp, #0
 8010e3e:	4603      	mov	r3, r0
 8010e40:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.NvmCtx->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    Ctx.NvmCtx->PingSlotCtx.PingPeriod = CalcPingPeriod( Ctx.NvmCtx->PingSlotCtx.PingNb );
    NvmContextChange( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8010e42:	bf00      	nop
 8010e44:	370c      	adds	r7, #12
 8010e46:	46bd      	mov	sp, r7
 8010e48:	bc80      	pop	{r7}
 8010e4a:	4770      	bx	lr

08010e4c <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8010e4c:	b480      	push	{r7}
 8010e4e:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010e50:	bf00      	nop
 8010e52:	46bd      	mov	sp, r7
 8010e54:	bc80      	pop	{r7}
 8010e56:	4770      	bx	lr

08010e58 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8010e58:	b480      	push	{r7}
 8010e5a:	af00      	add	r7, sp, #0

        Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010e5c:	bf00      	nop
 8010e5e:	46bd      	mov	sp, r7
 8010e60:	bc80      	pop	{r7}
 8010e62:	4770      	bx	lr

08010e64 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8010e64:	b480      	push	{r7}
 8010e66:	b083      	sub	sp, #12
 8010e68:	af00      	add	r7, sp, #0
 8010e6a:	4603      	mov	r3, r0
 8010e6c:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010e6e:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8010e70:	4618      	mov	r0, r3
 8010e72:	370c      	adds	r7, #12
 8010e74:	46bd      	mov	sp, r7
 8010e76:	bc80      	pop	{r7}
 8010e78:	4770      	bx	lr

08010e7a <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8010e7a:	b480      	push	{r7}
 8010e7c:	b083      	sub	sp, #12
 8010e7e:	af00      	add	r7, sp, #0
 8010e80:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010e82:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8010e84:	4618      	mov	r0, r3
 8010e86:	370c      	adds	r7, #12
 8010e88:	46bd      	mov	sp, r7
 8010e8a:	bc80      	pop	{r7}
 8010e8c:	4770      	bx	lr

08010e8e <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8010e8e:	b480      	push	{r7}
 8010e90:	b083      	sub	sp, #12
 8010e92:	af00      	add	r7, sp, #0
 8010e94:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010e96:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8010e98:	4618      	mov	r0, r3
 8010e9a:	370c      	adds	r7, #12
 8010e9c:	46bd      	mov	sp, r7
 8010e9e:	bc80      	pop	{r7}
 8010ea0:	4770      	bx	lr

08010ea2 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 8010ea2:	b480      	push	{r7}
 8010ea4:	af00      	add	r7, sp, #0
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        Ctx.NvmCtx->PingSlotCtx.Ctrl.Assigned = 1;
        NvmContextChange( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010ea6:	bf00      	nop
 8010ea8:	46bd      	mov	sp, r7
 8010eaa:	bc80      	pop	{r7}
 8010eac:	4770      	bx	lr

08010eae <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8010eae:	b480      	push	{r7}
 8010eb0:	b083      	sub	sp, #12
 8010eb2:	af00      	add	r7, sp, #0
 8010eb4:	4603      	mov	r3, r0
 8010eb6:	6039      	str	r1, [r7, #0]
 8010eb8:	71fb      	strb	r3, [r7, #7]
        NvmContextChange( );
    }

    return status;
#else
    return 0;
 8010eba:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010ebc:	4618      	mov	r0, r3
 8010ebe:	370c      	adds	r7, #12
 8010ec0:	46bd      	mov	sp, r7
 8010ec2:	bc80      	pop	{r7}
 8010ec4:	4770      	bx	lr

08010ec6 <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 8010ec6:	b480      	push	{r7}
 8010ec8:	b083      	sub	sp, #12
 8010eca:	af00      	add	r7, sp, #0
 8010ecc:	4603      	mov	r3, r0
 8010ece:	603a      	str	r2, [r7, #0]
 8010ed0:	80fb      	strh	r3, [r7, #6]
 8010ed2:	460b      	mov	r3, r1
 8010ed4:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010ed6:	bf00      	nop
 8010ed8:	370c      	adds	r7, #12
 8010eda:	46bd      	mov	sp, r7
 8010edc:	bc80      	pop	{r7}
 8010ede:	4770      	bx	lr

08010ee0 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8010ee0:	b480      	push	{r7}
 8010ee2:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010ee4:	bf00      	nop
 8010ee6:	46bd      	mov	sp, r7
 8010ee8:	bc80      	pop	{r7}
 8010eea:	4770      	bx	lr

08010eec <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8010eec:	b480      	push	{r7}
 8010eee:	b083      	sub	sp, #12
 8010ef0:	af00      	add	r7, sp, #0
 8010ef2:	6078      	str	r0, [r7, #4]
        NvmContextChange( );
        return true;
    }
    return false;
#else
    return false;
 8010ef4:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010ef6:	4618      	mov	r0, r3
 8010ef8:	370c      	adds	r7, #12
 8010efa:	46bd      	mov	sp, r7
 8010efc:	bc80      	pop	{r7}
 8010efe:	4770      	bx	lr

08010f00 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8010f00:	b480      	push	{r7}
 8010f02:	b083      	sub	sp, #12
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8010f08:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010f0a:	4618      	mov	r0, r3
 8010f0c:	370c      	adds	r7, #12
 8010f0e:	46bd      	mov	sp, r7
 8010f10:	bc80      	pop	{r7}
 8010f12:	4770      	bx	lr

08010f14 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8010f14:	b480      	push	{r7}
 8010f16:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8010f18:	bf00      	nop
 8010f1a:	46bd      	mov	sp, r7
 8010f1c:	bc80      	pop	{r7}
 8010f1e:	4770      	bx	lr

08010f20 <LoRaMacClassBProcess>:
    }
#endif // LORAMAC_CLASSB_ENABLED
}

void LoRaMacClassBProcess( void )
{
 8010f20:	b480      	push	{r7}
 8010f22:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010f24:	bf00      	nop
 8010f26:	46bd      	mov	sp, r7
 8010f28:	bc80      	pop	{r7}
 8010f2a:	4770      	bx	lr

08010f2c <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8010f2c:	b480      	push	{r7}
 8010f2e:	b085      	sub	sp, #20
 8010f30:	af00      	add	r7, sp, #0
 8010f32:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8010f38:	2300      	movs	r3, #0
 8010f3a:	81fb      	strh	r3, [r7, #14]
 8010f3c:	e00a      	b.n	8010f54 <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8010f3e:	89fb      	ldrh	r3, [r7, #14]
 8010f40:	68ba      	ldr	r2, [r7, #8]
 8010f42:	4413      	add	r3, r2
 8010f44:	781b      	ldrb	r3, [r3, #0]
 8010f46:	2b00      	cmp	r3, #0
 8010f48:	d001      	beq.n	8010f4e <IsSlotFree+0x22>
        {
            return false;
 8010f4a:	2300      	movs	r3, #0
 8010f4c:	e006      	b.n	8010f5c <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8010f4e:	89fb      	ldrh	r3, [r7, #14]
 8010f50:	3301      	adds	r3, #1
 8010f52:	81fb      	strh	r3, [r7, #14]
 8010f54:	89fb      	ldrh	r3, [r7, #14]
 8010f56:	2b0f      	cmp	r3, #15
 8010f58:	d9f1      	bls.n	8010f3e <IsSlotFree+0x12>
        }
    }
    return true;
 8010f5a:	2301      	movs	r3, #1
}
 8010f5c:	4618      	mov	r0, r3
 8010f5e:	3714      	adds	r7, #20
 8010f60:	46bd      	mov	sp, r7
 8010f62:	bc80      	pop	{r7}
 8010f64:	4770      	bx	lr
	...

08010f68 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8010f68:	b580      	push	{r7, lr}
 8010f6a:	b082      	sub	sp, #8
 8010f6c:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8010f6e:	2300      	movs	r3, #0
 8010f70:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8010f72:	e007      	b.n	8010f84 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8010f74:	79fb      	ldrb	r3, [r7, #7]
 8010f76:	3301      	adds	r3, #1
 8010f78:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8010f7a:	79fb      	ldrb	r3, [r7, #7]
 8010f7c:	2b0f      	cmp	r3, #15
 8010f7e:	d101      	bne.n	8010f84 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8010f80:	2300      	movs	r3, #0
 8010f82:	e012      	b.n	8010faa <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8010f84:	79fb      	ldrb	r3, [r7, #7]
 8010f86:	011b      	lsls	r3, r3, #4
 8010f88:	3308      	adds	r3, #8
 8010f8a:	4a0a      	ldr	r2, [pc, #40]	; (8010fb4 <MallocNewMacCommandSlot+0x4c>)
 8010f8c:	4413      	add	r3, r2
 8010f8e:	4618      	mov	r0, r3
 8010f90:	f7ff ffcc 	bl	8010f2c <IsSlotFree>
 8010f94:	4603      	mov	r3, r0
 8010f96:	f083 0301 	eor.w	r3, r3, #1
 8010f9a:	b2db      	uxtb	r3, r3
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d1e9      	bne.n	8010f74 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &NvmCtx.MacCommandSlots[itr];
 8010fa0:	79fb      	ldrb	r3, [r7, #7]
 8010fa2:	011b      	lsls	r3, r3, #4
 8010fa4:	3308      	adds	r3, #8
 8010fa6:	4a03      	ldr	r2, [pc, #12]	; (8010fb4 <MallocNewMacCommandSlot+0x4c>)
 8010fa8:	4413      	add	r3, r2
}
 8010faa:	4618      	mov	r0, r3
 8010fac:	3708      	adds	r7, #8
 8010fae:	46bd      	mov	sp, r7
 8010fb0:	bd80      	pop	{r7, pc}
 8010fb2:	bf00      	nop
 8010fb4:	20000c18 	.word	0x20000c18

08010fb8 <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8010fb8:	b580      	push	{r7, lr}
 8010fba:	b082      	sub	sp, #8
 8010fbc:	af00      	add	r7, sp, #0
 8010fbe:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d101      	bne.n	8010fca <FreeMacCommandSlot+0x12>
    {
        return false;
 8010fc6:	2300      	movs	r3, #0
 8010fc8:	e005      	b.n	8010fd6 <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8010fca:	2210      	movs	r2, #16
 8010fcc:	2100      	movs	r1, #0
 8010fce:	6878      	ldr	r0, [r7, #4]
 8010fd0:	f005 fc2e 	bl	8016830 <memset1>

    return true;
 8010fd4:	2301      	movs	r3, #1
}
 8010fd6:	4618      	mov	r0, r3
 8010fd8:	3708      	adds	r7, #8
 8010fda:	46bd      	mov	sp, r7
 8010fdc:	bd80      	pop	{r7, pc}

08010fde <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8010fde:	b480      	push	{r7}
 8010fe0:	b083      	sub	sp, #12
 8010fe2:	af00      	add	r7, sp, #0
 8010fe4:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d101      	bne.n	8010ff0 <LinkedListInit+0x12>
    {
        return false;
 8010fec:	2300      	movs	r3, #0
 8010fee:	e006      	b.n	8010ffe <LinkedListInit+0x20>
    }

    list->First = NULL;
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	2200      	movs	r2, #0
 8010ff4:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	2200      	movs	r2, #0
 8010ffa:	605a      	str	r2, [r3, #4]

    return true;
 8010ffc:	2301      	movs	r3, #1
}
 8010ffe:	4618      	mov	r0, r3
 8011000:	370c      	adds	r7, #12
 8011002:	46bd      	mov	sp, r7
 8011004:	bc80      	pop	{r7}
 8011006:	4770      	bx	lr

08011008 <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8011008:	b480      	push	{r7}
 801100a:	b083      	sub	sp, #12
 801100c:	af00      	add	r7, sp, #0
 801100e:	6078      	str	r0, [r7, #4]
 8011010:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	2b00      	cmp	r3, #0
 8011016:	d002      	beq.n	801101e <LinkedListAdd+0x16>
 8011018:	683b      	ldr	r3, [r7, #0]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d101      	bne.n	8011022 <LinkedListAdd+0x1a>
    {
        return false;
 801101e:	2300      	movs	r3, #0
 8011020:	e015      	b.n	801104e <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	2b00      	cmp	r3, #0
 8011028:	d102      	bne.n	8011030 <LinkedListAdd+0x28>
    {
        list->First = element;
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	683a      	ldr	r2, [r7, #0]
 801102e:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	685b      	ldr	r3, [r3, #4]
 8011034:	2b00      	cmp	r3, #0
 8011036:	d003      	beq.n	8011040 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	685b      	ldr	r3, [r3, #4]
 801103c:	683a      	ldr	r2, [r7, #0]
 801103e:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8011040:	683b      	ldr	r3, [r7, #0]
 8011042:	2200      	movs	r2, #0
 8011044:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	683a      	ldr	r2, [r7, #0]
 801104a:	605a      	str	r2, [r3, #4]

    return true;
 801104c:	2301      	movs	r3, #1
}
 801104e:	4618      	mov	r0, r3
 8011050:	370c      	adds	r7, #12
 8011052:	46bd      	mov	sp, r7
 8011054:	bc80      	pop	{r7}
 8011056:	4770      	bx	lr

08011058 <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8011058:	b480      	push	{r7}
 801105a:	b085      	sub	sp, #20
 801105c:	af00      	add	r7, sp, #0
 801105e:	6078      	str	r0, [r7, #4]
 8011060:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	2b00      	cmp	r3, #0
 8011066:	d002      	beq.n	801106e <LinkedListGetPrevious+0x16>
 8011068:	683b      	ldr	r3, [r7, #0]
 801106a:	2b00      	cmp	r3, #0
 801106c:	d101      	bne.n	8011072 <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 801106e:	2300      	movs	r3, #0
 8011070:	e016      	b.n	80110a0 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8011078:	683a      	ldr	r2, [r7, #0]
 801107a:	68fb      	ldr	r3, [r7, #12]
 801107c:	429a      	cmp	r2, r3
 801107e:	d00c      	beq.n	801109a <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8011080:	e002      	b.n	8011088 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8011082:	68fb      	ldr	r3, [r7, #12]
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8011088:	68fb      	ldr	r3, [r7, #12]
 801108a:	2b00      	cmp	r3, #0
 801108c:	d007      	beq.n	801109e <LinkedListGetPrevious+0x46>
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	681b      	ldr	r3, [r3, #0]
 8011092:	683a      	ldr	r2, [r7, #0]
 8011094:	429a      	cmp	r2, r3
 8011096:	d1f4      	bne.n	8011082 <LinkedListGetPrevious+0x2a>
 8011098:	e001      	b.n	801109e <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 801109a:	2300      	movs	r3, #0
 801109c:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 801109e:	68fb      	ldr	r3, [r7, #12]
}
 80110a0:	4618      	mov	r0, r3
 80110a2:	3714      	adds	r7, #20
 80110a4:	46bd      	mov	sp, r7
 80110a6:	bc80      	pop	{r7}
 80110a8:	4770      	bx	lr

080110aa <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 80110aa:	b580      	push	{r7, lr}
 80110ac:	b084      	sub	sp, #16
 80110ae:	af00      	add	r7, sp, #0
 80110b0:	6078      	str	r0, [r7, #4]
 80110b2:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d002      	beq.n	80110c0 <LinkedListRemove+0x16>
 80110ba:	683b      	ldr	r3, [r7, #0]
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d101      	bne.n	80110c4 <LinkedListRemove+0x1a>
    {
        return false;
 80110c0:	2300      	movs	r3, #0
 80110c2:	e020      	b.n	8011106 <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 80110c4:	6839      	ldr	r1, [r7, #0]
 80110c6:	6878      	ldr	r0, [r7, #4]
 80110c8:	f7ff ffc6 	bl	8011058 <LinkedListGetPrevious>
 80110cc:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	683a      	ldr	r2, [r7, #0]
 80110d4:	429a      	cmp	r2, r3
 80110d6:	d103      	bne.n	80110e0 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 80110d8:	683b      	ldr	r3, [r7, #0]
 80110da:	681a      	ldr	r2, [r3, #0]
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	685b      	ldr	r3, [r3, #4]
 80110e4:	683a      	ldr	r2, [r7, #0]
 80110e6:	429a      	cmp	r2, r3
 80110e8:	d102      	bne.n	80110f0 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	68fa      	ldr	r2, [r7, #12]
 80110ee:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d003      	beq.n	80110fe <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 80110f6:	683b      	ldr	r3, [r7, #0]
 80110f8:	681a      	ldr	r2, [r3, #0]
 80110fa:	68fb      	ldr	r3, [r7, #12]
 80110fc:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 80110fe:	683b      	ldr	r3, [r7, #0]
 8011100:	2200      	movs	r2, #0
 8011102:	601a      	str	r2, [r3, #0]

    return true;
 8011104:	2301      	movs	r3, #1
}
 8011106:	4618      	mov	r0, r3
 8011108:	3710      	adds	r7, #16
 801110a:	46bd      	mov	sp, r7
 801110c:	bd80      	pop	{r7, pc}

0801110e <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 801110e:	b480      	push	{r7}
 8011110:	b083      	sub	sp, #12
 8011112:	af00      	add	r7, sp, #0
 8011114:	4603      	mov	r3, r0
 8011116:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8011118:	79fb      	ldrb	r3, [r7, #7]
 801111a:	2b05      	cmp	r3, #5
 801111c:	d004      	beq.n	8011128 <IsSticky+0x1a>
 801111e:	2b05      	cmp	r3, #5
 8011120:	db04      	blt.n	801112c <IsSticky+0x1e>
 8011122:	3b08      	subs	r3, #8
 8011124:	2b02      	cmp	r3, #2
 8011126:	d801      	bhi.n	801112c <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 8011128:	2301      	movs	r3, #1
 801112a:	e000      	b.n	801112e <IsSticky+0x20>
        default:
            return false;
 801112c:	2300      	movs	r3, #0
    }
}
 801112e:	4618      	mov	r0, r3
 8011130:	370c      	adds	r7, #12
 8011132:	46bd      	mov	sp, r7
 8011134:	bc80      	pop	{r7}
 8011136:	4770      	bx	lr

08011138 <NvmCtxCallback>:

/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
 8011138:	b580      	push	{r7, lr}
 801113a:	af00      	add	r7, sp, #0
    if( CommandsNvmCtxChanged != NULL )
 801113c:	4b04      	ldr	r3, [pc, #16]	; (8011150 <NvmCtxCallback+0x18>)
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	2b00      	cmp	r3, #0
 8011142:	d002      	beq.n	801114a <NvmCtxCallback+0x12>
    {
        CommandsNvmCtxChanged( );
 8011144:	4b02      	ldr	r3, [pc, #8]	; (8011150 <NvmCtxCallback+0x18>)
 8011146:	681b      	ldr	r3, [r3, #0]
 8011148:	4798      	blx	r3
    }
}
 801114a:	bf00      	nop
 801114c:	bd80      	pop	{r7, pc}
 801114e:	bf00      	nop
 8011150:	20000c14 	.word	0x20000c14

08011154 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( LoRaMacCommandsNvmEvent commandsNvmCtxChanged )
{
 8011154:	b580      	push	{r7, lr}
 8011156:	b082      	sub	sp, #8
 8011158:	af00      	add	r7, sp, #0
 801115a:	6078      	str	r0, [r7, #4]
    // Initialize with default
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 801115c:	22fc      	movs	r2, #252	; 0xfc
 801115e:	2100      	movs	r1, #0
 8011160:	4806      	ldr	r0, [pc, #24]	; (801117c <LoRaMacCommandsInit+0x28>)
 8011162:	f005 fb65 	bl	8016830 <memset1>

    LinkedListInit( &NvmCtx.MacCommandList );
 8011166:	4805      	ldr	r0, [pc, #20]	; (801117c <LoRaMacCommandsInit+0x28>)
 8011168:	f7ff ff39 	bl	8010fde <LinkedListInit>

    // Assign callback
    CommandsNvmCtxChanged = commandsNvmCtxChanged;
 801116c:	4a04      	ldr	r2, [pc, #16]	; (8011180 <LoRaMacCommandsInit+0x2c>)
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	6013      	str	r3, [r2, #0]

    return LORAMAC_COMMANDS_SUCCESS;
 8011172:	2300      	movs	r3, #0
}
 8011174:	4618      	mov	r0, r3
 8011176:	3708      	adds	r7, #8
 8011178:	46bd      	mov	sp, r7
 801117a:	bd80      	pop	{r7, pc}
 801117c:	20000c18 	.word	0x20000c18
 8011180:	20000c14 	.word	0x20000c14

08011184 <LoRaMacCommandsRestoreNvmCtx>:

LoRaMacCommandStatus_t LoRaMacCommandsRestoreNvmCtx( void* commandsNvmCtx )
{
 8011184:	b580      	push	{r7, lr}
 8011186:	b082      	sub	sp, #8
 8011188:	af00      	add	r7, sp, #0
 801118a:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( commandsNvmCtx != NULL )
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	2b00      	cmp	r3, #0
 8011190:	d006      	beq.n	80111a0 <LoRaMacCommandsRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCtx, ( uint8_t* )commandsNvmCtx, sizeof( NvmCtx ) );
 8011192:	22fc      	movs	r2, #252	; 0xfc
 8011194:	6879      	ldr	r1, [r7, #4]
 8011196:	4805      	ldr	r0, [pc, #20]	; (80111ac <LoRaMacCommandsRestoreNvmCtx+0x28>)
 8011198:	f005 fb0f 	bl	80167ba <memcpy1>
        return LORAMAC_COMMANDS_SUCCESS;
 801119c:	2300      	movs	r3, #0
 801119e:	e000      	b.n	80111a2 <LoRaMacCommandsRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80111a0:	2301      	movs	r3, #1
    }
}
 80111a2:	4618      	mov	r0, r3
 80111a4:	3708      	adds	r7, #8
 80111a6:	46bd      	mov	sp, r7
 80111a8:	bd80      	pop	{r7, pc}
 80111aa:	bf00      	nop
 80111ac:	20000c18 	.word	0x20000c18

080111b0 <LoRaMacCommandsGetNvmCtx>:

void* LoRaMacCommandsGetNvmCtx( size_t* commandsNvmCtxSize )
{
 80111b0:	b480      	push	{r7}
 80111b2:	b083      	sub	sp, #12
 80111b4:	af00      	add	r7, sp, #0
 80111b6:	6078      	str	r0, [r7, #4]
    *commandsNvmCtxSize = sizeof( NvmCtx );
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	22fc      	movs	r2, #252	; 0xfc
 80111bc:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 80111be:	4b03      	ldr	r3, [pc, #12]	; (80111cc <LoRaMacCommandsGetNvmCtx+0x1c>)
}
 80111c0:	4618      	mov	r0, r3
 80111c2:	370c      	adds	r7, #12
 80111c4:	46bd      	mov	sp, r7
 80111c6:	bc80      	pop	{r7}
 80111c8:	4770      	bx	lr
 80111ca:	bf00      	nop
 80111cc:	20000c18 	.word	0x20000c18

080111d0 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 80111d0:	b580      	push	{r7, lr}
 80111d2:	b086      	sub	sp, #24
 80111d4:	af00      	add	r7, sp, #0
 80111d6:	4603      	mov	r3, r0
 80111d8:	60b9      	str	r1, [r7, #8]
 80111da:	607a      	str	r2, [r7, #4]
 80111dc:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 80111de:	68bb      	ldr	r3, [r7, #8]
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	d101      	bne.n	80111e8 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80111e4:	2301      	movs	r3, #1
 80111e6:	e035      	b.n	8011254 <LoRaMacCommandsAddCmd+0x84>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 80111e8:	f7ff febe 	bl	8010f68 <MallocNewMacCommandSlot>
 80111ec:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 80111ee:	697b      	ldr	r3, [r7, #20]
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d101      	bne.n	80111f8 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 80111f4:	2302      	movs	r3, #2
 80111f6:	e02d      	b.n	8011254 <LoRaMacCommandsAddCmd+0x84>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &NvmCtx.MacCommandList, newCmd ) == false )
 80111f8:	6979      	ldr	r1, [r7, #20]
 80111fa:	4818      	ldr	r0, [pc, #96]	; (801125c <LoRaMacCommandsAddCmd+0x8c>)
 80111fc:	f7ff ff04 	bl	8011008 <LinkedListAdd>
 8011200:	4603      	mov	r3, r0
 8011202:	f083 0301 	eor.w	r3, r3, #1
 8011206:	b2db      	uxtb	r3, r3
 8011208:	2b00      	cmp	r3, #0
 801120a:	d001      	beq.n	8011210 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 801120c:	2305      	movs	r3, #5
 801120e:	e021      	b.n	8011254 <LoRaMacCommandsAddCmd+0x84>
    }

    // Set Values
    newCmd->CID = cid;
 8011210:	697b      	ldr	r3, [r7, #20]
 8011212:	7bfa      	ldrb	r2, [r7, #15]
 8011214:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 8011216:	697b      	ldr	r3, [r7, #20]
 8011218:	687a      	ldr	r2, [r7, #4]
 801121a:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 801121c:	697b      	ldr	r3, [r7, #20]
 801121e:	3305      	adds	r3, #5
 8011220:	687a      	ldr	r2, [r7, #4]
 8011222:	b292      	uxth	r2, r2
 8011224:	68b9      	ldr	r1, [r7, #8]
 8011226:	4618      	mov	r0, r3
 8011228:	f005 fac7 	bl	80167ba <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 801122c:	7bfb      	ldrb	r3, [r7, #15]
 801122e:	4618      	mov	r0, r3
 8011230:	f7ff ff6d 	bl	801110e <IsSticky>
 8011234:	4603      	mov	r3, r0
 8011236:	461a      	mov	r2, r3
 8011238:	697b      	ldr	r3, [r7, #20]
 801123a:	731a      	strb	r2, [r3, #12]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 801123c:	4b07      	ldr	r3, [pc, #28]	; (801125c <LoRaMacCommandsAddCmd+0x8c>)
 801123e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	4413      	add	r3, r2
 8011246:	3301      	adds	r3, #1
 8011248:	4a04      	ldr	r2, [pc, #16]	; (801125c <LoRaMacCommandsAddCmd+0x8c>)
 801124a:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    NvmCtxCallback( );
 801124e:	f7ff ff73 	bl	8011138 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8011252:	2300      	movs	r3, #0
}
 8011254:	4618      	mov	r0, r3
 8011256:	3718      	adds	r7, #24
 8011258:	46bd      	mov	sp, r7
 801125a:	bd80      	pop	{r7, pc}
 801125c:	20000c18 	.word	0x20000c18

08011260 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8011260:	b580      	push	{r7, lr}
 8011262:	b082      	sub	sp, #8
 8011264:	af00      	add	r7, sp, #0
 8011266:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	2b00      	cmp	r3, #0
 801126c:	d101      	bne.n	8011272 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801126e:	2301      	movs	r3, #1
 8011270:	e023      	b.n	80112ba <LoRaMacCommandsRemoveCmd+0x5a>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
 8011272:	6879      	ldr	r1, [r7, #4]
 8011274:	4813      	ldr	r0, [pc, #76]	; (80112c4 <LoRaMacCommandsRemoveCmd+0x64>)
 8011276:	f7ff ff18 	bl	80110aa <LinkedListRemove>
 801127a:	4603      	mov	r3, r0
 801127c:	f083 0301 	eor.w	r3, r3, #1
 8011280:	b2db      	uxtb	r3, r3
 8011282:	2b00      	cmp	r3, #0
 8011284:	d001      	beq.n	801128a <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8011286:	2303      	movs	r3, #3
 8011288:	e017      	b.n	80112ba <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 801128a:	4b0e      	ldr	r3, [pc, #56]	; (80112c4 <LoRaMacCommandsRemoveCmd+0x64>)
 801128c:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	689b      	ldr	r3, [r3, #8]
 8011294:	1ad3      	subs	r3, r2, r3
 8011296:	3b01      	subs	r3, #1
 8011298:	4a0a      	ldr	r2, [pc, #40]	; (80112c4 <LoRaMacCommandsRemoveCmd+0x64>)
 801129a:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 801129e:	6878      	ldr	r0, [r7, #4]
 80112a0:	f7ff fe8a 	bl	8010fb8 <FreeMacCommandSlot>
 80112a4:	4603      	mov	r3, r0
 80112a6:	f083 0301 	eor.w	r3, r3, #1
 80112aa:	b2db      	uxtb	r3, r3
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d001      	beq.n	80112b4 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 80112b0:	2305      	movs	r3, #5
 80112b2:	e002      	b.n	80112ba <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtxCallback( );
 80112b4:	f7ff ff40 	bl	8011138 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 80112b8:	2300      	movs	r3, #0
}
 80112ba:	4618      	mov	r0, r3
 80112bc:	3708      	adds	r7, #8
 80112be:	46bd      	mov	sp, r7
 80112c0:	bd80      	pop	{r7, pc}
 80112c2:	bf00      	nop
 80112c4:	20000c18 	.word	0x20000c18

080112c8 <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 80112c8:	b580      	push	{r7, lr}
 80112ca:	b082      	sub	sp, #8
 80112cc:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 80112ce:	4b10      	ldr	r3, [pc, #64]	; (8011310 <LoRaMacCommandsRemoveNoneStickyCmds+0x48>)
 80112d0:	681b      	ldr	r3, [r3, #0]
 80112d2:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 80112d4:	e012      	b.n	80112fc <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	7b1b      	ldrb	r3, [r3, #12]
 80112da:	f083 0301 	eor.w	r3, r3, #1
 80112de:	b2db      	uxtb	r3, r3
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d008      	beq.n	80112f6 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 80112ea:	6878      	ldr	r0, [r7, #4]
 80112ec:	f7ff ffb8 	bl	8011260 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 80112f0:	683b      	ldr	r3, [r7, #0]
 80112f2:	607b      	str	r3, [r7, #4]
 80112f4:	e002      	b.n	80112fc <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d1e9      	bne.n	80112d6 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    NvmCtxCallback( );
 8011302:	f7ff ff19 	bl	8011138 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8011306:	2300      	movs	r3, #0
}
 8011308:	4618      	mov	r0, r3
 801130a:	3708      	adds	r7, #8
 801130c:	46bd      	mov	sp, r7
 801130e:	bd80      	pop	{r7, pc}
 8011310:	20000c18 	.word	0x20000c18

08011314 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8011314:	b580      	push	{r7, lr}
 8011316:	b082      	sub	sp, #8
 8011318:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 801131a:	4b0f      	ldr	r3, [pc, #60]	; (8011358 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>)
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8011320:	e00f      	b.n	8011342 <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	681b      	ldr	r3, [r3, #0]
 8011326:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	791b      	ldrb	r3, [r3, #4]
 801132c:	4618      	mov	r0, r3
 801132e:	f7ff feee 	bl	801110e <IsSticky>
 8011332:	4603      	mov	r3, r0
 8011334:	2b00      	cmp	r3, #0
 8011336:	d002      	beq.n	801133e <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8011338:	6878      	ldr	r0, [r7, #4]
 801133a:	f7ff ff91 	bl	8011260 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 801133e:	683b      	ldr	r3, [r7, #0]
 8011340:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	2b00      	cmp	r3, #0
 8011346:	d1ec      	bne.n	8011322 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    NvmCtxCallback( );
 8011348:	f7ff fef6 	bl	8011138 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 801134c:	2300      	movs	r3, #0
}
 801134e:	4618      	mov	r0, r3
 8011350:	3708      	adds	r7, #8
 8011352:	46bd      	mov	sp, r7
 8011354:	bd80      	pop	{r7, pc}
 8011356:	bf00      	nop
 8011358:	20000c18 	.word	0x20000c18

0801135c <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 801135c:	b480      	push	{r7}
 801135e:	b083      	sub	sp, #12
 8011360:	af00      	add	r7, sp, #0
 8011362:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	2b00      	cmp	r3, #0
 8011368:	d101      	bne.n	801136e <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801136a:	2301      	movs	r3, #1
 801136c:	e005      	b.n	801137a <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = NvmCtx.SerializedCmdsSize;
 801136e:	4b05      	ldr	r3, [pc, #20]	; (8011384 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8011370:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8011378:	2300      	movs	r3, #0
}
 801137a:	4618      	mov	r0, r3
 801137c:	370c      	adds	r7, #12
 801137e:	46bd      	mov	sp, r7
 8011380:	bc80      	pop	{r7}
 8011382:	4770      	bx	lr
 8011384:	20000c18 	.word	0x20000c18

08011388 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8011388:	b580      	push	{r7, lr}
 801138a:	b088      	sub	sp, #32
 801138c:	af00      	add	r7, sp, #0
 801138e:	60f8      	str	r0, [r7, #12]
 8011390:	60b9      	str	r1, [r7, #8]
 8011392:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = NvmCtx.MacCommandList.First;
 8011394:	4b25      	ldr	r3, [pc, #148]	; (801142c <LoRaMacCommandsSerializeCmds+0xa4>)
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 801139a:	2300      	movs	r3, #0
 801139c:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	d002      	beq.n	80113aa <LoRaMacCommandsSerializeCmds+0x22>
 80113a4:	68bb      	ldr	r3, [r7, #8]
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d126      	bne.n	80113f8 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80113aa:	2301      	movs	r3, #1
 80113ac:	e039      	b.n	8011422 <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 80113ae:	7efb      	ldrb	r3, [r7, #27]
 80113b0:	68fa      	ldr	r2, [r7, #12]
 80113b2:	1ad2      	subs	r2, r2, r3
 80113b4:	69fb      	ldr	r3, [r7, #28]
 80113b6:	689b      	ldr	r3, [r3, #8]
 80113b8:	3301      	adds	r3, #1
 80113ba:	429a      	cmp	r2, r3
 80113bc:	d320      	bcc.n	8011400 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 80113be:	7efb      	ldrb	r3, [r7, #27]
 80113c0:	1c5a      	adds	r2, r3, #1
 80113c2:	76fa      	strb	r2, [r7, #27]
 80113c4:	461a      	mov	r2, r3
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	4413      	add	r3, r2
 80113ca:	69fa      	ldr	r2, [r7, #28]
 80113cc:	7912      	ldrb	r2, [r2, #4]
 80113ce:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 80113d0:	7efb      	ldrb	r3, [r7, #27]
 80113d2:	687a      	ldr	r2, [r7, #4]
 80113d4:	18d0      	adds	r0, r2, r3
 80113d6:	69fb      	ldr	r3, [r7, #28]
 80113d8:	1d59      	adds	r1, r3, #5
 80113da:	69fb      	ldr	r3, [r7, #28]
 80113dc:	689b      	ldr	r3, [r3, #8]
 80113de:	b29b      	uxth	r3, r3
 80113e0:	461a      	mov	r2, r3
 80113e2:	f005 f9ea 	bl	80167ba <memcpy1>
            itr += curElement->PayloadSize;
 80113e6:	69fb      	ldr	r3, [r7, #28]
 80113e8:	689b      	ldr	r3, [r3, #8]
 80113ea:	b2da      	uxtb	r2, r3
 80113ec:	7efb      	ldrb	r3, [r7, #27]
 80113ee:	4413      	add	r3, r2
 80113f0:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 80113f2:	69fb      	ldr	r3, [r7, #28]
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80113f8:	69fb      	ldr	r3, [r7, #28]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d1d7      	bne.n	80113ae <LoRaMacCommandsSerializeCmds+0x26>
 80113fe:	e009      	b.n	8011414 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8011400:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 8011402:	e007      	b.n	8011414 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8011404:	69fb      	ldr	r3, [r7, #28]
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 801140a:	69f8      	ldr	r0, [r7, #28]
 801140c:	f7ff ff28 	bl	8011260 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8011410:	697b      	ldr	r3, [r7, #20]
 8011412:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8011414:	69fb      	ldr	r3, [r7, #28]
 8011416:	2b00      	cmp	r3, #0
 8011418:	d1f4      	bne.n	8011404 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 801141a:	68b8      	ldr	r0, [r7, #8]
 801141c:	f7ff ff9e 	bl	801135c <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8011420:	2300      	movs	r3, #0
}
 8011422:	4618      	mov	r0, r3
 8011424:	3720      	adds	r7, #32
 8011426:	46bd      	mov	sp, r7
 8011428:	bd80      	pop	{r7, pc}
 801142a:	bf00      	nop
 801142c:	20000c18 	.word	0x20000c18

08011430 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 8011430:	b480      	push	{r7}
 8011432:	b085      	sub	sp, #20
 8011434:	af00      	add	r7, sp, #0
 8011436:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	2b00      	cmp	r3, #0
 801143c:	d101      	bne.n	8011442 <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801143e:	2301      	movs	r3, #1
 8011440:	e016      	b.n	8011470 <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 8011442:	4b0e      	ldr	r3, [pc, #56]	; (801147c <LoRaMacCommandsStickyCmdsPending+0x4c>)
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	2200      	movs	r2, #0
 801144c:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 801144e:	e00b      	b.n	8011468 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	7b1b      	ldrb	r3, [r3, #12]
 8011454:	2b00      	cmp	r3, #0
 8011456:	d004      	beq.n	8011462 <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	2201      	movs	r2, #1
 801145c:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 801145e:	2300      	movs	r3, #0
 8011460:	e006      	b.n	8011470 <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	681b      	ldr	r3, [r3, #0]
 8011466:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	2b00      	cmp	r3, #0
 801146c:	d1f0      	bne.n	8011450 <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 801146e:	2300      	movs	r3, #0
}
 8011470:	4618      	mov	r0, r3
 8011472:	3714      	adds	r7, #20
 8011474:	46bd      	mov	sp, r7
 8011476:	bc80      	pop	{r7}
 8011478:	4770      	bx	lr
 801147a:	bf00      	nop
 801147c:	20000c18 	.word	0x20000c18

08011480 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8011480:	b480      	push	{r7}
 8011482:	b085      	sub	sp, #20
 8011484:	af00      	add	r7, sp, #0
 8011486:	4603      	mov	r3, r0
 8011488:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 801148a:	2300      	movs	r3, #0
 801148c:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 801148e:	79fb      	ldrb	r3, [r7, #7]
 8011490:	3b02      	subs	r3, #2
 8011492:	2b11      	cmp	r3, #17
 8011494:	d850      	bhi.n	8011538 <LoRaMacCommandsGetCmdSize+0xb8>
 8011496:	a201      	add	r2, pc, #4	; (adr r2, 801149c <LoRaMacCommandsGetCmdSize+0x1c>)
 8011498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801149c:	080114e5 	.word	0x080114e5
 80114a0:	080114eb 	.word	0x080114eb
 80114a4:	080114f1 	.word	0x080114f1
 80114a8:	080114f7 	.word	0x080114f7
 80114ac:	080114fd 	.word	0x080114fd
 80114b0:	08011503 	.word	0x08011503
 80114b4:	08011509 	.word	0x08011509
 80114b8:	0801150f 	.word	0x0801150f
 80114bc:	08011515 	.word	0x08011515
 80114c0:	08011539 	.word	0x08011539
 80114c4:	08011539 	.word	0x08011539
 80114c8:	0801151b 	.word	0x0801151b
 80114cc:	08011539 	.word	0x08011539
 80114d0:	08011539 	.word	0x08011539
 80114d4:	08011521 	.word	0x08011521
 80114d8:	08011527 	.word	0x08011527
 80114dc:	0801152d 	.word	0x0801152d
 80114e0:	08011533 	.word	0x08011533
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 80114e4:	2303      	movs	r3, #3
 80114e6:	73fb      	strb	r3, [r7, #15]
            break;
 80114e8:	e027      	b.n	801153a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 80114ea:	2305      	movs	r3, #5
 80114ec:	73fb      	strb	r3, [r7, #15]
            break;
 80114ee:	e024      	b.n	801153a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 80114f0:	2302      	movs	r3, #2
 80114f2:	73fb      	strb	r3, [r7, #15]
            break;
 80114f4:	e021      	b.n	801153a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 80114f6:	2305      	movs	r3, #5
 80114f8:	73fb      	strb	r3, [r7, #15]
            break;
 80114fa:	e01e      	b.n	801153a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 80114fc:	2301      	movs	r3, #1
 80114fe:	73fb      	strb	r3, [r7, #15]
            break;
 8011500:	e01b      	b.n	801153a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8011502:	2306      	movs	r3, #6
 8011504:	73fb      	strb	r3, [r7, #15]
            break;
 8011506:	e018      	b.n	801153a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8011508:	2302      	movs	r3, #2
 801150a:	73fb      	strb	r3, [r7, #15]
            break;
 801150c:	e015      	b.n	801153a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 801150e:	2302      	movs	r3, #2
 8011510:	73fb      	strb	r3, [r7, #15]
            break;
 8011512:	e012      	b.n	801153a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8011514:	2305      	movs	r3, #5
 8011516:	73fb      	strb	r3, [r7, #15]
            break;
 8011518:	e00f      	b.n	801153a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 801151a:	2306      	movs	r3, #6
 801151c:	73fb      	strb	r3, [r7, #15]
            break;
 801151e:	e00c      	b.n	801153a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8011520:	2301      	movs	r3, #1
 8011522:	73fb      	strb	r3, [r7, #15]
            break;
 8011524:	e009      	b.n	801153a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 8011526:	2305      	movs	r3, #5
 8011528:	73fb      	strb	r3, [r7, #15]
            break;
 801152a:	e006      	b.n	801153a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 801152c:	2304      	movs	r3, #4
 801152e:	73fb      	strb	r3, [r7, #15]
            break;
 8011530:	e003      	b.n	801153a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 8011532:	2304      	movs	r3, #4
 8011534:	73fb      	strb	r3, [r7, #15]
            break;
 8011536:	e000      	b.n	801153a <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8011538:	bf00      	nop
        }
    }
    return cidSize;
 801153a:	7bfb      	ldrb	r3, [r7, #15]
}
 801153c:	4618      	mov	r0, r3
 801153e:	3714      	adds	r7, #20
 8011540:	46bd      	mov	sp, r7
 8011542:	bc80      	pop	{r7}
 8011544:	4770      	bx	lr
 8011546:	bf00      	nop

08011548 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8011548:	b480      	push	{r7}
 801154a:	b083      	sub	sp, #12
 801154c:	af00      	add	r7, sp, #0
 801154e:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8011550:	4b09      	ldr	r3, [pc, #36]	; (8011578 <IncreaseBufferPointer+0x30>)
 8011552:	691b      	ldr	r3, [r3, #16]
 8011554:	3310      	adds	r3, #16
 8011556:	687a      	ldr	r2, [r7, #4]
 8011558:	429a      	cmp	r2, r3
 801155a:	d103      	bne.n	8011564 <IncreaseBufferPointer+0x1c>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 801155c:	4b06      	ldr	r3, [pc, #24]	; (8011578 <IncreaseBufferPointer+0x30>)
 801155e:	691b      	ldr	r3, [r3, #16]
 8011560:	607b      	str	r3, [r7, #4]
 8011562:	e002      	b.n	801156a <IncreaseBufferPointer+0x22>
    }
    else
    {
        // Increase
        bufferPointer++;
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	3304      	adds	r3, #4
 8011568:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 801156a:	687b      	ldr	r3, [r7, #4]
}
 801156c:	4618      	mov	r0, r3
 801156e:	370c      	adds	r7, #12
 8011570:	46bd      	mov	sp, r7
 8011572:	bc80      	pop	{r7}
 8011574:	4770      	bx	lr
 8011576:	bf00      	nop
 8011578:	20000d2c 	.word	0x20000d2c

0801157c <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 801157c:	b480      	push	{r7}
 801157e:	b083      	sub	sp, #12
 8011580:	af00      	add	r7, sp, #0
 8011582:	4603      	mov	r3, r0
 8011584:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8011586:	79fb      	ldrb	r3, [r7, #7]
 8011588:	2b00      	cmp	r3, #0
 801158a:	d101      	bne.n	8011590 <IsListEmpty+0x14>
    {
        return true;
 801158c:	2301      	movs	r3, #1
 801158e:	e000      	b.n	8011592 <IsListEmpty+0x16>
    }
    return false;
 8011590:	2300      	movs	r3, #0
}
 8011592:	4618      	mov	r0, r3
 8011594:	370c      	adds	r7, #12
 8011596:	46bd      	mov	sp, r7
 8011598:	bc80      	pop	{r7}
 801159a:	4770      	bx	lr

0801159c <IsListFull>:

static bool IsListFull( uint8_t count )
{
 801159c:	b480      	push	{r7}
 801159e:	b083      	sub	sp, #12
 80115a0:	af00      	add	r7, sp, #0
 80115a2:	4603      	mov	r3, r0
 80115a4:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 80115a6:	79fb      	ldrb	r3, [r7, #7]
 80115a8:	2b04      	cmp	r3, #4
 80115aa:	d901      	bls.n	80115b0 <IsListFull+0x14>
    {
        return true;
 80115ac:	2301      	movs	r3, #1
 80115ae:	e000      	b.n	80115b2 <IsListFull+0x16>
    }
    return false;
 80115b0:	2300      	movs	r3, #0
}
 80115b2:	4618      	mov	r0, r3
 80115b4:	370c      	adds	r7, #12
 80115b6:	46bd      	mov	sp, r7
 80115b8:	bc80      	pop	{r7}
 80115ba:	4770      	bx	lr

080115bc <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 80115bc:	b580      	push	{r7, lr}
 80115be:	b086      	sub	sp, #24
 80115c0:	af00      	add	r7, sp, #0
 80115c2:	4603      	mov	r3, r0
 80115c4:	60b9      	str	r1, [r7, #8]
 80115c6:	607a      	str	r2, [r7, #4]
 80115c8:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 80115ca:	68bb      	ldr	r3, [r7, #8]
 80115cc:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80115ce:	4b13      	ldr	r3, [pc, #76]	; (801161c <GetElement+0x60>)
 80115d0:	691b      	ldr	r3, [r3, #16]
 80115d2:	7d1b      	ldrb	r3, [r3, #20]
 80115d4:	4618      	mov	r0, r3
 80115d6:	f7ff ffd1 	bl	801157c <IsListEmpty>
 80115da:	4603      	mov	r3, r0
 80115dc:	2b00      	cmp	r3, #0
 80115de:	d001      	beq.n	80115e4 <GetElement+0x28>
    {
        return NULL;
 80115e0:	2300      	movs	r3, #0
 80115e2:	e017      	b.n	8011614 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 80115e4:	2300      	movs	r3, #0
 80115e6:	74fb      	strb	r3, [r7, #19]
 80115e8:	e00d      	b.n	8011606 <GetElement+0x4a>
    {
        if( element->Request == request )
 80115ea:	697b      	ldr	r3, [r7, #20]
 80115ec:	781b      	ldrb	r3, [r3, #0]
 80115ee:	7bfa      	ldrb	r2, [r7, #15]
 80115f0:	429a      	cmp	r2, r3
 80115f2:	d101      	bne.n	80115f8 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 80115f4:	697b      	ldr	r3, [r7, #20]
 80115f6:	e00d      	b.n	8011614 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 80115f8:	6978      	ldr	r0, [r7, #20]
 80115fa:	f7ff ffa5 	bl	8011548 <IncreaseBufferPointer>
 80115fe:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 8011600:	7cfb      	ldrb	r3, [r7, #19]
 8011602:	3301      	adds	r3, #1
 8011604:	74fb      	strb	r3, [r7, #19]
 8011606:	4b05      	ldr	r3, [pc, #20]	; (801161c <GetElement+0x60>)
 8011608:	691b      	ldr	r3, [r3, #16]
 801160a:	7d1b      	ldrb	r3, [r3, #20]
 801160c:	7cfa      	ldrb	r2, [r7, #19]
 801160e:	429a      	cmp	r2, r3
 8011610:	d3eb      	bcc.n	80115ea <GetElement+0x2e>
    }

    return NULL;
 8011612:	2300      	movs	r3, #0
}
 8011614:	4618      	mov	r0, r3
 8011616:	3718      	adds	r7, #24
 8011618:	46bd      	mov	sp, r7
 801161a:	bd80      	pop	{r7, pc}
 801161c:	20000d2c 	.word	0x20000d2c

08011620 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives, LoRaMacConfirmQueueNvmEvent confirmQueueNvmCtxChanged )
{
 8011620:	b580      	push	{r7, lr}
 8011622:	b082      	sub	sp, #8
 8011624:	af00      	add	r7, sp, #0
 8011626:	6078      	str	r0, [r7, #4]
 8011628:	6039      	str	r1, [r7, #0]
    ConfirmQueueCtx.Primitives = primitives;
 801162a:	4a13      	ldr	r2, [pc, #76]	; (8011678 <LoRaMacConfirmQueueInit+0x58>)
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	6013      	str	r3, [r2, #0]

    // Assign nvm context
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;
 8011630:	4b11      	ldr	r3, [pc, #68]	; (8011678 <LoRaMacConfirmQueueInit+0x58>)
 8011632:	4a12      	ldr	r2, [pc, #72]	; (801167c <LoRaMacConfirmQueueInit+0x5c>)
 8011634:	611a      	str	r2, [r3, #16]

    // Init counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 8011636:	4b10      	ldr	r3, [pc, #64]	; (8011678 <LoRaMacConfirmQueueInit+0x58>)
 8011638:	691b      	ldr	r3, [r3, #16]
 801163a:	2200      	movs	r2, #0
 801163c:	751a      	strb	r2, [r3, #20]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 801163e:	4b0e      	ldr	r3, [pc, #56]	; (8011678 <LoRaMacConfirmQueueInit+0x58>)
 8011640:	691b      	ldr	r3, [r3, #16]
 8011642:	461a      	mov	r2, r3
 8011644:	4b0c      	ldr	r3, [pc, #48]	; (8011678 <LoRaMacConfirmQueueInit+0x58>)
 8011646:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8011648:	4b0b      	ldr	r3, [pc, #44]	; (8011678 <LoRaMacConfirmQueueInit+0x58>)
 801164a:	691b      	ldr	r3, [r3, #16]
 801164c:	461a      	mov	r2, r3
 801164e:	4b0a      	ldr	r3, [pc, #40]	; (8011678 <LoRaMacConfirmQueueInit+0x58>)
 8011650:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 8011652:	4b09      	ldr	r3, [pc, #36]	; (8011678 <LoRaMacConfirmQueueInit+0x58>)
 8011654:	691b      	ldr	r3, [r3, #16]
 8011656:	2214      	movs	r2, #20
 8011658:	21ff      	movs	r1, #255	; 0xff
 801165a:	4618      	mov	r0, r3
 801165c:	f005 f8e8 	bl	8016830 <memset1>

    // Common status
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011660:	4b05      	ldr	r3, [pc, #20]	; (8011678 <LoRaMacConfirmQueueInit+0x58>)
 8011662:	691b      	ldr	r3, [r3, #16]
 8011664:	2201      	movs	r2, #1
 8011666:	755a      	strb	r2, [r3, #21]

    // Assign callback
    ConfirmQueueCtx.LoRaMacConfirmQueueNvmEvent = confirmQueueNvmCtxChanged;
 8011668:	4a03      	ldr	r2, [pc, #12]	; (8011678 <LoRaMacConfirmQueueInit+0x58>)
 801166a:	683b      	ldr	r3, [r7, #0]
 801166c:	60d3      	str	r3, [r2, #12]
}
 801166e:	bf00      	nop
 8011670:	3708      	adds	r7, #8
 8011672:	46bd      	mov	sp, r7
 8011674:	bd80      	pop	{r7, pc}
 8011676:	bf00      	nop
 8011678:	20000d2c 	.word	0x20000d2c
 801167c:	20000d14 	.word	0x20000d14

08011680 <LoRaMacConfirmQueueRestoreNvmCtx>:

bool LoRaMacConfirmQueueRestoreNvmCtx( void* confirmQueueNvmCtx )
{
 8011680:	b580      	push	{r7, lr}
 8011682:	b082      	sub	sp, #8
 8011684:	af00      	add	r7, sp, #0
 8011686:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( confirmQueueNvmCtx != NULL )
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	2b00      	cmp	r3, #0
 801168c:	d006      	beq.n	801169c <LoRaMacConfirmQueueRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&ConfirmQueueNvmCtx, ( uint8_t* ) confirmQueueNvmCtx, sizeof( ConfirmQueueNvmCtx ) );
 801168e:	2216      	movs	r2, #22
 8011690:	6879      	ldr	r1, [r7, #4]
 8011692:	4805      	ldr	r0, [pc, #20]	; (80116a8 <LoRaMacConfirmQueueRestoreNvmCtx+0x28>)
 8011694:	f005 f891 	bl	80167ba <memcpy1>
        return true;
 8011698:	2301      	movs	r3, #1
 801169a:	e000      	b.n	801169e <LoRaMacConfirmQueueRestoreNvmCtx+0x1e>
    }
    else
    {
        return false;
 801169c:	2300      	movs	r3, #0
    }
}
 801169e:	4618      	mov	r0, r3
 80116a0:	3708      	adds	r7, #8
 80116a2:	46bd      	mov	sp, r7
 80116a4:	bd80      	pop	{r7, pc}
 80116a6:	bf00      	nop
 80116a8:	20000d14 	.word	0x20000d14

080116ac <LoRaMacConfirmQueueGetNvmCtx>:

void* LoRaMacConfirmQueueGetNvmCtx( size_t* confirmQueueNvmCtxSize )
{
 80116ac:	b480      	push	{r7}
 80116ae:	b083      	sub	sp, #12
 80116b0:	af00      	add	r7, sp, #0
 80116b2:	6078      	str	r0, [r7, #4]
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	2216      	movs	r2, #22
 80116b8:	601a      	str	r2, [r3, #0]
    return &ConfirmQueueNvmCtx;
 80116ba:	4b03      	ldr	r3, [pc, #12]	; (80116c8 <LoRaMacConfirmQueueGetNvmCtx+0x1c>)
}
 80116bc:	4618      	mov	r0, r3
 80116be:	370c      	adds	r7, #12
 80116c0:	46bd      	mov	sp, r7
 80116c2:	bc80      	pop	{r7}
 80116c4:	4770      	bx	lr
 80116c6:	bf00      	nop
 80116c8:	20000d14 	.word	0x20000d14

080116cc <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 80116cc:	b580      	push	{r7, lr}
 80116ce:	b082      	sub	sp, #8
 80116d0:	af00      	add	r7, sp, #0
 80116d2:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80116d4:	4b18      	ldr	r3, [pc, #96]	; (8011738 <LoRaMacConfirmQueueAdd+0x6c>)
 80116d6:	691b      	ldr	r3, [r3, #16]
 80116d8:	7d1b      	ldrb	r3, [r3, #20]
 80116da:	4618      	mov	r0, r3
 80116dc:	f7ff ff5e 	bl	801159c <IsListFull>
 80116e0:	4603      	mov	r3, r0
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d001      	beq.n	80116ea <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 80116e6:	2300      	movs	r3, #0
 80116e8:	e021      	b.n	801172e <LoRaMacConfirmQueueAdd+0x62>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 80116ea:	4b13      	ldr	r3, [pc, #76]	; (8011738 <LoRaMacConfirmQueueAdd+0x6c>)
 80116ec:	689b      	ldr	r3, [r3, #8]
 80116ee:	687a      	ldr	r2, [r7, #4]
 80116f0:	7812      	ldrb	r2, [r2, #0]
 80116f2:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 80116f4:	4b10      	ldr	r3, [pc, #64]	; (8011738 <LoRaMacConfirmQueueAdd+0x6c>)
 80116f6:	689b      	ldr	r3, [r3, #8]
 80116f8:	687a      	ldr	r2, [r7, #4]
 80116fa:	7852      	ldrb	r2, [r2, #1]
 80116fc:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 80116fe:	4b0e      	ldr	r3, [pc, #56]	; (8011738 <LoRaMacConfirmQueueAdd+0x6c>)
 8011700:	689b      	ldr	r3, [r3, #8]
 8011702:	687a      	ldr	r2, [r7, #4]
 8011704:	78d2      	ldrb	r2, [r2, #3]
 8011706:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 8011708:	4b0b      	ldr	r3, [pc, #44]	; (8011738 <LoRaMacConfirmQueueAdd+0x6c>)
 801170a:	689b      	ldr	r3, [r3, #8]
 801170c:	2200      	movs	r2, #0
 801170e:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 8011710:	4b09      	ldr	r3, [pc, #36]	; (8011738 <LoRaMacConfirmQueueAdd+0x6c>)
 8011712:	691b      	ldr	r3, [r3, #16]
 8011714:	7d1a      	ldrb	r2, [r3, #20]
 8011716:	3201      	adds	r2, #1
 8011718:	b2d2      	uxtb	r2, r2
 801171a:	751a      	strb	r2, [r3, #20]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 801171c:	4b06      	ldr	r3, [pc, #24]	; (8011738 <LoRaMacConfirmQueueAdd+0x6c>)
 801171e:	689b      	ldr	r3, [r3, #8]
 8011720:	4618      	mov	r0, r3
 8011722:	f7ff ff11 	bl	8011548 <IncreaseBufferPointer>
 8011726:	4603      	mov	r3, r0
 8011728:	4a03      	ldr	r2, [pc, #12]	; (8011738 <LoRaMacConfirmQueueAdd+0x6c>)
 801172a:	6093      	str	r3, [r2, #8]

    return true;
 801172c:	2301      	movs	r3, #1
}
 801172e:	4618      	mov	r0, r3
 8011730:	3708      	adds	r7, #8
 8011732:	46bd      	mov	sp, r7
 8011734:	bd80      	pop	{r7, pc}
 8011736:	bf00      	nop
 8011738:	20000d2c 	.word	0x20000d2c

0801173c <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 801173c:	b580      	push	{r7, lr}
 801173e:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8011740:	4b0d      	ldr	r3, [pc, #52]	; (8011778 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011742:	691b      	ldr	r3, [r3, #16]
 8011744:	7d1b      	ldrb	r3, [r3, #20]
 8011746:	4618      	mov	r0, r3
 8011748:	f7ff ff18 	bl	801157c <IsListEmpty>
 801174c:	4603      	mov	r3, r0
 801174e:	2b00      	cmp	r3, #0
 8011750:	d001      	beq.n	8011756 <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8011752:	2300      	movs	r3, #0
 8011754:	e00e      	b.n	8011774 <LoRaMacConfirmQueueRemoveFirst+0x38>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 8011756:	4b08      	ldr	r3, [pc, #32]	; (8011778 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011758:	691b      	ldr	r3, [r3, #16]
 801175a:	7d1a      	ldrb	r2, [r3, #20]
 801175c:	3a01      	subs	r2, #1
 801175e:	b2d2      	uxtb	r2, r2
 8011760:	751a      	strb	r2, [r3, #20]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8011762:	4b05      	ldr	r3, [pc, #20]	; (8011778 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011764:	685b      	ldr	r3, [r3, #4]
 8011766:	4618      	mov	r0, r3
 8011768:	f7ff feee 	bl	8011548 <IncreaseBufferPointer>
 801176c:	4603      	mov	r3, r0
 801176e:	4a02      	ldr	r2, [pc, #8]	; (8011778 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011770:	6053      	str	r3, [r2, #4]

    return true;
 8011772:	2301      	movs	r3, #1
}
 8011774:	4618      	mov	r0, r3
 8011776:	bd80      	pop	{r7, pc}
 8011778:	20000d2c 	.word	0x20000d2c

0801177c <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 801177c:	b580      	push	{r7, lr}
 801177e:	b084      	sub	sp, #16
 8011780:	af00      	add	r7, sp, #0
 8011782:	4603      	mov	r3, r0
 8011784:	460a      	mov	r2, r1
 8011786:	71fb      	strb	r3, [r7, #7]
 8011788:	4613      	mov	r3, r2
 801178a:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 801178c:	2300      	movs	r3, #0
 801178e:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8011790:	4b10      	ldr	r3, [pc, #64]	; (80117d4 <LoRaMacConfirmQueueSetStatus+0x58>)
 8011792:	691b      	ldr	r3, [r3, #16]
 8011794:	7d1b      	ldrb	r3, [r3, #20]
 8011796:	4618      	mov	r0, r3
 8011798:	f7ff fef0 	bl	801157c <IsListEmpty>
 801179c:	4603      	mov	r3, r0
 801179e:	f083 0301 	eor.w	r3, r3, #1
 80117a2:	b2db      	uxtb	r3, r3
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	d011      	beq.n	80117cc <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80117a8:	4b0a      	ldr	r3, [pc, #40]	; (80117d4 <LoRaMacConfirmQueueSetStatus+0x58>)
 80117aa:	6859      	ldr	r1, [r3, #4]
 80117ac:	4b09      	ldr	r3, [pc, #36]	; (80117d4 <LoRaMacConfirmQueueSetStatus+0x58>)
 80117ae:	689a      	ldr	r2, [r3, #8]
 80117b0:	79bb      	ldrb	r3, [r7, #6]
 80117b2:	4618      	mov	r0, r3
 80117b4:	f7ff ff02 	bl	80115bc <GetElement>
 80117b8:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 80117ba:	68fb      	ldr	r3, [r7, #12]
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d005      	beq.n	80117cc <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 80117c0:	68fb      	ldr	r3, [r7, #12]
 80117c2:	79fa      	ldrb	r2, [r7, #7]
 80117c4:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 80117c6:	68fb      	ldr	r3, [r7, #12]
 80117c8:	2201      	movs	r2, #1
 80117ca:	709a      	strb	r2, [r3, #2]
        }
    }
}
 80117cc:	bf00      	nop
 80117ce:	3710      	adds	r7, #16
 80117d0:	46bd      	mov	sp, r7
 80117d2:	bd80      	pop	{r7, pc}
 80117d4:	20000d2c 	.word	0x20000d2c

080117d8 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 80117d8:	b580      	push	{r7, lr}
 80117da:	b084      	sub	sp, #16
 80117dc:	af00      	add	r7, sp, #0
 80117de:	4603      	mov	r3, r0
 80117e0:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 80117e2:	2300      	movs	r3, #0
 80117e4:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 80117e6:	4b10      	ldr	r3, [pc, #64]	; (8011828 <LoRaMacConfirmQueueGetStatus+0x50>)
 80117e8:	691b      	ldr	r3, [r3, #16]
 80117ea:	7d1b      	ldrb	r3, [r3, #20]
 80117ec:	4618      	mov	r0, r3
 80117ee:	f7ff fec5 	bl	801157c <IsListEmpty>
 80117f2:	4603      	mov	r3, r0
 80117f4:	f083 0301 	eor.w	r3, r3, #1
 80117f8:	b2db      	uxtb	r3, r3
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d00e      	beq.n	801181c <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80117fe:	4b0a      	ldr	r3, [pc, #40]	; (8011828 <LoRaMacConfirmQueueGetStatus+0x50>)
 8011800:	6859      	ldr	r1, [r3, #4]
 8011802:	4b09      	ldr	r3, [pc, #36]	; (8011828 <LoRaMacConfirmQueueGetStatus+0x50>)
 8011804:	689a      	ldr	r2, [r3, #8]
 8011806:	79fb      	ldrb	r3, [r7, #7]
 8011808:	4618      	mov	r0, r3
 801180a:	f7ff fed7 	bl	80115bc <GetElement>
 801180e:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8011810:	68fb      	ldr	r3, [r7, #12]
 8011812:	2b00      	cmp	r3, #0
 8011814:	d002      	beq.n	801181c <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 8011816:	68fb      	ldr	r3, [r7, #12]
 8011818:	785b      	ldrb	r3, [r3, #1]
 801181a:	e000      	b.n	801181e <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 801181c:	2301      	movs	r3, #1
}
 801181e:	4618      	mov	r0, r3
 8011820:	3710      	adds	r7, #16
 8011822:	46bd      	mov	sp, r7
 8011824:	bd80      	pop	{r7, pc}
 8011826:	bf00      	nop
 8011828:	20000d2c 	.word	0x20000d2c

0801182c <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 801182c:	b580      	push	{r7, lr}
 801182e:	b084      	sub	sp, #16
 8011830:	af00      	add	r7, sp, #0
 8011832:	4603      	mov	r3, r0
 8011834:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8011836:	4b16      	ldr	r3, [pc, #88]	; (8011890 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8011838:	685b      	ldr	r3, [r3, #4]
 801183a:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 801183c:	4b14      	ldr	r3, [pc, #80]	; (8011890 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801183e:	691b      	ldr	r3, [r3, #16]
 8011840:	79fa      	ldrb	r2, [r7, #7]
 8011842:	755a      	strb	r2, [r3, #21]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8011844:	4b12      	ldr	r3, [pc, #72]	; (8011890 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8011846:	691b      	ldr	r3, [r3, #16]
 8011848:	7d1b      	ldrb	r3, [r3, #20]
 801184a:	4618      	mov	r0, r3
 801184c:	f7ff fe96 	bl	801157c <IsListEmpty>
 8011850:	4603      	mov	r3, r0
 8011852:	f083 0301 	eor.w	r3, r3, #1
 8011856:	b2db      	uxtb	r3, r3
 8011858:	2b00      	cmp	r3, #0
 801185a:	d015      	beq.n	8011888 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 801185c:	68fb      	ldr	r3, [r7, #12]
 801185e:	79fa      	ldrb	r2, [r7, #7]
 8011860:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	78db      	ldrb	r3, [r3, #3]
 8011866:	f083 0301 	eor.w	r3, r3, #1
 801186a:	b2db      	uxtb	r3, r3
 801186c:	2b00      	cmp	r3, #0
 801186e:	d002      	beq.n	8011876 <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8011870:	68fb      	ldr	r3, [r7, #12]
 8011872:	2201      	movs	r2, #1
 8011874:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8011876:	68f8      	ldr	r0, [r7, #12]
 8011878:	f7ff fe66 	bl	8011548 <IncreaseBufferPointer>
 801187c:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 801187e:	4b04      	ldr	r3, [pc, #16]	; (8011890 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8011880:	689b      	ldr	r3, [r3, #8]
 8011882:	68fa      	ldr	r2, [r7, #12]
 8011884:	429a      	cmp	r2, r3
 8011886:	d1e9      	bne.n	801185c <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8011888:	bf00      	nop
 801188a:	3710      	adds	r7, #16
 801188c:	46bd      	mov	sp, r7
 801188e:	bd80      	pop	{r7, pc}
 8011890:	20000d2c 	.word	0x20000d2c

08011894 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8011894:	b580      	push	{r7, lr}
 8011896:	b082      	sub	sp, #8
 8011898:	af00      	add	r7, sp, #0
 801189a:	4603      	mov	r3, r0
 801189c:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 801189e:	4b09      	ldr	r3, [pc, #36]	; (80118c4 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80118a0:	6859      	ldr	r1, [r3, #4]
 80118a2:	4b08      	ldr	r3, [pc, #32]	; (80118c4 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80118a4:	689a      	ldr	r2, [r3, #8]
 80118a6:	79fb      	ldrb	r3, [r7, #7]
 80118a8:	4618      	mov	r0, r3
 80118aa:	f7ff fe87 	bl	80115bc <GetElement>
 80118ae:	4603      	mov	r3, r0
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	d001      	beq.n	80118b8 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 80118b4:	2301      	movs	r3, #1
 80118b6:	e000      	b.n	80118ba <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 80118b8:	2300      	movs	r3, #0
}
 80118ba:	4618      	mov	r0, r3
 80118bc:	3708      	adds	r7, #8
 80118be:	46bd      	mov	sp, r7
 80118c0:	bd80      	pop	{r7, pc}
 80118c2:	bf00      	nop
 80118c4:	20000d2c 	.word	0x20000d2c

080118c8 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 80118c8:	b580      	push	{r7, lr}
 80118ca:	b084      	sub	sp, #16
 80118cc:	af00      	add	r7, sp, #0
 80118ce:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 80118d0:	4b22      	ldr	r3, [pc, #136]	; (801195c <LoRaMacConfirmQueueHandleCb+0x94>)
 80118d2:	691b      	ldr	r3, [r3, #16]
 80118d4:	7d1b      	ldrb	r3, [r3, #20]
 80118d6:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 80118d8:	2300      	movs	r3, #0
 80118da:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 80118dc:	2300      	movs	r3, #0
 80118de:	73fb      	strb	r3, [r7, #15]
 80118e0:	e032      	b.n	8011948 <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 80118e2:	4b1e      	ldr	r3, [pc, #120]	; (801195c <LoRaMacConfirmQueueHandleCb+0x94>)
 80118e4:	685b      	ldr	r3, [r3, #4]
 80118e6:	781a      	ldrb	r2, [r3, #0]
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 80118ec:	4b1b      	ldr	r3, [pc, #108]	; (801195c <LoRaMacConfirmQueueHandleCb+0x94>)
 80118ee:	685b      	ldr	r3, [r3, #4]
 80118f0:	785a      	ldrb	r2, [r3, #1]
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 80118f6:	4b19      	ldr	r3, [pc, #100]	; (801195c <LoRaMacConfirmQueueHandleCb+0x94>)
 80118f8:	685b      	ldr	r3, [r3, #4]
 80118fa:	789b      	ldrb	r3, [r3, #2]
 80118fc:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 80118fe:	7b7b      	ldrb	r3, [r7, #13]
 8011900:	2b00      	cmp	r3, #0
 8011902:	d005      	beq.n	8011910 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8011904:	4b15      	ldr	r3, [pc, #84]	; (801195c <LoRaMacConfirmQueueHandleCb+0x94>)
 8011906:	681b      	ldr	r3, [r3, #0]
 8011908:	689b      	ldr	r3, [r3, #8]
 801190a:	6878      	ldr	r0, [r7, #4]
 801190c:	4798      	blx	r3
 801190e:	e00b      	b.n	8011928 <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8011910:	4b12      	ldr	r3, [pc, #72]	; (801195c <LoRaMacConfirmQueueHandleCb+0x94>)
 8011912:	685b      	ldr	r3, [r3, #4]
 8011914:	781b      	ldrb	r3, [r3, #0]
 8011916:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8011918:	4b10      	ldr	r3, [pc, #64]	; (801195c <LoRaMacConfirmQueueHandleCb+0x94>)
 801191a:	685b      	ldr	r3, [r3, #4]
 801191c:	785b      	ldrb	r3, [r3, #1]
 801191e:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8011920:	4b0e      	ldr	r3, [pc, #56]	; (801195c <LoRaMacConfirmQueueHandleCb+0x94>)
 8011922:	685b      	ldr	r3, [r3, #4]
 8011924:	78db      	ldrb	r3, [r3, #3]
 8011926:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8011928:	f7ff ff08 	bl	801173c <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 801192c:	7b7b      	ldrb	r3, [r7, #13]
 801192e:	f083 0301 	eor.w	r3, r3, #1
 8011932:	b2db      	uxtb	r3, r3
 8011934:	2b00      	cmp	r3, #0
 8011936:	d004      	beq.n	8011942 <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8011938:	f107 0308 	add.w	r3, r7, #8
 801193c:	4618      	mov	r0, r3
 801193e:	f7ff fec5 	bl	80116cc <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8011942:	7bfb      	ldrb	r3, [r7, #15]
 8011944:	3301      	adds	r3, #1
 8011946:	73fb      	strb	r3, [r7, #15]
 8011948:	7bfa      	ldrb	r2, [r7, #15]
 801194a:	7bbb      	ldrb	r3, [r7, #14]
 801194c:	429a      	cmp	r2, r3
 801194e:	d3c8      	bcc.n	80118e2 <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8011950:	bf00      	nop
 8011952:	bf00      	nop
 8011954:	3710      	adds	r7, #16
 8011956:	46bd      	mov	sp, r7
 8011958:	bd80      	pop	{r7, pc}
 801195a:	bf00      	nop
 801195c:	20000d2c 	.word	0x20000d2c

08011960 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8011960:	b480      	push	{r7}
 8011962:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8011964:	4b03      	ldr	r3, [pc, #12]	; (8011974 <LoRaMacConfirmQueueGetCnt+0x14>)
 8011966:	691b      	ldr	r3, [r3, #16]
 8011968:	7d1b      	ldrb	r3, [r3, #20]
}
 801196a:	4618      	mov	r0, r3
 801196c:	46bd      	mov	sp, r7
 801196e:	bc80      	pop	{r7}
 8011970:	4770      	bx	lr
 8011972:	bf00      	nop
 8011974:	20000d2c 	.word	0x20000d2c

08011978 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8011978:	b580      	push	{r7, lr}
 801197a:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 801197c:	4b06      	ldr	r3, [pc, #24]	; (8011998 <LoRaMacConfirmQueueIsFull+0x20>)
 801197e:	691b      	ldr	r3, [r3, #16]
 8011980:	7d1b      	ldrb	r3, [r3, #20]
 8011982:	4618      	mov	r0, r3
 8011984:	f7ff fe0a 	bl	801159c <IsListFull>
 8011988:	4603      	mov	r3, r0
 801198a:	2b00      	cmp	r3, #0
 801198c:	d001      	beq.n	8011992 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 801198e:	2301      	movs	r3, #1
 8011990:	e000      	b.n	8011994 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8011992:	2300      	movs	r3, #0
    }
}
 8011994:	4618      	mov	r0, r3
 8011996:	bd80      	pop	{r7, pc}
 8011998:	20000d2c 	.word	0x20000d2c

0801199c <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 801199c:	b580      	push	{r7, lr}
 801199e:	b08e      	sub	sp, #56	; 0x38
 80119a0:	af00      	add	r7, sp, #0
 80119a2:	60f8      	str	r0, [r7, #12]
 80119a4:	607b      	str	r3, [r7, #4]
 80119a6:	460b      	mov	r3, r1
 80119a8:	817b      	strh	r3, [r7, #10]
 80119aa:	4613      	mov	r3, r2
 80119ac:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 80119ae:	68fb      	ldr	r3, [r7, #12]
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	d101      	bne.n	80119b8 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80119b4:	230a      	movs	r3, #10
 80119b6:	e087      	b.n	8011ac8 <PayloadEncrypt+0x12c>
    }

    uint8_t bufferIndex = 0;
 80119b8:	2300      	movs	r3, #0
 80119ba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 80119be:	2301      	movs	r3, #1
 80119c0:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 80119c2:	2300      	movs	r3, #0
 80119c4:	623b      	str	r3, [r7, #32]
 80119c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80119ca:	2200      	movs	r2, #0
 80119cc:	601a      	str	r2, [r3, #0]
 80119ce:	605a      	str	r2, [r3, #4]
 80119d0:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 80119d2:	2300      	movs	r3, #0
 80119d4:	613b      	str	r3, [r7, #16]
 80119d6:	f107 0314 	add.w	r3, r7, #20
 80119da:	2200      	movs	r2, #0
 80119dc:	601a      	str	r2, [r3, #0]
 80119de:	605a      	str	r2, [r3, #4]
 80119e0:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 80119e2:	2301      	movs	r3, #1
 80119e4:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 80119e6:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80119ea:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	b2db      	uxtb	r3, r3
 80119f0:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	0a1b      	lsrs	r3, r3, #8
 80119f6:	b2db      	uxtb	r3, r3
 80119f8:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	0c1b      	lsrs	r3, r3, #16
 80119fe:	b2db      	uxtb	r3, r3
 8011a00:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	0e1b      	lsrs	r3, r3, #24
 8011a06:	b2db      	uxtb	r3, r3
 8011a08:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 8011a0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011a0c:	b2db      	uxtb	r3, r3
 8011a0e:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8011a10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011a12:	0a1b      	lsrs	r3, r3, #8
 8011a14:	b2db      	uxtb	r3, r3
 8011a16:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8011a18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011a1a:	0c1b      	lsrs	r3, r3, #16
 8011a1c:	b2db      	uxtb	r3, r3
 8011a1e:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8011a20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011a22:	0e1b      	lsrs	r3, r3, #24
 8011a24:	b2db      	uxtb	r3, r3
 8011a26:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8011a28:	e049      	b.n	8011abe <PayloadEncrypt+0x122>
    {
        aBlock[15] = ctr & 0xFF;
 8011a2a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8011a2c:	b2db      	uxtb	r3, r3
 8011a2e:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8011a30:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8011a32:	3301      	adds	r3, #1
 8011a34:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8011a36:	f107 0320 	add.w	r3, r7, #32
 8011a3a:	7a7a      	ldrb	r2, [r7, #9]
 8011a3c:	f107 0010 	add.w	r0, r7, #16
 8011a40:	2110      	movs	r1, #16
 8011a42:	f7f9 f81e 	bl	800aa82 <SecureElementAesEncrypt>
 8011a46:	4603      	mov	r3, r0
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d001      	beq.n	8011a50 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011a4c:	230f      	movs	r3, #15
 8011a4e:	e03b      	b.n	8011ac8 <PayloadEncrypt+0x12c>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8011a50:	2300      	movs	r3, #0
 8011a52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8011a56:	e01f      	b.n	8011a98 <PayloadEncrypt+0xfc>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8011a58:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8011a5c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011a60:	4413      	add	r3, r2
 8011a62:	461a      	mov	r2, r3
 8011a64:	68fb      	ldr	r3, [r7, #12]
 8011a66:	4413      	add	r3, r2
 8011a68:	7819      	ldrb	r1, [r3, #0]
 8011a6a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011a6e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8011a72:	4413      	add	r3, r2
 8011a74:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8011a78:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 8011a7c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011a80:	4403      	add	r3, r0
 8011a82:	4618      	mov	r0, r3
 8011a84:	68fb      	ldr	r3, [r7, #12]
 8011a86:	4403      	add	r3, r0
 8011a88:	404a      	eors	r2, r1
 8011a8a:	b2d2      	uxtb	r2, r2
 8011a8c:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8011a8e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011a92:	3301      	adds	r3, #1
 8011a94:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8011a98:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011a9c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8011aa0:	2a10      	cmp	r2, #16
 8011aa2:	bfa8      	it	ge
 8011aa4:	2210      	movge	r2, #16
 8011aa6:	b212      	sxth	r2, r2
 8011aa8:	4293      	cmp	r3, r2
 8011aaa:	dbd5      	blt.n	8011a58 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 8011aac:	897b      	ldrh	r3, [r7, #10]
 8011aae:	3b10      	subs	r3, #16
 8011ab0:	b29b      	uxth	r3, r3
 8011ab2:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8011ab4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011ab8:	3310      	adds	r3, #16
 8011aba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 8011abe:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	dcb1      	bgt.n	8011a2a <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011ac6:	2300      	movs	r3, #0
}
 8011ac8:	4618      	mov	r0, r3
 8011aca:	3738      	adds	r7, #56	; 0x38
 8011acc:	46bd      	mov	sp, r7
 8011ace:	bd80      	pop	{r7, pc}

08011ad0 <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8011ad0:	b490      	push	{r4, r7}
 8011ad2:	b082      	sub	sp, #8
 8011ad4:	af00      	add	r7, sp, #0
 8011ad6:	4604      	mov	r4, r0
 8011ad8:	4608      	mov	r0, r1
 8011ada:	4611      	mov	r1, r2
 8011adc:	461a      	mov	r2, r3
 8011ade:	4623      	mov	r3, r4
 8011ae0:	80fb      	strh	r3, [r7, #6]
 8011ae2:	4603      	mov	r3, r0
 8011ae4:	717b      	strb	r3, [r7, #5]
 8011ae6:	460b      	mov	r3, r1
 8011ae8:	713b      	strb	r3, [r7, #4]
 8011aea:	4613      	mov	r3, r2
 8011aec:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8011aee:	69bb      	ldr	r3, [r7, #24]
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	d101      	bne.n	8011af8 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011af4:	230a      	movs	r3, #10
 8011af6:	e04e      	b.n	8011b96 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8011af8:	69bb      	ldr	r3, [r7, #24]
 8011afa:	2249      	movs	r2, #73	; 0x49
 8011afc:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
/* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 8011afe:	69bb      	ldr	r3, [r7, #24]
 8011b00:	3301      	adds	r3, #1
 8011b02:	2200      	movs	r2, #0
 8011b04:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8011b06:	69bb      	ldr	r3, [r7, #24]
 8011b08:	3302      	adds	r3, #2
 8011b0a:	2200      	movs	r2, #0
 8011b0c:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8011b0e:	69bb      	ldr	r3, [r7, #24]
 8011b10:	3303      	adds	r3, #3
 8011b12:	2200      	movs	r2, #0
 8011b14:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8011b16:	69bb      	ldr	r3, [r7, #24]
 8011b18:	3304      	adds	r3, #4
 8011b1a:	2200      	movs	r2, #0
 8011b1c:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8011b1e:	69bb      	ldr	r3, [r7, #24]
 8011b20:	3305      	adds	r3, #5
 8011b22:	78fa      	ldrb	r2, [r7, #3]
 8011b24:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8011b26:	69bb      	ldr	r3, [r7, #24]
 8011b28:	3306      	adds	r3, #6
 8011b2a:	693a      	ldr	r2, [r7, #16]
 8011b2c:	b2d2      	uxtb	r2, r2
 8011b2e:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8011b30:	693b      	ldr	r3, [r7, #16]
 8011b32:	0a1a      	lsrs	r2, r3, #8
 8011b34:	69bb      	ldr	r3, [r7, #24]
 8011b36:	3307      	adds	r3, #7
 8011b38:	b2d2      	uxtb	r2, r2
 8011b3a:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8011b3c:	693b      	ldr	r3, [r7, #16]
 8011b3e:	0c1a      	lsrs	r2, r3, #16
 8011b40:	69bb      	ldr	r3, [r7, #24]
 8011b42:	3308      	adds	r3, #8
 8011b44:	b2d2      	uxtb	r2, r2
 8011b46:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8011b48:	693b      	ldr	r3, [r7, #16]
 8011b4a:	0e1a      	lsrs	r2, r3, #24
 8011b4c:	69bb      	ldr	r3, [r7, #24]
 8011b4e:	3309      	adds	r3, #9
 8011b50:	b2d2      	uxtb	r2, r2
 8011b52:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8011b54:	69bb      	ldr	r3, [r7, #24]
 8011b56:	330a      	adds	r3, #10
 8011b58:	697a      	ldr	r2, [r7, #20]
 8011b5a:	b2d2      	uxtb	r2, r2
 8011b5c:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8011b5e:	697b      	ldr	r3, [r7, #20]
 8011b60:	0a1a      	lsrs	r2, r3, #8
 8011b62:	69bb      	ldr	r3, [r7, #24]
 8011b64:	330b      	adds	r3, #11
 8011b66:	b2d2      	uxtb	r2, r2
 8011b68:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 8011b6a:	697b      	ldr	r3, [r7, #20]
 8011b6c:	0c1a      	lsrs	r2, r3, #16
 8011b6e:	69bb      	ldr	r3, [r7, #24]
 8011b70:	330c      	adds	r3, #12
 8011b72:	b2d2      	uxtb	r2, r2
 8011b74:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8011b76:	697b      	ldr	r3, [r7, #20]
 8011b78:	0e1a      	lsrs	r2, r3, #24
 8011b7a:	69bb      	ldr	r3, [r7, #24]
 8011b7c:	330d      	adds	r3, #13
 8011b7e:	b2d2      	uxtb	r2, r2
 8011b80:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8011b82:	69bb      	ldr	r3, [r7, #24]
 8011b84:	330e      	adds	r3, #14
 8011b86:	2200      	movs	r2, #0
 8011b88:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 8011b8a:	69bb      	ldr	r3, [r7, #24]
 8011b8c:	330f      	adds	r3, #15
 8011b8e:	88fa      	ldrh	r2, [r7, #6]
 8011b90:	b2d2      	uxtb	r2, r2
 8011b92:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8011b94:	2300      	movs	r3, #0
}
 8011b96:	4618      	mov	r0, r3
 8011b98:	3708      	adds	r7, #8
 8011b9a:	46bd      	mov	sp, r7
 8011b9c:	bc90      	pop	{r4, r7}
 8011b9e:	4770      	bx	lr

08011ba0 <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 8011ba0:	b590      	push	{r4, r7, lr}
 8011ba2:	b08b      	sub	sp, #44	; 0x2c
 8011ba4:	af04      	add	r7, sp, #16
 8011ba6:	6078      	str	r0, [r7, #4]
 8011ba8:	4608      	mov	r0, r1
 8011baa:	4611      	mov	r1, r2
 8011bac:	461a      	mov	r2, r3
 8011bae:	4603      	mov	r3, r0
 8011bb0:	807b      	strh	r3, [r7, #2]
 8011bb2:	460b      	mov	r3, r1
 8011bb4:	707b      	strb	r3, [r7, #1]
 8011bb6:	4613      	mov	r3, r2
 8011bb8:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	2b00      	cmp	r3, #0
 8011bbe:	d002      	beq.n	8011bc6 <ComputeCmacB0+0x26>
 8011bc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d101      	bne.n	8011bca <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011bc6:	230a      	movs	r3, #10
 8011bc8:	e024      	b.n	8011c14 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8011bca:	887b      	ldrh	r3, [r7, #2]
 8011bcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011bd0:	d901      	bls.n	8011bd6 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8011bd2:	230e      	movs	r3, #14
 8011bd4:	e01e      	b.n	8011c14 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8011bd6:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8011bda:	783a      	ldrb	r2, [r7, #0]
 8011bdc:	7879      	ldrb	r1, [r7, #1]
 8011bde:	8878      	ldrh	r0, [r7, #2]
 8011be0:	f107 0308 	add.w	r3, r7, #8
 8011be4:	9302      	str	r3, [sp, #8]
 8011be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011be8:	9301      	str	r3, [sp, #4]
 8011bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bec:	9300      	str	r3, [sp, #0]
 8011bee:	4623      	mov	r3, r4
 8011bf0:	f7ff ff6e 	bl	8011ad0 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8011bf4:	7879      	ldrb	r1, [r7, #1]
 8011bf6:	887a      	ldrh	r2, [r7, #2]
 8011bf8:	f107 0008 	add.w	r0, r7, #8
 8011bfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011bfe:	9300      	str	r3, [sp, #0]
 8011c00:	460b      	mov	r3, r1
 8011c02:	6879      	ldr	r1, [r7, #4]
 8011c04:	f7f8 fef0 	bl	800a9e8 <SecureElementComputeAesCmac>
 8011c08:	4603      	mov	r3, r0
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d001      	beq.n	8011c12 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011c0e:	230f      	movs	r3, #15
 8011c10:	e000      	b.n	8011c14 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8011c12:	2300      	movs	r3, #0
}
 8011c14:	4618      	mov	r0, r3
 8011c16:	371c      	adds	r7, #28
 8011c18:	46bd      	mov	sp, r7
 8011c1a:	bd90      	pop	{r4, r7, pc}

08011c1c <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8011c1c:	b590      	push	{r4, r7, lr}
 8011c1e:	b0cd      	sub	sp, #308	; 0x134
 8011c20:	af04      	add	r7, sp, #16
 8011c22:	1d3c      	adds	r4, r7, #4
 8011c24:	6020      	str	r0, [r4, #0]
 8011c26:	460c      	mov	r4, r1
 8011c28:	4610      	mov	r0, r2
 8011c2a:	4619      	mov	r1, r3
 8011c2c:	1cbb      	adds	r3, r7, #2
 8011c2e:	4622      	mov	r2, r4
 8011c30:	801a      	strh	r2, [r3, #0]
 8011c32:	1c7b      	adds	r3, r7, #1
 8011c34:	4602      	mov	r2, r0
 8011c36:	701a      	strb	r2, [r3, #0]
 8011c38:	463b      	mov	r3, r7
 8011c3a:	460a      	mov	r2, r1
 8011c3c:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 8011c3e:	1d3b      	adds	r3, r7, #4
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d101      	bne.n	8011c4a <VerifyCmacB0+0x2e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011c46:	230a      	movs	r3, #10
 8011c48:	e04b      	b.n	8011ce2 <VerifyCmacB0+0xc6>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8011c4a:	1cbb      	adds	r3, r7, #2
 8011c4c:	881b      	ldrh	r3, [r3, #0]
 8011c4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011c52:	d901      	bls.n	8011c58 <VerifyCmacB0+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8011c54:	230e      	movs	r3, #14
 8011c56:	e044      	b.n	8011ce2 <VerifyCmacB0+0xc6>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 8011c58:	f107 030c 	add.w	r3, r7, #12
 8011c5c:	f44f 7288 	mov.w	r2, #272	; 0x110
 8011c60:	2100      	movs	r1, #0
 8011c62:	4618      	mov	r0, r3
 8011c64:	f004 fde4 	bl	8016830 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8011c68:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 8011c6c:	463b      	mov	r3, r7
 8011c6e:	781a      	ldrb	r2, [r3, #0]
 8011c70:	1c7b      	adds	r3, r7, #1
 8011c72:	7819      	ldrb	r1, [r3, #0]
 8011c74:	1cbb      	adds	r3, r7, #2
 8011c76:	8818      	ldrh	r0, [r3, #0]
 8011c78:	f107 030c 	add.w	r3, r7, #12
 8011c7c:	9302      	str	r3, [sp, #8]
 8011c7e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8011c82:	9301      	str	r3, [sp, #4]
 8011c84:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8011c88:	9300      	str	r3, [sp, #0]
 8011c8a:	4623      	mov	r3, r4
 8011c8c:	f7ff ff20 	bl	8011ad0 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8011c90:	f107 030c 	add.w	r3, r7, #12
 8011c94:	3310      	adds	r3, #16
 8011c96:	1cba      	adds	r2, r7, #2
 8011c98:	8812      	ldrh	r2, [r2, #0]
 8011c9a:	1d39      	adds	r1, r7, #4
 8011c9c:	6809      	ldr	r1, [r1, #0]
 8011c9e:	4618      	mov	r0, r3
 8011ca0:	f004 fd8b 	bl	80167ba <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8011ca4:	2306      	movs	r3, #6
 8011ca6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8011caa:	1cbb      	adds	r3, r7, #2
 8011cac:	881b      	ldrh	r3, [r3, #0]
 8011cae:	3310      	adds	r3, #16
 8011cb0:	b299      	uxth	r1, r3
 8011cb2:	1c7b      	adds	r3, r7, #1
 8011cb4:	781b      	ldrb	r3, [r3, #0]
 8011cb6:	f107 000c 	add.w	r0, r7, #12
 8011cba:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8011cbe:	f7f8 feb1 	bl	800aa24 <SecureElementVerifyAesCmac>
 8011cc2:	4603      	mov	r3, r0
 8011cc4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8011cc8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8011ccc:	2b00      	cmp	r3, #0
 8011cce:	d101      	bne.n	8011cd4 <VerifyCmacB0+0xb8>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8011cd0:	2300      	movs	r3, #0
 8011cd2:	e006      	b.n	8011ce2 <VerifyCmacB0+0xc6>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8011cd4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8011cd8:	2b01      	cmp	r3, #1
 8011cda:	d101      	bne.n	8011ce0 <VerifyCmacB0+0xc4>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8011cdc:	2301      	movs	r3, #1
 8011cde:	e000      	b.n	8011ce2 <VerifyCmacB0+0xc6>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011ce0:	230f      	movs	r3, #15
}
 8011ce2:	4618      	mov	r0, r3
 8011ce4:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8011ce8:	46bd      	mov	sp, r7
 8011cea:	bd90      	pop	{r4, r7, pc}

08011cec <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8011cec:	b480      	push	{r7}
 8011cee:	b085      	sub	sp, #20
 8011cf0:	af00      	add	r7, sp, #0
 8011cf2:	4603      	mov	r3, r0
 8011cf4:	6039      	str	r1, [r7, #0]
 8011cf6:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8011cf8:	2300      	movs	r3, #0
 8011cfa:	73fb      	strb	r3, [r7, #15]
 8011cfc:	e011      	b.n	8011d22 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8011cfe:	7bfb      	ldrb	r3, [r7, #15]
 8011d00:	4a0c      	ldr	r2, [pc, #48]	; (8011d34 <GetKeyAddrItem+0x48>)
 8011d02:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8011d06:	79fa      	ldrb	r2, [r7, #7]
 8011d08:	429a      	cmp	r2, r3
 8011d0a:	d107      	bne.n	8011d1c <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8011d0c:	7bfb      	ldrb	r3, [r7, #15]
 8011d0e:	009b      	lsls	r3, r3, #2
 8011d10:	4a08      	ldr	r2, [pc, #32]	; (8011d34 <GetKeyAddrItem+0x48>)
 8011d12:	441a      	add	r2, r3
 8011d14:	683b      	ldr	r3, [r7, #0]
 8011d16:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8011d18:	2300      	movs	r3, #0
 8011d1a:	e006      	b.n	8011d2a <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8011d1c:	7bfb      	ldrb	r3, [r7, #15]
 8011d1e:	3301      	adds	r3, #1
 8011d20:	73fb      	strb	r3, [r7, #15]
 8011d22:	7bfb      	ldrb	r3, [r7, #15]
 8011d24:	2b01      	cmp	r3, #1
 8011d26:	d9ea      	bls.n	8011cfe <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8011d28:	230c      	movs	r3, #12
}
 8011d2a:	4618      	mov	r0, r3
 8011d2c:	3714      	adds	r7, #20
 8011d2e:	46bd      	mov	sp, r7
 8011d30:	bc80      	pop	{r7}
 8011d32:	4770      	bx	lr
 8011d34:	200001a8 	.word	0x200001a8

08011d38 <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint8_t* joinNonce, uint8_t* netID, uint8_t* devNonce )
{
 8011d38:	b580      	push	{r7, lr}
 8011d3a:	b088      	sub	sp, #32
 8011d3c:	af00      	add	r7, sp, #0
 8011d3e:	60b9      	str	r1, [r7, #8]
 8011d40:	607a      	str	r2, [r7, #4]
 8011d42:	603b      	str	r3, [r7, #0]
 8011d44:	4603      	mov	r3, r0
 8011d46:	73fb      	strb	r3, [r7, #15]
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 8011d48:	68bb      	ldr	r3, [r7, #8]
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d005      	beq.n	8011d5a <DeriveSessionKey10x+0x22>
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d002      	beq.n	8011d5a <DeriveSessionKey10x+0x22>
 8011d54:	683b      	ldr	r3, [r7, #0]
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d101      	bne.n	8011d5e <DeriveSessionKey10x+0x26>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011d5a:	230a      	movs	r3, #10
 8011d5c:	e03c      	b.n	8011dd8 <DeriveSessionKey10x+0xa0>
    }

    uint8_t compBase[16] = { 0 };
 8011d5e:	2300      	movs	r3, #0
 8011d60:	613b      	str	r3, [r7, #16]
 8011d62:	f107 0314 	add.w	r3, r7, #20
 8011d66:	2200      	movs	r2, #0
 8011d68:	601a      	str	r2, [r3, #0]
 8011d6a:	605a      	str	r2, [r3, #4]
 8011d6c:	609a      	str	r2, [r3, #8]

    switch( keyID )
 8011d6e:	7bfb      	ldrb	r3, [r7, #15]
 8011d70:	2b02      	cmp	r3, #2
 8011d72:	d002      	beq.n	8011d7a <DeriveSessionKey10x+0x42>
 8011d74:	2b03      	cmp	r3, #3
 8011d76:	d003      	beq.n	8011d80 <DeriveSessionKey10x+0x48>
 8011d78:	e005      	b.n	8011d86 <DeriveSessionKey10x+0x4e>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 8011d7a:	2301      	movs	r3, #1
 8011d7c:	743b      	strb	r3, [r7, #16]
            break;
 8011d7e:	e004      	b.n	8011d8a <DeriveSessionKey10x+0x52>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8011d80:	2302      	movs	r3, #2
 8011d82:	743b      	strb	r3, [r7, #16]
            break;
 8011d84:	e001      	b.n	8011d8a <DeriveSessionKey10x+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8011d86:	230b      	movs	r3, #11
 8011d88:	e026      	b.n	8011dd8 <DeriveSessionKey10x+0xa0>
    }

    memcpy1( compBase + 1, joinNonce, 3 );
 8011d8a:	f107 0310 	add.w	r3, r7, #16
 8011d8e:	3301      	adds	r3, #1
 8011d90:	2203      	movs	r2, #3
 8011d92:	68b9      	ldr	r1, [r7, #8]
 8011d94:	4618      	mov	r0, r3
 8011d96:	f004 fd10 	bl	80167ba <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 8011d9a:	f107 0310 	add.w	r3, r7, #16
 8011d9e:	3304      	adds	r3, #4
 8011da0:	2203      	movs	r2, #3
 8011da2:	6879      	ldr	r1, [r7, #4]
 8011da4:	4618      	mov	r0, r3
 8011da6:	f004 fd08 	bl	80167ba <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 8011daa:	f107 0310 	add.w	r3, r7, #16
 8011dae:	3307      	adds	r3, #7
 8011db0:	2202      	movs	r2, #2
 8011db2:	6839      	ldr	r1, [r7, #0]
 8011db4:	4618      	mov	r0, r3
 8011db6:	f004 fd00 	bl	80167ba <memcpy1>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8011dba:	4b09      	ldr	r3, [pc, #36]	; (8011de0 <DeriveSessionKey10x+0xa8>)
 8011dbc:	6818      	ldr	r0, [r3, #0]
 8011dbe:	7bfb      	ldrb	r3, [r7, #15]
 8011dc0:	f107 0110 	add.w	r1, r7, #16
 8011dc4:	2201      	movs	r2, #1
 8011dc6:	6800      	ldr	r0, [r0, #0]
 8011dc8:	f7f8 febc 	bl	800ab44 <SecureElementDeriveAndStoreKey>
 8011dcc:	4603      	mov	r3, r0
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d001      	beq.n	8011dd6 <DeriveSessionKey10x+0x9e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011dd2:	230f      	movs	r3, #15
 8011dd4:	e000      	b.n	8011dd8 <DeriveSessionKey10x+0xa0>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011dd6:	2300      	movs	r3, #0
}
 8011dd8:	4618      	mov	r0, r3
 8011dda:	3720      	adds	r7, #32
 8011ddc:	46bd      	mov	sp, r7
 8011dde:	bd80      	pop	{r7, pc}
 8011de0:	20000d40 	.word	0x20000d40

08011de4 <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8011de4:	b480      	push	{r7}
 8011de6:	b083      	sub	sp, #12
 8011de8:	af00      	add	r7, sp, #0
 8011dea:	4603      	mov	r3, r0
 8011dec:	6039      	str	r1, [r7, #0]
 8011dee:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8011df0:	683b      	ldr	r3, [r7, #0]
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d101      	bne.n	8011dfa <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011df6:	230a      	movs	r3, #10
 8011df8:	e03b      	b.n	8011e72 <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 8011dfa:	79fb      	ldrb	r3, [r7, #7]
 8011dfc:	3b01      	subs	r3, #1
 8011dfe:	2b03      	cmp	r3, #3
 8011e00:	d834      	bhi.n	8011e6c <GetLastFcntDown+0x88>
 8011e02:	a201      	add	r2, pc, #4	; (adr r2, 8011e08 <GetLastFcntDown+0x24>)
 8011e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e08:	08011e19 	.word	0x08011e19
 8011e0c:	08011e31 	.word	0x08011e31
 8011e10:	08011e49 	.word	0x08011e49
 8011e14:	08011e61 	.word	0x08011e61
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8011e18:	4b18      	ldr	r3, [pc, #96]	; (8011e7c <GetLastFcntDown+0x98>)
 8011e1a:	681b      	ldr	r3, [r3, #0]
 8011e1c:	691a      	ldr	r2, [r3, #16]
 8011e1e:	683b      	ldr	r3, [r7, #0]
 8011e20:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8011e22:	4b16      	ldr	r3, [pc, #88]	; (8011e7c <GetLastFcntDown+0x98>)
 8011e24:	681a      	ldr	r2, [r3, #0]
 8011e26:	4b15      	ldr	r3, [pc, #84]	; (8011e7c <GetLastFcntDown+0x98>)
 8011e28:	681b      	ldr	r3, [r3, #0]
 8011e2a:	3210      	adds	r2, #16
 8011e2c:	621a      	str	r2, [r3, #32]
            break;
 8011e2e:	e01f      	b.n	8011e70 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8011e30:	4b12      	ldr	r3, [pc, #72]	; (8011e7c <GetLastFcntDown+0x98>)
 8011e32:	681b      	ldr	r3, [r3, #0]
 8011e34:	695a      	ldr	r2, [r3, #20]
 8011e36:	683b      	ldr	r3, [r7, #0]
 8011e38:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8011e3a:	4b10      	ldr	r3, [pc, #64]	; (8011e7c <GetLastFcntDown+0x98>)
 8011e3c:	681a      	ldr	r2, [r3, #0]
 8011e3e:	4b0f      	ldr	r3, [pc, #60]	; (8011e7c <GetLastFcntDown+0x98>)
 8011e40:	681b      	ldr	r3, [r3, #0]
 8011e42:	3214      	adds	r2, #20
 8011e44:	621a      	str	r2, [r3, #32]
            break;
 8011e46:	e013      	b.n	8011e70 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 8011e48:	4b0c      	ldr	r3, [pc, #48]	; (8011e7c <GetLastFcntDown+0x98>)
 8011e4a:	681b      	ldr	r3, [r3, #0]
 8011e4c:	699a      	ldr	r2, [r3, #24]
 8011e4e:	683b      	ldr	r3, [r7, #0]
 8011e50:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8011e52:	4b0a      	ldr	r3, [pc, #40]	; (8011e7c <GetLastFcntDown+0x98>)
 8011e54:	681a      	ldr	r2, [r3, #0]
 8011e56:	4b09      	ldr	r3, [pc, #36]	; (8011e7c <GetLastFcntDown+0x98>)
 8011e58:	681b      	ldr	r3, [r3, #0]
 8011e5a:	3218      	adds	r2, #24
 8011e5c:	621a      	str	r2, [r3, #32]
            break;
 8011e5e:	e007      	b.n	8011e70 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8011e60:	4b06      	ldr	r3, [pc, #24]	; (8011e7c <GetLastFcntDown+0x98>)
 8011e62:	681b      	ldr	r3, [r3, #0]
 8011e64:	69da      	ldr	r2, [r3, #28]
 8011e66:	683b      	ldr	r3, [r7, #0]
 8011e68:	601a      	str	r2, [r3, #0]
            break;
 8011e6a:	e001      	b.n	8011e70 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8011e6c:	2305      	movs	r3, #5
 8011e6e:	e000      	b.n	8011e72 <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8011e70:	2300      	movs	r3, #0
}
 8011e72:	4618      	mov	r0, r3
 8011e74:	370c      	adds	r7, #12
 8011e76:	46bd      	mov	sp, r7
 8011e78:	bc80      	pop	{r7}
 8011e7a:	4770      	bx	lr
 8011e7c:	20000d40 	.word	0x20000d40

08011e80 <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8011e80:	b580      	push	{r7, lr}
 8011e82:	b084      	sub	sp, #16
 8011e84:	af00      	add	r7, sp, #0
 8011e86:	4603      	mov	r3, r0
 8011e88:	6039      	str	r1, [r7, #0]
 8011e8a:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8011e8c:	2300      	movs	r3, #0
 8011e8e:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8011e90:	f107 020c 	add.w	r2, r7, #12
 8011e94:	79fb      	ldrb	r3, [r7, #7]
 8011e96:	4611      	mov	r1, r2
 8011e98:	4618      	mov	r0, r3
 8011e9a:	f7ff ffa3 	bl	8011de4 <GetLastFcntDown>
 8011e9e:	4603      	mov	r3, r0
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d001      	beq.n	8011ea8 <CheckFCntDown+0x28>
    {
        return false;
 8011ea4:	2300      	movs	r3, #0
 8011ea6:	e00a      	b.n	8011ebe <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8011ea8:	68fb      	ldr	r3, [r7, #12]
 8011eaa:	683a      	ldr	r2, [r7, #0]
 8011eac:	429a      	cmp	r2, r3
 8011eae:	d803      	bhi.n	8011eb8 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 8011eb0:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8011eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011eb6:	d101      	bne.n	8011ebc <CheckFCntDown+0x3c>
    {
        return true;
 8011eb8:	2301      	movs	r3, #1
 8011eba:	e000      	b.n	8011ebe <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8011ebc:	2300      	movs	r3, #0
    }
}
 8011ebe:	4618      	mov	r0, r3
 8011ec0:	3710      	adds	r7, #16
 8011ec2:	46bd      	mov	sp, r7
 8011ec4:	bd80      	pop	{r7, pc}
	...

08011ec8 <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8011ec8:	b580      	push	{r7, lr}
 8011eca:	b082      	sub	sp, #8
 8011ecc:	af00      	add	r7, sp, #0
 8011ece:	4603      	mov	r3, r0
 8011ed0:	6039      	str	r1, [r7, #0]
 8011ed2:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8011ed4:	79fb      	ldrb	r3, [r7, #7]
 8011ed6:	3b01      	subs	r3, #1
 8011ed8:	2b03      	cmp	r3, #3
 8011eda:	d81f      	bhi.n	8011f1c <UpdateFCntDown+0x54>
 8011edc:	a201      	add	r2, pc, #4	; (adr r2, 8011ee4 <UpdateFCntDown+0x1c>)
 8011ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ee2:	bf00      	nop
 8011ee4:	08011ef5 	.word	0x08011ef5
 8011ee8:	08011eff 	.word	0x08011eff
 8011eec:	08011f09 	.word	0x08011f09
 8011ef0:	08011f13 	.word	0x08011f13
    {
        case N_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 8011ef4:	4b0d      	ldr	r3, [pc, #52]	; (8011f2c <UpdateFCntDown+0x64>)
 8011ef6:	681b      	ldr	r3, [r3, #0]
 8011ef8:	683a      	ldr	r2, [r7, #0]
 8011efa:	611a      	str	r2, [r3, #16]
            break;
 8011efc:	e00f      	b.n	8011f1e <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 8011efe:	4b0b      	ldr	r3, [pc, #44]	; (8011f2c <UpdateFCntDown+0x64>)
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	683a      	ldr	r2, [r7, #0]
 8011f04:	615a      	str	r2, [r3, #20]
            break;
 8011f06:	e00a      	b.n	8011f1e <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 8011f08:	4b08      	ldr	r3, [pc, #32]	; (8011f2c <UpdateFCntDown+0x64>)
 8011f0a:	681b      	ldr	r3, [r3, #0]
 8011f0c:	683a      	ldr	r2, [r7, #0]
 8011f0e:	619a      	str	r2, [r3, #24]
            break;
 8011f10:	e005      	b.n	8011f1e <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_0:
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 8011f12:	4b06      	ldr	r3, [pc, #24]	; (8011f2c <UpdateFCntDown+0x64>)
 8011f14:	681b      	ldr	r3, [r3, #0]
 8011f16:	683a      	ldr	r2, [r7, #0]
 8011f18:	61da      	str	r2, [r3, #28]
            break;
 8011f1a:	e000      	b.n	8011f1e <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            break;
 8011f1c:	bf00      	nop
    }
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8011f1e:	4b03      	ldr	r3, [pc, #12]	; (8011f2c <UpdateFCntDown+0x64>)
 8011f20:	685b      	ldr	r3, [r3, #4]
 8011f22:	4798      	blx	r3
}
 8011f24:	bf00      	nop
 8011f26:	3708      	adds	r7, #8
 8011f28:	46bd      	mov	sp, r7
 8011f2a:	bd80      	pop	{r7, pc}
 8011f2c:	20000d40 	.word	0x20000d40

08011f30 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8011f30:	b580      	push	{r7, lr}
 8011f32:	af00      	add	r7, sp, #0

    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8011f34:	4b11      	ldr	r3, [pc, #68]	; (8011f7c <ResetFCnts+0x4c>)
 8011f36:	681b      	ldr	r3, [r3, #0]
 8011f38:	2200      	movs	r2, #0
 8011f3a:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8011f3c:	4b0f      	ldr	r3, [pc, #60]	; (8011f7c <ResetFCnts+0x4c>)
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	f04f 32ff 	mov.w	r2, #4294967295
 8011f44:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8011f46:	4b0d      	ldr	r3, [pc, #52]	; (8011f7c <ResetFCnts+0x4c>)
 8011f48:	681b      	ldr	r3, [r3, #0]
 8011f4a:	f04f 32ff 	mov.w	r2, #4294967295
 8011f4e:	615a      	str	r2, [r3, #20]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8011f50:	4b0a      	ldr	r3, [pc, #40]	; (8011f7c <ResetFCnts+0x4c>)
 8011f52:	681b      	ldr	r3, [r3, #0]
 8011f54:	f04f 32ff 	mov.w	r2, #4294967295
 8011f58:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8011f5a:	4b08      	ldr	r3, [pc, #32]	; (8011f7c <ResetFCnts+0x4c>)
 8011f5c:	681a      	ldr	r2, [r3, #0]
 8011f5e:	4b07      	ldr	r3, [pc, #28]	; (8011f7c <ResetFCnts+0x4c>)
 8011f60:	681b      	ldr	r3, [r3, #0]
 8011f62:	3218      	adds	r2, #24
 8011f64:	621a      	str	r2, [r3, #32]

    CryptoCtx.NvmCtx->FCntList.McFCntDown0 = FCNT_DOWN_INITAL_VALUE;
 8011f66:	4b05      	ldr	r3, [pc, #20]	; (8011f7c <ResetFCnts+0x4c>)
 8011f68:	681b      	ldr	r3, [r3, #0]
 8011f6a:	f04f 32ff 	mov.w	r2, #4294967295
 8011f6e:	61da      	str	r2, [r3, #28]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    CryptoCtx.NvmCtx->FCntList.McFCntDown1 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown2 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown3 = FCNT_DOWN_INITAL_VALUE;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8011f70:	4b02      	ldr	r3, [pc, #8]	; (8011f7c <ResetFCnts+0x4c>)
 8011f72:	685b      	ldr	r3, [r3, #4]
 8011f74:	4798      	blx	r3
}
 8011f76:	bf00      	nop
 8011f78:	bd80      	pop	{r7, pc}
 8011f7a:	bf00      	nop
 8011f7c:	20000d40 	.word	0x20000d40

08011f80 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
 8011f80:	b480      	push	{r7}
 8011f82:	af00      	add	r7, sp, #0
    return;
 8011f84:	bf00      	nop
}
 8011f86:	46bd      	mov	sp, r7
 8011f88:	bc80      	pop	{r7}
 8011f8a:	4770      	bx	lr

08011f8c <LoRaMacCryptoInit>:
/*
 *  API functions
 */

LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmEvent cryptoNvmCtxChanged )
{
 8011f8c:	b580      	push	{r7, lr}
 8011f8e:	b082      	sub	sp, #8
 8011f90:	af00      	add	r7, sp, #0
 8011f92:	6078      	str	r0, [r7, #4]
    // Assign non volatile context
    CryptoCtx.NvmCtx = &NvmCryptoCtx;
 8011f94:	4b15      	ldr	r3, [pc, #84]	; (8011fec <LoRaMacCryptoInit+0x60>)
 8011f96:	4a16      	ldr	r2, [pc, #88]	; (8011ff0 <LoRaMacCryptoInit+0x64>)
 8011f98:	601a      	str	r2, [r3, #0]

    // Assign callback
    if( cryptoNvmCtxChanged != 0 )
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d003      	beq.n	8011fa8 <LoRaMacCryptoInit+0x1c>
    {
        CryptoCtx.EventCryptoNvmCtxChanged = cryptoNvmCtxChanged;
 8011fa0:	4a12      	ldr	r2, [pc, #72]	; (8011fec <LoRaMacCryptoInit+0x60>)
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	6053      	str	r3, [r2, #4]
 8011fa6:	e002      	b.n	8011fae <LoRaMacCryptoInit+0x22>
    }
    else
    {
        CryptoCtx.EventCryptoNvmCtxChanged = DummyCB;
 8011fa8:	4b10      	ldr	r3, [pc, #64]	; (8011fec <LoRaMacCryptoInit+0x60>)
 8011faa:	4a12      	ldr	r2, [pc, #72]	; (8011ff4 <LoRaMacCryptoInit+0x68>)
 8011fac:	605a      	str	r2, [r3, #4]
    }

    // Initialize with default
    memset1( ( uint8_t* )CryptoCtx.NvmCtx, 0, sizeof( LoRaMacCryptoNvmCtx_t ) );
 8011fae:	4b0f      	ldr	r3, [pc, #60]	; (8011fec <LoRaMacCryptoInit+0x60>)
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	2224      	movs	r2, #36	; 0x24
 8011fb4:	2100      	movs	r1, #0
 8011fb6:	4618      	mov	r0, r3
 8011fb8:	f004 fc3a 	bl	8016830 <memset1>

    // Set default LoRaWAN version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Major = 1;
 8011fbc:	4b0b      	ldr	r3, [pc, #44]	; (8011fec <LoRaMacCryptoInit+0x60>)
 8011fbe:	681b      	ldr	r3, [r3, #0]
 8011fc0:	2201      	movs	r2, #1
 8011fc2:	70da      	strb	r2, [r3, #3]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 8011fc4:	4b09      	ldr	r3, [pc, #36]	; (8011fec <LoRaMacCryptoInit+0x60>)
 8011fc6:	681b      	ldr	r3, [r3, #0]
 8011fc8:	2201      	movs	r2, #1
 8011fca:	709a      	strb	r2, [r3, #2]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Patch = 1;
 8011fcc:	4b07      	ldr	r3, [pc, #28]	; (8011fec <LoRaMacCryptoInit+0x60>)
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	2201      	movs	r2, #1
 8011fd2:	705a      	strb	r2, [r3, #1]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Revision = 0;
 8011fd4:	4b05      	ldr	r3, [pc, #20]	; (8011fec <LoRaMacCryptoInit+0x60>)
 8011fd6:	681b      	ldr	r3, [r3, #0]
 8011fd8:	2200      	movs	r2, #0
 8011fda:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8011fdc:	f7ff ffa8 	bl	8011f30 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8011fe0:	2300      	movs	r3, #0
}
 8011fe2:	4618      	mov	r0, r3
 8011fe4:	3708      	adds	r7, #8
 8011fe6:	46bd      	mov	sp, r7
 8011fe8:	bd80      	pop	{r7, pc}
 8011fea:	bf00      	nop
 8011fec:	20000d40 	.word	0x20000d40
 8011ff0:	20000d48 	.word	0x20000d48
 8011ff4:	08011f81 	.word	0x08011f81

08011ff8 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8011ff8:	b480      	push	{r7}
 8011ffa:	b083      	sub	sp, #12
 8011ffc:	af00      	add	r7, sp, #0
 8011ffe:	6078      	str	r0, [r7, #4]
    CryptoCtx.NvmCtx->LrWanVersion = version;
 8012000:	4b04      	ldr	r3, [pc, #16]	; (8012014 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8012002:	681b      	ldr	r3, [r3, #0]
 8012004:	687a      	ldr	r2, [r7, #4]
 8012006:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8012008:	2300      	movs	r3, #0
}
 801200a:	4618      	mov	r0, r3
 801200c:	370c      	adds	r7, #12
 801200e:	46bd      	mov	sp, r7
 8012010:	bc80      	pop	{r7}
 8012012:	4770      	bx	lr
 8012014:	20000d40 	.word	0x20000d40

08012018 <LoRaMacCryptoRestoreNvmCtx>:

LoRaMacCryptoStatus_t LoRaMacCryptoRestoreNvmCtx( void* cryptoNvmCtx )
{
 8012018:	b580      	push	{r7, lr}
 801201a:	b082      	sub	sp, #8
 801201c:	af00      	add	r7, sp, #0
 801201e:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( cryptoNvmCtx != 0 )
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	2b00      	cmp	r3, #0
 8012024:	d006      	beq.n	8012034 <LoRaMacCryptoRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCryptoCtx, ( uint8_t* )cryptoNvmCtx, CRYPTO_NVM_CTX_SIZE );
 8012026:	2224      	movs	r2, #36	; 0x24
 8012028:	6879      	ldr	r1, [r7, #4]
 801202a:	4805      	ldr	r0, [pc, #20]	; (8012040 <LoRaMacCryptoRestoreNvmCtx+0x28>)
 801202c:	f004 fbc5 	bl	80167ba <memcpy1>
        return LORAMAC_CRYPTO_SUCCESS;
 8012030:	2300      	movs	r3, #0
 8012032:	e000      	b.n	8012036 <LoRaMacCryptoRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012034:	230a      	movs	r3, #10
    }
}
 8012036:	4618      	mov	r0, r3
 8012038:	3708      	adds	r7, #8
 801203a:	46bd      	mov	sp, r7
 801203c:	bd80      	pop	{r7, pc}
 801203e:	bf00      	nop
 8012040:	20000d48 	.word	0x20000d48

08012044 <LoRaMacCryptoGetNvmCtx>:

void* LoRaMacCryptoGetNvmCtx( size_t* cryptoNvmCtxSize )
{
 8012044:	b480      	push	{r7}
 8012046:	b083      	sub	sp, #12
 8012048:	af00      	add	r7, sp, #0
 801204a:	6078      	str	r0, [r7, #4]
    *cryptoNvmCtxSize = CRYPTO_NVM_CTX_SIZE;
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	2224      	movs	r2, #36	; 0x24
 8012050:	601a      	str	r2, [r3, #0]
    return &NvmCryptoCtx;
 8012052:	4b03      	ldr	r3, [pc, #12]	; (8012060 <LoRaMacCryptoGetNvmCtx+0x1c>)
}
 8012054:	4618      	mov	r0, r3
 8012056:	370c      	adds	r7, #12
 8012058:	46bd      	mov	sp, r7
 801205a:	bc80      	pop	{r7}
 801205c:	4770      	bx	lr
 801205e:	bf00      	nop
 8012060:	20000d48 	.word	0x20000d48

08012064 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8012064:	b480      	push	{r7}
 8012066:	b083      	sub	sp, #12
 8012068:	af00      	add	r7, sp, #0
 801206a:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	2b00      	cmp	r3, #0
 8012070:	d101      	bne.n	8012076 <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012072:	230a      	movs	r3, #10
 8012074:	e006      	b.n	8012084 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 8012076:	4b06      	ldr	r3, [pc, #24]	; (8012090 <LoRaMacCryptoGetFCntUp+0x2c>)
 8012078:	681b      	ldr	r3, [r3, #0]
 801207a:	68db      	ldr	r3, [r3, #12]
 801207c:	1c5a      	adds	r2, r3, #1
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8012082:	2300      	movs	r3, #0
}
 8012084:	4618      	mov	r0, r3
 8012086:	370c      	adds	r7, #12
 8012088:	46bd      	mov	sp, r7
 801208a:	bc80      	pop	{r7}
 801208c:	4770      	bx	lr
 801208e:	bf00      	nop
 8012090:	20000d40 	.word	0x20000d40

08012094 <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 8012094:	b5b0      	push	{r4, r5, r7, lr}
 8012096:	b088      	sub	sp, #32
 8012098:	af00      	add	r7, sp, #0
 801209a:	60ba      	str	r2, [r7, #8]
 801209c:	607b      	str	r3, [r7, #4]
 801209e:	4603      	mov	r3, r0
 80120a0:	73fb      	strb	r3, [r7, #15]
 80120a2:	460b      	mov	r3, r1
 80120a4:	81bb      	strh	r3, [r7, #12]
    uint32_t lastDown = 0;
 80120a6:	2300      	movs	r3, #0
 80120a8:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 80120aa:	2300      	movs	r3, #0
 80120ac:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 80120ae:	2313      	movs	r3, #19
 80120b0:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 80120b2:	687b      	ldr	r3, [r7, #4]
 80120b4:	2b00      	cmp	r3, #0
 80120b6:	d101      	bne.n	80120bc <LoRaMacCryptoGetFCntDown+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80120b8:	230a      	movs	r3, #10
 80120ba:	e04f      	b.n	801215c <LoRaMacCryptoGetFCntDown+0xc8>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 80120bc:	f107 0214 	add.w	r2, r7, #20
 80120c0:	7bfb      	ldrb	r3, [r7, #15]
 80120c2:	4611      	mov	r1, r2
 80120c4:	4618      	mov	r0, r3
 80120c6:	f7ff fe8d 	bl	8011de4 <GetLastFcntDown>
 80120ca:	4603      	mov	r3, r0
 80120cc:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 80120ce:	7efb      	ldrb	r3, [r7, #27]
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d001      	beq.n	80120d8 <LoRaMacCryptoGetFCntDown+0x44>
    {
        return cryptoStatus;
 80120d4:	7efb      	ldrb	r3, [r7, #27]
 80120d6:	e041      	b.n	801215c <LoRaMacCryptoGetFCntDown+0xc8>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 80120d8:	697b      	ldr	r3, [r7, #20]
 80120da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120de:	d103      	bne.n	80120e8 <LoRaMacCryptoGetFCntDown+0x54>
    {
        *currentDown = frameFcnt;
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	68ba      	ldr	r2, [r7, #8]
 80120e4:	601a      	str	r2, [r3, #0]
 80120e6:	e01e      	b.n	8012126 <LoRaMacCryptoGetFCntDown+0x92>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 80120e8:	697b      	ldr	r3, [r7, #20]
 80120ea:	b29b      	uxth	r3, r3
 80120ec:	68ba      	ldr	r2, [r7, #8]
 80120ee:	1ad3      	subs	r3, r2, r3
 80120f0:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 80120f2:	69fb      	ldr	r3, [r7, #28]
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	dd05      	ble.n	8012104 <LoRaMacCryptoGetFCntDown+0x70>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 80120f8:	697a      	ldr	r2, [r7, #20]
 80120fa:	69fb      	ldr	r3, [r7, #28]
 80120fc:	441a      	add	r2, r3
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	601a      	str	r2, [r3, #0]
 8012102:	e010      	b.n	8012126 <LoRaMacCryptoGetFCntDown+0x92>
        }
        else if( fCntDiff == 0 )
 8012104:	69fb      	ldr	r3, [r7, #28]
 8012106:	2b00      	cmp	r3, #0
 8012108:	d104      	bne.n	8012114 <LoRaMacCryptoGetFCntDown+0x80>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 801210a:	697a      	ldr	r2, [r7, #20]
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8012110:	2307      	movs	r3, #7
 8012112:	e023      	b.n	801215c <LoRaMacCryptoGetFCntDown+0xc8>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8012114:	697b      	ldr	r3, [r7, #20]
 8012116:	0c1b      	lsrs	r3, r3, #16
 8012118:	041b      	lsls	r3, r3, #16
 801211a:	68ba      	ldr	r2, [r7, #8]
 801211c:	4413      	add	r3, r2
 801211e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8012126:	4b0f      	ldr	r3, [pc, #60]	; (8012164 <LoRaMacCryptoGetFCntDown+0xd0>)
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	789b      	ldrb	r3, [r3, #2]
 801212c:	2b00      	cmp	r3, #0
 801212e:	d114      	bne.n	801215a <LoRaMacCryptoGetFCntDown+0xc6>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	681b      	ldr	r3, [r3, #0]
 8012134:	4618      	mov	r0, r3
 8012136:	f04f 0100 	mov.w	r1, #0
 801213a:	697b      	ldr	r3, [r7, #20]
 801213c:	461a      	mov	r2, r3
 801213e:	f04f 0300 	mov.w	r3, #0
 8012142:	1a84      	subs	r4, r0, r2
 8012144:	eb61 0503 	sbc.w	r5, r1, r3
 8012148:	89ba      	ldrh	r2, [r7, #12]
 801214a:	f04f 0300 	mov.w	r3, #0
 801214e:	4294      	cmp	r4, r2
 8012150:	eb75 0303 	sbcs.w	r3, r5, r3
 8012154:	db01      	blt.n	801215a <LoRaMacCryptoGetFCntDown+0xc6>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 8012156:	2308      	movs	r3, #8
 8012158:	e000      	b.n	801215c <LoRaMacCryptoGetFCntDown+0xc8>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801215a:	2300      	movs	r3, #0
}
 801215c:	4618      	mov	r0, r3
 801215e:	3720      	adds	r7, #32
 8012160:	46bd      	mov	sp, r7
 8012162:	bdb0      	pop	{r4, r5, r7, pc}
 8012164:	20000d40 	.word	0x20000d40

08012168 <LoRaMacCryptoSetMulticastReference>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8012168:	b480      	push	{r7}
 801216a:	b083      	sub	sp, #12
 801216c:	af00      	add	r7, sp, #0
 801216e:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	2b00      	cmp	r3, #0
 8012174:	d101      	bne.n	801217a <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012176:	230a      	movs	r3, #10
 8012178:	e006      	b.n	8012188 <LoRaMacCryptoSetMulticastReference+0x20>
    }

    multicastList[0].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 801217a:	4b06      	ldr	r3, [pc, #24]	; (8012194 <LoRaMacCryptoSetMulticastReference+0x2c>)
 801217c:	681b      	ldr	r3, [r3, #0]
 801217e:	f103 021c 	add.w	r2, r3, #28
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	621a      	str	r2, [r3, #32]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    multicastList[1].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown1;
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    return LORAMAC_CRYPTO_SUCCESS;
 8012186:	2300      	movs	r3, #0
}
 8012188:	4618      	mov	r0, r3
 801218a:	370c      	adds	r7, #12
 801218c:	46bd      	mov	sp, r7
 801218e:	bc80      	pop	{r7}
 8012190:	4770      	bx	lr
 8012192:	bf00      	nop
 8012194:	20000d40 	.word	0x20000d40

08012198 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8012198:	b580      	push	{r7, lr}
 801219a:	b082      	sub	sp, #8
 801219c:	af00      	add	r7, sp, #0
 801219e:	4603      	mov	r3, r0
 80121a0:	6039      	str	r1, [r7, #0]
 80121a2:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 80121a4:	79fb      	ldrb	r3, [r7, #7]
 80121a6:	6839      	ldr	r1, [r7, #0]
 80121a8:	4618      	mov	r0, r3
 80121aa:	f7f8 fbb9 	bl	800a920 <SecureElementSetKey>
 80121ae:	4603      	mov	r3, r0
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d001      	beq.n	80121b8 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80121b4:	230f      	movs	r3, #15
 80121b6:	e014      	b.n	80121e2 <LoRaMacCryptoSetKey+0x4a>
    }
    if( keyID == APP_KEY )
 80121b8:	79fb      	ldrb	r3, [r7, #7]
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d110      	bne.n	80121e0 <LoRaMacCryptoSetKey+0x48>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( keyID ) != LORAMAC_CRYPTO_SUCCESS )
 80121be:	79fb      	ldrb	r3, [r7, #7]
 80121c0:	4618      	mov	r0, r3
 80121c2:	f000 fa21 	bl	8012608 <LoRaMacCryptoDeriveMcRootKey>
 80121c6:	4603      	mov	r3, r0
 80121c8:	2b00      	cmp	r3, #0
 80121ca:	d001      	beq.n	80121d0 <LoRaMacCryptoSetKey+0x38>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80121cc:	230f      	movs	r3, #15
 80121ce:	e008      	b.n	80121e2 <LoRaMacCryptoSetKey+0x4a>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 80121d0:	2004      	movs	r0, #4
 80121d2:	f000 fa47 	bl	8012664 <LoRaMacCryptoDeriveMcKEKey>
 80121d6:	4603      	mov	r3, r0
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d001      	beq.n	80121e0 <LoRaMacCryptoSetKey+0x48>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80121dc:	230f      	movs	r3, #15
 80121de:	e000      	b.n	80121e2 <LoRaMacCryptoSetKey+0x4a>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80121e0:	2300      	movs	r3, #0
}
 80121e2:	4618      	mov	r0, r3
 80121e4:	3708      	adds	r7, #8
 80121e6:	46bd      	mov	sp, r7
 80121e8:	bd80      	pop	{r7, pc}
	...

080121ec <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80121ec:	b580      	push	{r7, lr}
 80121ee:	b086      	sub	sp, #24
 80121f0:	af02      	add	r7, sp, #8
 80121f2:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d101      	bne.n	80121fe <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80121fa:	230a      	movs	r3, #10
 80121fc:	e036      	b.n	801226c <LoRaMacCryptoPrepareJoinRequest+0x80>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 80121fe:	2301      	movs	r3, #1
 8012200:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 8012202:	2300      	movs	r3, #0
 8012204:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 8012206:	f107 0308 	add.w	r3, r7, #8
 801220a:	4618      	mov	r0, r3
 801220c:	f7f8 fd62 	bl	800acd4 <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 8012210:	68ba      	ldr	r2, [r7, #8]
 8012212:	4b18      	ldr	r3, [pc, #96]	; (8012274 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8012214:	681b      	ldr	r3, [r3, #0]
 8012216:	b292      	uxth	r2, r2
 8012218:	809a      	strh	r2, [r3, #4]
#else
    CryptoCtx.NvmCtx->DevNonce++;
#endif
    CryptoCtx.EventCryptoNvmCtxChanged( );
 801221a:	4b16      	ldr	r3, [pc, #88]	; (8012274 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 801221c:	685b      	ldr	r3, [r3, #4]
 801221e:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 8012220:	4b14      	ldr	r3, [pc, #80]	; (8012274 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8012222:	681b      	ldr	r3, [r3, #0]
 8012224:	889a      	ldrh	r2, [r3, #4]
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801222a:	6878      	ldr	r0, [r7, #4]
 801222c:	f000 fc01 	bl	8012a32 <LoRaMacSerializerJoinRequest>
 8012230:	4603      	mov	r3, r0
 8012232:	2b00      	cmp	r3, #0
 8012234:	d001      	beq.n	801223a <LoRaMacCryptoPrepareJoinRequest+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8012236:	2311      	movs	r3, #17
 8012238:	e018      	b.n	801226c <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	6819      	ldr	r1, [r3, #0]
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	3318      	adds	r3, #24
 8012242:	7bfa      	ldrb	r2, [r7, #15]
 8012244:	9300      	str	r3, [sp, #0]
 8012246:	4613      	mov	r3, r2
 8012248:	2213      	movs	r2, #19
 801224a:	2000      	movs	r0, #0
 801224c:	f7f8 fbcc 	bl	800a9e8 <SecureElementComputeAesCmac>
 8012250:	4603      	mov	r3, r0
 8012252:	2b00      	cmp	r3, #0
 8012254:	d001      	beq.n	801225a <LoRaMacCryptoPrepareJoinRequest+0x6e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012256:	230f      	movs	r3, #15
 8012258:	e008      	b.n	801226c <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801225a:	6878      	ldr	r0, [r7, #4]
 801225c:	f000 fbe9 	bl	8012a32 <LoRaMacSerializerJoinRequest>
 8012260:	4603      	mov	r3, r0
 8012262:	2b00      	cmp	r3, #0
 8012264:	d001      	beq.n	801226a <LoRaMacCryptoPrepareJoinRequest+0x7e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8012266:	2311      	movs	r3, #17
 8012268:	e000      	b.n	801226c <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801226a:	2300      	movs	r3, #0
}
 801226c:	4618      	mov	r0, r3
 801226e:	3710      	adds	r7, #16
 8012270:	46bd      	mov	sp, r7
 8012272:	bd80      	pop	{r7, pc}
 8012274:	20000d40 	.word	0x20000d40

08012278 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8012278:	b590      	push	{r4, r7, lr}
 801227a:	b095      	sub	sp, #84	; 0x54
 801227c:	af04      	add	r7, sp, #16
 801227e:	4603      	mov	r3, r0
 8012280:	60b9      	str	r1, [r7, #8]
 8012282:	607a      	str	r2, [r7, #4]
 8012284:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	2b00      	cmp	r3, #0
 801228a:	d002      	beq.n	8012292 <LoRaMacCryptoHandleJoinAccept+0x1a>
 801228c:	68bb      	ldr	r3, [r7, #8]
 801228e:	2b00      	cmp	r3, #0
 8012290:	d101      	bne.n	8012296 <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012292:	230a      	movs	r3, #10
 8012294:	e09b      	b.n	80123ce <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8012296:	2313      	movs	r3, #19
 8012298:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 801229c:	2300      	movs	r3, #0
 801229e:	617b      	str	r3, [r7, #20]
 80122a0:	f107 0318 	add.w	r3, r7, #24
 80122a4:	221d      	movs	r2, #29
 80122a6:	2100      	movs	r1, #0
 80122a8:	4618      	mov	r0, r3
 80122aa:	f008 fc27 	bl	801aafc <memset>
    uint8_t versionMinor         = 0;
 80122ae:	2300      	movs	r3, #0
 80122b0:	74fb      	strb	r3, [r7, #19]
    uint8_t* nonce               = ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce;
 80122b2:	4b49      	ldr	r3, [pc, #292]	; (80123d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80122b4:	681b      	ldr	r3, [r3, #0]
 80122b6:	3304      	adds	r3, #4
 80122b8:	63bb      	str	r3, [r7, #56]	; 0x38
            nonce = ( uint8_t* )&CryptoCtx.NvmCtx->FCntList.RJcount1;
        }
    }
#endif

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, ( int16_t )*nonce, macMsg->Buffer,
 80122ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80122bc:	781b      	ldrb	r3, [r3, #0]
 80122be:	b299      	uxth	r1, r3
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	681c      	ldr	r4, [r3, #0]
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	791b      	ldrb	r3, [r3, #4]
 80122c8:	7bf8      	ldrb	r0, [r7, #15]
 80122ca:	f107 0213 	add.w	r2, r7, #19
 80122ce:	9202      	str	r2, [sp, #8]
 80122d0:	f107 0214 	add.w	r2, r7, #20
 80122d4:	9201      	str	r2, [sp, #4]
 80122d6:	9300      	str	r3, [sp, #0]
 80122d8:	4623      	mov	r3, r4
 80122da:	460a      	mov	r2, r1
 80122dc:	68b9      	ldr	r1, [r7, #8]
 80122de:	f7f8 fc7c 	bl	800abda <SecureElementProcessJoinAccept>
 80122e2:	4603      	mov	r3, r0
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	d001      	beq.n	80122ec <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80122e8:	230f      	movs	r3, #15
 80122ea:	e070      	b.n	80123ce <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	6818      	ldr	r0, [r3, #0]
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	791b      	ldrb	r3, [r3, #4]
 80122f4:	b29a      	uxth	r2, r3
 80122f6:	f107 0314 	add.w	r3, r7, #20
 80122fa:	4619      	mov	r1, r3
 80122fc:	f004 fa5d 	bl	80167ba <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8012300:	6878      	ldr	r0, [r7, #4]
 8012302:	f000 f9d7 	bl	80126b4 <LoRaMacParserJoinAccept>
 8012306:	4603      	mov	r3, r0
 8012308:	2b00      	cmp	r3, #0
 801230a:	d001      	beq.n	8012310 <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 801230c:	2310      	movs	r3, #16
 801230e:	e05e      	b.n	80123ce <LoRaMacCryptoHandleJoinAccept+0x156>
            return retval;
        }
    }
#else
    // Operating in LoRaWAN 1.0.x mode
    retval = LoRaMacCryptoDeriveMcRootKey( APP_KEY );
 8012310:	2000      	movs	r0, #0
 8012312:	f000 f979 	bl	8012608 <LoRaMacCryptoDeriveMcRootKey>
 8012316:	4603      	mov	r3, r0
 8012318:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801231c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012320:	2b00      	cmp	r3, #0
 8012322:	d002      	beq.n	801232a <LoRaMacCryptoHandleJoinAccept+0xb2>
    {
        return retval;
 8012324:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012328:	e051      	b.n	80123ce <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 801232a:	2004      	movs	r0, #4
 801232c:	f000 f99a 	bl	8012664 <LoRaMacCryptoDeriveMcKEKey>
 8012330:	4603      	mov	r3, r0
 8012332:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012336:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801233a:	2b00      	cmp	r3, #0
 801233c:	d002      	beq.n	8012344 <LoRaMacCryptoHandleJoinAccept+0xcc>
    {
        return retval;
 801233e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012342:	e044      	b.n	80123ce <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	1d99      	adds	r1, r3, #6
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	f103 0209 	add.w	r2, r3, #9
 801234e:	4b22      	ldr	r3, [pc, #136]	; (80123d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	3304      	adds	r3, #4
 8012354:	2003      	movs	r0, #3
 8012356:	f7ff fcef 	bl	8011d38 <DeriveSessionKey10x>
 801235a:	4603      	mov	r3, r0
 801235c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012360:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012364:	2b00      	cmp	r3, #0
 8012366:	d002      	beq.n	801236e <LoRaMacCryptoHandleJoinAccept+0xf6>
    {
        return retval;
 8012368:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801236c:	e02f      	b.n	80123ce <LoRaMacCryptoHandleJoinAccept+0x156>
    }
    retval = DeriveSessionKey10x( NWK_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	1d99      	adds	r1, r3, #6
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	f103 0209 	add.w	r2, r3, #9
 8012378:	4b17      	ldr	r3, [pc, #92]	; (80123d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 801237a:	681b      	ldr	r3, [r3, #0]
 801237c:	3304      	adds	r3, #4
 801237e:	2002      	movs	r0, #2
 8012380:	f7ff fcda 	bl	8011d38 <DeriveSessionKey10x>
 8012384:	4603      	mov	r3, r0
 8012386:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801238a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801238e:	2b00      	cmp	r3, #0
 8012390:	d002      	beq.n	8012398 <LoRaMacCryptoHandleJoinAccept+0x120>
    {
        return retval;
 8012392:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012396:	e01a      	b.n	80123ce <LoRaMacCryptoHandleJoinAccept+0x156>
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO */

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = versionMinor;
 8012398:	4b0f      	ldr	r3, [pc, #60]	; (80123d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 801239a:	681b      	ldr	r3, [r3, #0]
 801239c:	7cfa      	ldrb	r2, [r7, #19]
 801239e:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    CryptoCtx.RJcount0 = 0;
#endif
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 80123a0:	4b0d      	ldr	r3, [pc, #52]	; (80123d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80123a2:	681b      	ldr	r3, [r3, #0]
 80123a4:	2200      	movs	r2, #0
 80123a6:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 80123a8:	4b0b      	ldr	r3, [pc, #44]	; (80123d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	f04f 32ff 	mov.w	r2, #4294967295
 80123b0:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 80123b2:	4b09      	ldr	r3, [pc, #36]	; (80123d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80123b4:	681b      	ldr	r3, [r3, #0]
 80123b6:	f04f 32ff 	mov.w	r2, #4294967295
 80123ba:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 80123bc:	4b06      	ldr	r3, [pc, #24]	; (80123d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80123be:	681b      	ldr	r3, [r3, #0]
 80123c0:	f04f 32ff 	mov.w	r2, #4294967295
 80123c4:	615a      	str	r2, [r3, #20]

    CryptoCtx.EventCryptoNvmCtxChanged( );
 80123c6:	4b04      	ldr	r3, [pc, #16]	; (80123d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80123c8:	685b      	ldr	r3, [r3, #4]
 80123ca:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 80123cc:	2300      	movs	r3, #0
}
 80123ce:	4618      	mov	r0, r3
 80123d0:	3744      	adds	r7, #68	; 0x44
 80123d2:	46bd      	mov	sp, r7
 80123d4:	bd90      	pop	{r4, r7, pc}
 80123d6:	bf00      	nop
 80123d8:	20000d40 	.word	0x20000d40

080123dc <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 80123dc:	b590      	push	{r4, r7, lr}
 80123de:	b08b      	sub	sp, #44	; 0x2c
 80123e0:	af04      	add	r7, sp, #16
 80123e2:	60f8      	str	r0, [r7, #12]
 80123e4:	607b      	str	r3, [r7, #4]
 80123e6:	460b      	mov	r3, r1
 80123e8:	72fb      	strb	r3, [r7, #11]
 80123ea:	4613      	mov	r3, r2
 80123ec:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80123ee:	2313      	movs	r3, #19
 80123f0:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80123f2:	2303      	movs	r3, #3
 80123f4:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	d101      	bne.n	8012400 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80123fc:	230a      	movs	r3, #10
 80123fe:	e062      	b.n	80124c6 <LoRaMacCryptoSecureMessage+0xea>
    }

    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 8012400:	4b33      	ldr	r3, [pc, #204]	; (80124d0 <LoRaMacCryptoSecureMessage+0xf4>)
 8012402:	681b      	ldr	r3, [r3, #0]
 8012404:	68db      	ldr	r3, [r3, #12]
 8012406:	68fa      	ldr	r2, [r7, #12]
 8012408:	429a      	cmp	r2, r3
 801240a:	d201      	bcs.n	8012410 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 801240c:	2306      	movs	r3, #6
 801240e:	e05a      	b.n	80124c6 <LoRaMacCryptoSecureMessage+0xea>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012416:	2b00      	cmp	r3, #0
 8012418:	d101      	bne.n	801241e <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 801241a:	2302      	movs	r3, #2
 801241c:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 801241e:	4b2c      	ldr	r3, [pc, #176]	; (80124d0 <LoRaMacCryptoSecureMessage+0xf4>)
 8012420:	681b      	ldr	r3, [r3, #0]
 8012422:	68db      	ldr	r3, [r3, #12]
 8012424:	68fa      	ldr	r2, [r7, #12]
 8012426:	429a      	cmp	r2, r3
 8012428:	d916      	bls.n	8012458 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012434:	b219      	sxth	r1, r3
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	689c      	ldr	r4, [r3, #8]
 801243a:	7dfa      	ldrb	r2, [r7, #23]
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	9301      	str	r3, [sp, #4]
 8012440:	2300      	movs	r3, #0
 8012442:	9300      	str	r3, [sp, #0]
 8012444:	4623      	mov	r3, r4
 8012446:	f7ff faa9 	bl	801199c <PayloadEncrypt>
 801244a:	4603      	mov	r3, r0
 801244c:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801244e:	7dbb      	ldrb	r3, [r7, #22]
 8012450:	2b00      	cmp	r3, #0
 8012452:	d001      	beq.n	8012458 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8012454:	7dbb      	ldrb	r3, [r7, #22]
 8012456:	e036      	b.n	80124c6 <LoRaMacCryptoSecureMessage+0xea>
        }
#endif
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8012458:	6878      	ldr	r0, [r7, #4]
 801245a:	f000 fb6c 	bl	8012b36 <LoRaMacSerializerData>
 801245e:	4603      	mov	r3, r0
 8012460:	2b00      	cmp	r3, #0
 8012462:	d001      	beq.n	8012468 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8012464:	2311      	movs	r3, #17
 8012466:	e02e      	b.n	80124c6 <LoRaMacCryptoSecureMessage+0xea>
#endif
    {        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8012468:	2302      	movs	r3, #2
 801246a:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	6818      	ldr	r0, [r3, #0]
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	791b      	ldrb	r3, [r3, #4]
 8012474:	b29b      	uxth	r3, r3
 8012476:	3b04      	subs	r3, #4
 8012478:	b299      	uxth	r1, r3
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	689b      	ldr	r3, [r3, #8]
 801247e:	687a      	ldr	r2, [r7, #4]
 8012480:	322c      	adds	r2, #44	; 0x2c
 8012482:	7dfc      	ldrb	r4, [r7, #23]
 8012484:	9203      	str	r2, [sp, #12]
 8012486:	68fa      	ldr	r2, [r7, #12]
 8012488:	9202      	str	r2, [sp, #8]
 801248a:	9301      	str	r3, [sp, #4]
 801248c:	2300      	movs	r3, #0
 801248e:	9300      	str	r3, [sp, #0]
 8012490:	2300      	movs	r3, #0
 8012492:	4622      	mov	r2, r4
 8012494:	f7ff fb84 	bl	8011ba0 <ComputeCmacB0>
 8012498:	4603      	mov	r3, r0
 801249a:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801249c:	7dbb      	ldrb	r3, [r7, #22]
 801249e:	2b00      	cmp	r3, #0
 80124a0:	d001      	beq.n	80124a6 <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 80124a2:	7dbb      	ldrb	r3, [r7, #22]
 80124a4:	e00f      	b.n	80124c6 <LoRaMacCryptoSecureMessage+0xea>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80124a6:	6878      	ldr	r0, [r7, #4]
 80124a8:	f000 fb45 	bl	8012b36 <LoRaMacSerializerData>
 80124ac:	4603      	mov	r3, r0
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	d001      	beq.n	80124b6 <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80124b2:	2311      	movs	r3, #17
 80124b4:	e007      	b.n	80124c6 <LoRaMacCryptoSecureMessage+0xea>
    }

    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 80124b6:	4b06      	ldr	r3, [pc, #24]	; (80124d0 <LoRaMacCryptoSecureMessage+0xf4>)
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	68fa      	ldr	r2, [r7, #12]
 80124bc:	60da      	str	r2, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 80124be:	4b04      	ldr	r3, [pc, #16]	; (80124d0 <LoRaMacCryptoSecureMessage+0xf4>)
 80124c0:	685b      	ldr	r3, [r3, #4]
 80124c2:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 80124c4:	2300      	movs	r3, #0
}
 80124c6:	4618      	mov	r0, r3
 80124c8:	371c      	adds	r7, #28
 80124ca:	46bd      	mov	sp, r7
 80124cc:	bd90      	pop	{r4, r7, pc}
 80124ce:	bf00      	nop
 80124d0:	20000d40 	.word	0x20000d40

080124d4 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 80124d4:	b590      	push	{r4, r7, lr}
 80124d6:	b08b      	sub	sp, #44	; 0x2c
 80124d8:	af04      	add	r7, sp, #16
 80124da:	60b9      	str	r1, [r7, #8]
 80124dc:	607b      	str	r3, [r7, #4]
 80124de:	4603      	mov	r3, r0
 80124e0:	73fb      	strb	r3, [r7, #15]
 80124e2:	4613      	mov	r3, r2
 80124e4:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 80124e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d101      	bne.n	80124f0 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80124ec:	230a      	movs	r3, #10
 80124ee:	e084      	b.n	80125fa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 80124f0:	7bbb      	ldrb	r3, [r7, #14]
 80124f2:	6879      	ldr	r1, [r7, #4]
 80124f4:	4618      	mov	r0, r3
 80124f6:	f7ff fcc3 	bl	8011e80 <CheckFCntDown>
 80124fa:	4603      	mov	r3, r0
 80124fc:	f083 0301 	eor.w	r3, r3, #1
 8012500:	b2db      	uxtb	r3, r3
 8012502:	2b00      	cmp	r3, #0
 8012504:	d001      	beq.n	801250a <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8012506:	2306      	movs	r3, #6
 8012508:	e077      	b.n	80125fa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801250a:	2313      	movs	r3, #19
 801250c:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 801250e:	2303      	movs	r3, #3
 8012510:	75fb      	strb	r3, [r7, #23]

#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8012512:	2302      	movs	r3, #2
 8012514:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8012516:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012518:	f000 f997 	bl	801284a <LoRaMacParserData>
 801251c:	4603      	mov	r3, r0
 801251e:	2b00      	cmp	r3, #0
 8012520:	d001      	beq.n	8012526 <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8012522:	2310      	movs	r3, #16
 8012524:	e069      	b.n	80125fa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8012526:	f107 0210 	add.w	r2, r7, #16
 801252a:	7bfb      	ldrb	r3, [r7, #15]
 801252c:	4611      	mov	r1, r2
 801252e:	4618      	mov	r0, r3
 8012530:	f7ff fbdc 	bl	8011cec <GetKeyAddrItem>
 8012534:	4603      	mov	r3, r0
 8012536:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012538:	7d7b      	ldrb	r3, [r7, #21]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d001      	beq.n	8012542 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 801253e:	7d7b      	ldrb	r3, [r7, #21]
 8012540:	e05b      	b.n	80125fa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8012542:	693b      	ldr	r3, [r7, #16]
 8012544:	785b      	ldrb	r3, [r3, #1]
 8012546:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8012548:	693b      	ldr	r3, [r7, #16]
 801254a:	789b      	ldrb	r3, [r3, #2]
 801254c:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 801254e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012550:	689b      	ldr	r3, [r3, #8]
 8012552:	68ba      	ldr	r2, [r7, #8]
 8012554:	429a      	cmp	r2, r3
 8012556:	d001      	beq.n	801255c <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8012558:	2302      	movs	r3, #2
 801255a:	e04e      	b.n	80125fa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 801255c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801255e:	7b1b      	ldrb	r3, [r3, #12]
 8012560:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8012564:	b2db      	uxtb	r3, r3
 8012566:	2b00      	cmp	r3, #0
 8012568:	bf14      	ite	ne
 801256a:	2301      	movne	r3, #1
 801256c:	2300      	moveq	r3, #0
 801256e:	75bb      	strb	r3, [r7, #22]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8012570:	4b24      	ldr	r3, [pc, #144]	; (8012604 <LoRaMacCryptoUnsecureMessage+0x130>)
 8012572:	681b      	ldr	r3, [r3, #0]
 8012574:	789b      	ldrb	r3, [r3, #2]
 8012576:	2b00      	cmp	r3, #0
 8012578:	d101      	bne.n	801257e <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 801257a:	2300      	movs	r3, #0
 801257c:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 801257e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012580:	6818      	ldr	r0, [r3, #0]
 8012582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012584:	791b      	ldrb	r3, [r3, #4]
 8012586:	b29b      	uxth	r3, r3
 8012588:	3b04      	subs	r3, #4
 801258a:	b299      	uxth	r1, r3
 801258c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801258e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012590:	7dbc      	ldrb	r4, [r7, #22]
 8012592:	7d3a      	ldrb	r2, [r7, #20]
 8012594:	9303      	str	r3, [sp, #12]
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	9302      	str	r3, [sp, #8]
 801259a:	68bb      	ldr	r3, [r7, #8]
 801259c:	9301      	str	r3, [sp, #4]
 801259e:	2301      	movs	r3, #1
 80125a0:	9300      	str	r3, [sp, #0]
 80125a2:	4623      	mov	r3, r4
 80125a4:	f7ff fb3a 	bl	8011c1c <VerifyCmacB0>
 80125a8:	4603      	mov	r3, r0
 80125aa:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80125ac:	7d7b      	ldrb	r3, [r7, #21]
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	d001      	beq.n	80125b6 <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 80125b2:	7d7b      	ldrb	r3, [r7, #21]
 80125b4:	e021      	b.n	80125fa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 80125b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80125bc:	2b00      	cmp	r3, #0
 80125be:	d101      	bne.n	80125c4 <LoRaMacCryptoUnsecureMessage+0xf0>
    {
        // Use network session encryption key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 80125c0:	2302      	movs	r3, #2
 80125c2:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 80125c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125c6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80125c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80125ce:	b219      	sxth	r1, r3
 80125d0:	7dfa      	ldrb	r2, [r7, #23]
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	9301      	str	r3, [sp, #4]
 80125d6:	2301      	movs	r3, #1
 80125d8:	9300      	str	r3, [sp, #0]
 80125da:	68bb      	ldr	r3, [r7, #8]
 80125dc:	f7ff f9de 	bl	801199c <PayloadEncrypt>
 80125e0:	4603      	mov	r3, r0
 80125e2:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80125e4:	7d7b      	ldrb	r3, [r7, #21]
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d001      	beq.n	80125ee <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 80125ea:	7d7b      	ldrb	r3, [r7, #21]
 80125ec:	e005      	b.n	80125fa <LoRaMacCryptoUnsecureMessage+0x126>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 80125ee:	7bbb      	ldrb	r3, [r7, #14]
 80125f0:	6879      	ldr	r1, [r7, #4]
 80125f2:	4618      	mov	r0, r3
 80125f4:	f7ff fc68 	bl	8011ec8 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 80125f8:	2300      	movs	r3, #0
}
 80125fa:	4618      	mov	r0, r3
 80125fc:	371c      	adds	r7, #28
 80125fe:	46bd      	mov	sp, r7
 8012600:	bd90      	pop	{r4, r7, pc}
 8012602:	bf00      	nop
 8012604:	20000d40 	.word	0x20000d40

08012608 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( KeyIdentifier_t keyID )
{
 8012608:	b580      	push	{r7, lr}
 801260a:	b086      	sub	sp, #24
 801260c:	af00      	add	r7, sp, #0
 801260e:	4603      	mov	r3, r0
 8012610:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 8012612:	79fb      	ldrb	r3, [r7, #7]
 8012614:	2b00      	cmp	r3, #0
 8012616:	d001      	beq.n	801261c <LoRaMacCryptoDeriveMcRootKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8012618:	230b      	movs	r3, #11
 801261a:	e01d      	b.n	8012658 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }
    uint8_t compBase[16] = { 0 };
 801261c:	2300      	movs	r3, #0
 801261e:	60bb      	str	r3, [r7, #8]
 8012620:	f107 030c 	add.w	r3, r7, #12
 8012624:	2200      	movs	r2, #0
 8012626:	601a      	str	r2, [r3, #0]
 8012628:	605a      	str	r2, [r3, #4]
 801262a:	609a      	str	r2, [r3, #8]

    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 801262c:	4b0c      	ldr	r3, [pc, #48]	; (8012660 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 801262e:	681b      	ldr	r3, [r3, #0]
 8012630:	789b      	ldrb	r3, [r3, #2]
 8012632:	2b01      	cmp	r3, #1
 8012634:	d101      	bne.n	801263a <LoRaMacCryptoDeriveMcRootKey+0x32>
    {
        compBase[0] = 0x20;
 8012636:	2320      	movs	r3, #32
 8012638:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 801263a:	4b09      	ldr	r3, [pc, #36]	; (8012660 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 801263c:	6818      	ldr	r0, [r3, #0]
 801263e:	79fa      	ldrb	r2, [r7, #7]
 8012640:	f107 0108 	add.w	r1, r7, #8
 8012644:	2304      	movs	r3, #4
 8012646:	6800      	ldr	r0, [r0, #0]
 8012648:	f7f8 fa7c 	bl	800ab44 <SecureElementDeriveAndStoreKey>
 801264c:	4603      	mov	r3, r0
 801264e:	2b00      	cmp	r3, #0
 8012650:	d001      	beq.n	8012656 <LoRaMacCryptoDeriveMcRootKey+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012652:	230f      	movs	r3, #15
 8012654:	e000      	b.n	8012658 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8012656:	2300      	movs	r3, #0
}
 8012658:	4618      	mov	r0, r3
 801265a:	3718      	adds	r7, #24
 801265c:	46bd      	mov	sp, r7
 801265e:	bd80      	pop	{r7, pc}
 8012660:	20000d40 	.word	0x20000d40

08012664 <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 8012664:	b580      	push	{r7, lr}
 8012666:	b086      	sub	sp, #24
 8012668:	af00      	add	r7, sp, #0
 801266a:	4603      	mov	r3, r0
 801266c:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 801266e:	79fb      	ldrb	r3, [r7, #7]
 8012670:	2b04      	cmp	r3, #4
 8012672:	d001      	beq.n	8012678 <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8012674:	230b      	movs	r3, #11
 8012676:	e016      	b.n	80126a6 <LoRaMacCryptoDeriveMcKEKey+0x42>
    }
    uint8_t compBase[16] = { 0 };
 8012678:	2300      	movs	r3, #0
 801267a:	60bb      	str	r3, [r7, #8]
 801267c:	f107 030c 	add.w	r3, r7, #12
 8012680:	2200      	movs	r2, #0
 8012682:	601a      	str	r2, [r3, #0]
 8012684:	605a      	str	r2, [r3, #4]
 8012686:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 8012688:	4b09      	ldr	r3, [pc, #36]	; (80126b0 <LoRaMacCryptoDeriveMcKEKey+0x4c>)
 801268a:	6818      	ldr	r0, [r3, #0]
 801268c:	79fa      	ldrb	r2, [r7, #7]
 801268e:	f107 0108 	add.w	r1, r7, #8
 8012692:	237f      	movs	r3, #127	; 0x7f
 8012694:	6800      	ldr	r0, [r0, #0]
 8012696:	f7f8 fa55 	bl	800ab44 <SecureElementDeriveAndStoreKey>
 801269a:	4603      	mov	r3, r0
 801269c:	2b00      	cmp	r3, #0
 801269e:	d001      	beq.n	80126a4 <LoRaMacCryptoDeriveMcKEKey+0x40>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80126a0:	230f      	movs	r3, #15
 80126a2:	e000      	b.n	80126a6 <LoRaMacCryptoDeriveMcKEKey+0x42>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80126a4:	2300      	movs	r3, #0
}
 80126a6:	4618      	mov	r0, r3
 80126a8:	3718      	adds	r7, #24
 80126aa:	46bd      	mov	sp, r7
 80126ac:	bd80      	pop	{r7, pc}
 80126ae:	bf00      	nop
 80126b0:	20000d40 	.word	0x20000d40

080126b4 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 80126b4:	b580      	push	{r7, lr}
 80126b6:	b084      	sub	sp, #16
 80126b8:	af00      	add	r7, sp, #0
 80126ba:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d003      	beq.n	80126ca <LoRaMacParserJoinAccept+0x16>
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	681b      	ldr	r3, [r3, #0]
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d101      	bne.n	80126ce <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 80126ca:	2302      	movs	r3, #2
 80126cc:	e0b9      	b.n	8012842 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 80126ce:	2300      	movs	r3, #0
 80126d0:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	681a      	ldr	r2, [r3, #0]
 80126d6:	89fb      	ldrh	r3, [r7, #14]
 80126d8:	1c59      	adds	r1, r3, #1
 80126da:	81f9      	strh	r1, [r7, #14]
 80126dc:	4413      	add	r3, r2
 80126de:	781a      	ldrb	r2, [r3, #0]
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	1d98      	adds	r0, r3, #6
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	681a      	ldr	r2, [r3, #0]
 80126ec:	89fb      	ldrh	r3, [r7, #14]
 80126ee:	4413      	add	r3, r2
 80126f0:	2203      	movs	r2, #3
 80126f2:	4619      	mov	r1, r3
 80126f4:	f004 f861 	bl	80167ba <memcpy1>
    bufItr = bufItr + 3;
 80126f8:	89fb      	ldrh	r3, [r7, #14]
 80126fa:	3303      	adds	r3, #3
 80126fc:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	f103 0009 	add.w	r0, r3, #9
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	681a      	ldr	r2, [r3, #0]
 8012708:	89fb      	ldrh	r3, [r7, #14]
 801270a:	4413      	add	r3, r2
 801270c:	2203      	movs	r2, #3
 801270e:	4619      	mov	r1, r3
 8012710:	f004 f853 	bl	80167ba <memcpy1>
    bufItr = bufItr + 3;
 8012714:	89fb      	ldrh	r3, [r7, #14]
 8012716:	3303      	adds	r3, #3
 8012718:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	681a      	ldr	r2, [r3, #0]
 801271e:	89fb      	ldrh	r3, [r7, #14]
 8012720:	1c59      	adds	r1, r3, #1
 8012722:	81f9      	strh	r1, [r7, #14]
 8012724:	4413      	add	r3, r2
 8012726:	781b      	ldrb	r3, [r3, #0]
 8012728:	461a      	mov	r2, r3
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	681a      	ldr	r2, [r3, #0]
 8012732:	89fb      	ldrh	r3, [r7, #14]
 8012734:	1c59      	adds	r1, r3, #1
 8012736:	81f9      	strh	r1, [r7, #14]
 8012738:	4413      	add	r3, r2
 801273a:	781b      	ldrb	r3, [r3, #0]
 801273c:	021a      	lsls	r2, r3, #8
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	68db      	ldr	r3, [r3, #12]
 8012742:	431a      	orrs	r2, r3
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	681a      	ldr	r2, [r3, #0]
 801274c:	89fb      	ldrh	r3, [r7, #14]
 801274e:	1c59      	adds	r1, r3, #1
 8012750:	81f9      	strh	r1, [r7, #14]
 8012752:	4413      	add	r3, r2
 8012754:	781b      	ldrb	r3, [r3, #0]
 8012756:	041a      	lsls	r2, r3, #16
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	68db      	ldr	r3, [r3, #12]
 801275c:	431a      	orrs	r2, r3
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	681a      	ldr	r2, [r3, #0]
 8012766:	89fb      	ldrh	r3, [r7, #14]
 8012768:	1c59      	adds	r1, r3, #1
 801276a:	81f9      	strh	r1, [r7, #14]
 801276c:	4413      	add	r3, r2
 801276e:	781b      	ldrb	r3, [r3, #0]
 8012770:	061a      	lsls	r2, r3, #24
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	68db      	ldr	r3, [r3, #12]
 8012776:	431a      	orrs	r2, r3
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	681a      	ldr	r2, [r3, #0]
 8012780:	89fb      	ldrh	r3, [r7, #14]
 8012782:	1c59      	adds	r1, r3, #1
 8012784:	81f9      	strh	r1, [r7, #14]
 8012786:	4413      	add	r3, r2
 8012788:	781a      	ldrb	r2, [r3, #0]
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	681a      	ldr	r2, [r3, #0]
 8012792:	89fb      	ldrh	r3, [r7, #14]
 8012794:	1c59      	adds	r1, r3, #1
 8012796:	81f9      	strh	r1, [r7, #14]
 8012798:	4413      	add	r3, r2
 801279a:	781a      	ldrb	r2, [r3, #0]
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	791b      	ldrb	r3, [r3, #4]
 80127a4:	1f1a      	subs	r2, r3, #4
 80127a6:	89fb      	ldrh	r3, [r7, #14]
 80127a8:	1ad3      	subs	r3, r2, r3
 80127aa:	2b10      	cmp	r3, #16
 80127ac:	d10e      	bne.n	80127cc <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	f103 0012 	add.w	r0, r3, #18
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	681a      	ldr	r2, [r3, #0]
 80127b8:	89fb      	ldrh	r3, [r7, #14]
 80127ba:	4413      	add	r3, r2
 80127bc:	2210      	movs	r2, #16
 80127be:	4619      	mov	r1, r3
 80127c0:	f003 fffb 	bl	80167ba <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 80127c4:	89fb      	ldrh	r3, [r7, #14]
 80127c6:	3310      	adds	r3, #16
 80127c8:	81fb      	strh	r3, [r7, #14]
 80127ca:	e008      	b.n	80127de <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	791b      	ldrb	r3, [r3, #4]
 80127d0:	1f1a      	subs	r2, r3, #4
 80127d2:	89fb      	ldrh	r3, [r7, #14]
 80127d4:	1ad3      	subs	r3, r2, r3
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	dd01      	ble.n	80127de <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 80127da:	2301      	movs	r3, #1
 80127dc:	e031      	b.n	8012842 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 80127de:	687b      	ldr	r3, [r7, #4]
 80127e0:	681a      	ldr	r2, [r3, #0]
 80127e2:	89fb      	ldrh	r3, [r7, #14]
 80127e4:	1c59      	adds	r1, r3, #1
 80127e6:	81f9      	strh	r1, [r7, #14]
 80127e8:	4413      	add	r3, r2
 80127ea:	781b      	ldrb	r3, [r3, #0]
 80127ec:	461a      	mov	r2, r3
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	681a      	ldr	r2, [r3, #0]
 80127f6:	89fb      	ldrh	r3, [r7, #14]
 80127f8:	1c59      	adds	r1, r3, #1
 80127fa:	81f9      	strh	r1, [r7, #14]
 80127fc:	4413      	add	r3, r2
 80127fe:	781b      	ldrb	r3, [r3, #0]
 8012800:	021a      	lsls	r2, r3, #8
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012806:	431a      	orrs	r2, r3
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 801280c:	687b      	ldr	r3, [r7, #4]
 801280e:	681a      	ldr	r2, [r3, #0]
 8012810:	89fb      	ldrh	r3, [r7, #14]
 8012812:	1c59      	adds	r1, r3, #1
 8012814:	81f9      	strh	r1, [r7, #14]
 8012816:	4413      	add	r3, r2
 8012818:	781b      	ldrb	r3, [r3, #0]
 801281a:	041a      	lsls	r2, r3, #16
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012820:	431a      	orrs	r2, r3
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	681a      	ldr	r2, [r3, #0]
 801282a:	89fb      	ldrh	r3, [r7, #14]
 801282c:	1c59      	adds	r1, r3, #1
 801282e:	81f9      	strh	r1, [r7, #14]
 8012830:	4413      	add	r3, r2
 8012832:	781b      	ldrb	r3, [r3, #0]
 8012834:	061a      	lsls	r2, r3, #24
 8012836:	687b      	ldr	r3, [r7, #4]
 8012838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801283a:	431a      	orrs	r2, r3
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 8012840:	2300      	movs	r3, #0
}
 8012842:	4618      	mov	r0, r3
 8012844:	3710      	adds	r7, #16
 8012846:	46bd      	mov	sp, r7
 8012848:	bd80      	pop	{r7, pc}

0801284a <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 801284a:	b580      	push	{r7, lr}
 801284c:	b084      	sub	sp, #16
 801284e:	af00      	add	r7, sp, #0
 8012850:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	2b00      	cmp	r3, #0
 8012856:	d003      	beq.n	8012860 <LoRaMacParserData+0x16>
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	681b      	ldr	r3, [r3, #0]
 801285c:	2b00      	cmp	r3, #0
 801285e:	d101      	bne.n	8012864 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8012860:	2302      	movs	r3, #2
 8012862:	e0e2      	b.n	8012a2a <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 8012864:	2300      	movs	r3, #0
 8012866:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	681a      	ldr	r2, [r3, #0]
 801286c:	89fb      	ldrh	r3, [r7, #14]
 801286e:	1c59      	adds	r1, r3, #1
 8012870:	81f9      	strh	r1, [r7, #14]
 8012872:	4413      	add	r3, r2
 8012874:	781a      	ldrb	r2, [r3, #0]
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	681a      	ldr	r2, [r3, #0]
 801287e:	89fb      	ldrh	r3, [r7, #14]
 8012880:	1c59      	adds	r1, r3, #1
 8012882:	81f9      	strh	r1, [r7, #14]
 8012884:	4413      	add	r3, r2
 8012886:	781b      	ldrb	r3, [r3, #0]
 8012888:	461a      	mov	r2, r3
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	681a      	ldr	r2, [r3, #0]
 8012892:	89fb      	ldrh	r3, [r7, #14]
 8012894:	1c59      	adds	r1, r3, #1
 8012896:	81f9      	strh	r1, [r7, #14]
 8012898:	4413      	add	r3, r2
 801289a:	781b      	ldrb	r3, [r3, #0]
 801289c:	021a      	lsls	r2, r3, #8
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	689b      	ldr	r3, [r3, #8]
 80128a2:	431a      	orrs	r2, r3
 80128a4:	687b      	ldr	r3, [r7, #4]
 80128a6:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	681a      	ldr	r2, [r3, #0]
 80128ac:	89fb      	ldrh	r3, [r7, #14]
 80128ae:	1c59      	adds	r1, r3, #1
 80128b0:	81f9      	strh	r1, [r7, #14]
 80128b2:	4413      	add	r3, r2
 80128b4:	781b      	ldrb	r3, [r3, #0]
 80128b6:	041a      	lsls	r2, r3, #16
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	689b      	ldr	r3, [r3, #8]
 80128bc:	431a      	orrs	r2, r3
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	681a      	ldr	r2, [r3, #0]
 80128c6:	89fb      	ldrh	r3, [r7, #14]
 80128c8:	1c59      	adds	r1, r3, #1
 80128ca:	81f9      	strh	r1, [r7, #14]
 80128cc:	4413      	add	r3, r2
 80128ce:	781b      	ldrb	r3, [r3, #0]
 80128d0:	061a      	lsls	r2, r3, #24
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	689b      	ldr	r3, [r3, #8]
 80128d6:	431a      	orrs	r2, r3
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	681a      	ldr	r2, [r3, #0]
 80128e0:	89fb      	ldrh	r3, [r7, #14]
 80128e2:	1c59      	adds	r1, r3, #1
 80128e4:	81f9      	strh	r1, [r7, #14]
 80128e6:	4413      	add	r3, r2
 80128e8:	781a      	ldrb	r2, [r3, #0]
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	681a      	ldr	r2, [r3, #0]
 80128f2:	89fb      	ldrh	r3, [r7, #14]
 80128f4:	1c59      	adds	r1, r3, #1
 80128f6:	81f9      	strh	r1, [r7, #14]
 80128f8:	4413      	add	r3, r2
 80128fa:	781b      	ldrb	r3, [r3, #0]
 80128fc:	b29a      	uxth	r2, r3
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	681a      	ldr	r2, [r3, #0]
 8012906:	89fb      	ldrh	r3, [r7, #14]
 8012908:	1c59      	adds	r1, r3, #1
 801290a:	81f9      	strh	r1, [r7, #14]
 801290c:	4413      	add	r3, r2
 801290e:	781b      	ldrb	r3, [r3, #0]
 8012910:	0219      	lsls	r1, r3, #8
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	89db      	ldrh	r3, [r3, #14]
 8012916:	b21a      	sxth	r2, r3
 8012918:	b20b      	sxth	r3, r1
 801291a:	4313      	orrs	r3, r2
 801291c:	b21b      	sxth	r3, r3
 801291e:	b29a      	uxth	r2, r3
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8012924:	687b      	ldr	r3, [r7, #4]
 8012926:	f103 0010 	add.w	r0, r3, #16
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	681a      	ldr	r2, [r3, #0]
 801292e:	89fb      	ldrh	r3, [r7, #14]
 8012930:	18d1      	adds	r1, r2, r3
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	7b1b      	ldrb	r3, [r3, #12]
 8012936:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801293a:	b2db      	uxtb	r3, r3
 801293c:	b29b      	uxth	r3, r3
 801293e:	461a      	mov	r2, r3
 8012940:	f003 ff3b 	bl	80167ba <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	7b1b      	ldrb	r3, [r3, #12]
 8012948:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801294c:	b2db      	uxtb	r3, r3
 801294e:	b29a      	uxth	r2, r3
 8012950:	89fb      	ldrh	r3, [r7, #14]
 8012952:	4413      	add	r3, r2
 8012954:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	2200      	movs	r2, #0
 801295a:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	2200      	movs	r2, #0
 8012962:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	791b      	ldrb	r3, [r3, #4]
 801296a:	461a      	mov	r2, r3
 801296c:	89fb      	ldrh	r3, [r7, #14]
 801296e:	1ad3      	subs	r3, r2, r3
 8012970:	2b04      	cmp	r3, #4
 8012972:	dd28      	ble.n	80129c6 <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	681a      	ldr	r2, [r3, #0]
 8012978:	89fb      	ldrh	r3, [r7, #14]
 801297a:	1c59      	adds	r1, r3, #1
 801297c:	81f9      	strh	r1, [r7, #14]
 801297e:	4413      	add	r3, r2
 8012980:	781a      	ldrb	r2, [r3, #0]
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	791a      	ldrb	r2, [r3, #4]
 801298c:	89fb      	ldrh	r3, [r7, #14]
 801298e:	b2db      	uxtb	r3, r3
 8012990:	1ad3      	subs	r3, r2, r3
 8012992:	b2db      	uxtb	r3, r3
 8012994:	3b04      	subs	r3, #4
 8012996:	b2da      	uxtb	r2, r3
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	681a      	ldr	r2, [r3, #0]
 80129a6:	89fb      	ldrh	r3, [r7, #14]
 80129a8:	18d1      	adds	r1, r2, r3
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80129b0:	b29b      	uxth	r3, r3
 80129b2:	461a      	mov	r2, r3
 80129b4:	f003 ff01 	bl	80167ba <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80129be:	b29a      	uxth	r2, r3
 80129c0:	89fb      	ldrh	r3, [r7, #14]
 80129c2:	4413      	add	r3, r2
 80129c4:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	681a      	ldr	r2, [r3, #0]
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	791b      	ldrb	r3, [r3, #4]
 80129ce:	3b04      	subs	r3, #4
 80129d0:	4413      	add	r3, r2
 80129d2:	781b      	ldrb	r3, [r3, #0]
 80129d4:	461a      	mov	r2, r3
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 80129da:	687b      	ldr	r3, [r7, #4]
 80129dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	6819      	ldr	r1, [r3, #0]
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	791b      	ldrb	r3, [r3, #4]
 80129e6:	3b03      	subs	r3, #3
 80129e8:	440b      	add	r3, r1
 80129ea:	781b      	ldrb	r3, [r3, #0]
 80129ec:	021b      	lsls	r3, r3, #8
 80129ee:	431a      	orrs	r2, r3
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	6819      	ldr	r1, [r3, #0]
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	791b      	ldrb	r3, [r3, #4]
 8012a00:	3b02      	subs	r3, #2
 8012a02:	440b      	add	r3, r1
 8012a04:	781b      	ldrb	r3, [r3, #0]
 8012a06:	041b      	lsls	r3, r3, #16
 8012a08:	431a      	orrs	r2, r3
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	6819      	ldr	r1, [r3, #0]
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	791b      	ldrb	r3, [r3, #4]
 8012a1a:	3b01      	subs	r3, #1
 8012a1c:	440b      	add	r3, r1
 8012a1e:	781b      	ldrb	r3, [r3, #0]
 8012a20:	061b      	lsls	r3, r3, #24
 8012a22:	431a      	orrs	r2, r3
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8012a28:	2300      	movs	r3, #0
}
 8012a2a:	4618      	mov	r0, r3
 8012a2c:	3710      	adds	r7, #16
 8012a2e:	46bd      	mov	sp, r7
 8012a30:	bd80      	pop	{r7, pc}

08012a32 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8012a32:	b580      	push	{r7, lr}
 8012a34:	b084      	sub	sp, #16
 8012a36:	af00      	add	r7, sp, #0
 8012a38:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8012a3a:	687b      	ldr	r3, [r7, #4]
 8012a3c:	2b00      	cmp	r3, #0
 8012a3e:	d003      	beq.n	8012a48 <LoRaMacSerializerJoinRequest+0x16>
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	681b      	ldr	r3, [r3, #0]
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	d101      	bne.n	8012a4c <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8012a48:	2301      	movs	r3, #1
 8012a4a:	e070      	b.n	8012b2e <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8012a4c:	2300      	movs	r3, #0
 8012a4e:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	791b      	ldrb	r3, [r3, #4]
 8012a54:	2b16      	cmp	r3, #22
 8012a56:	d801      	bhi.n	8012a5c <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8012a58:	2302      	movs	r3, #2
 8012a5a:	e068      	b.n	8012b2e <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	681a      	ldr	r2, [r3, #0]
 8012a60:	89fb      	ldrh	r3, [r7, #14]
 8012a62:	1c59      	adds	r1, r3, #1
 8012a64:	81f9      	strh	r1, [r7, #14]
 8012a66:	4413      	add	r3, r2
 8012a68:	687a      	ldr	r2, [r7, #4]
 8012a6a:	7952      	ldrb	r2, [r2, #5]
 8012a6c:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	681a      	ldr	r2, [r3, #0]
 8012a72:	89fb      	ldrh	r3, [r7, #14]
 8012a74:	18d0      	adds	r0, r2, r3
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	3306      	adds	r3, #6
 8012a7a:	2208      	movs	r2, #8
 8012a7c:	4619      	mov	r1, r3
 8012a7e:	f003 feb7 	bl	80167f0 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8012a82:	89fb      	ldrh	r3, [r7, #14]
 8012a84:	3308      	adds	r3, #8
 8012a86:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	681a      	ldr	r2, [r3, #0]
 8012a8c:	89fb      	ldrh	r3, [r7, #14]
 8012a8e:	18d0      	adds	r0, r2, r3
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	330e      	adds	r3, #14
 8012a94:	2208      	movs	r2, #8
 8012a96:	4619      	mov	r1, r3
 8012a98:	f003 feaa 	bl	80167f0 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8012a9c:	89fb      	ldrh	r3, [r7, #14]
 8012a9e:	3308      	adds	r3, #8
 8012aa0:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	8ad9      	ldrh	r1, [r3, #22]
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	681a      	ldr	r2, [r3, #0]
 8012aaa:	89fb      	ldrh	r3, [r7, #14]
 8012aac:	1c58      	adds	r0, r3, #1
 8012aae:	81f8      	strh	r0, [r7, #14]
 8012ab0:	4413      	add	r3, r2
 8012ab2:	b2ca      	uxtb	r2, r1
 8012ab4:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	8adb      	ldrh	r3, [r3, #22]
 8012aba:	0a1b      	lsrs	r3, r3, #8
 8012abc:	b299      	uxth	r1, r3
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	681a      	ldr	r2, [r3, #0]
 8012ac2:	89fb      	ldrh	r3, [r7, #14]
 8012ac4:	1c58      	adds	r0, r3, #1
 8012ac6:	81f8      	strh	r0, [r7, #14]
 8012ac8:	4413      	add	r3, r2
 8012aca:	b2ca      	uxtb	r2, r1
 8012acc:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	6999      	ldr	r1, [r3, #24]
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	681a      	ldr	r2, [r3, #0]
 8012ad6:	89fb      	ldrh	r3, [r7, #14]
 8012ad8:	1c58      	adds	r0, r3, #1
 8012ada:	81f8      	strh	r0, [r7, #14]
 8012adc:	4413      	add	r3, r2
 8012ade:	b2ca      	uxtb	r2, r1
 8012ae0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	699b      	ldr	r3, [r3, #24]
 8012ae6:	0a19      	lsrs	r1, r3, #8
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	681a      	ldr	r2, [r3, #0]
 8012aec:	89fb      	ldrh	r3, [r7, #14]
 8012aee:	1c58      	adds	r0, r3, #1
 8012af0:	81f8      	strh	r0, [r7, #14]
 8012af2:	4413      	add	r3, r2
 8012af4:	b2ca      	uxtb	r2, r1
 8012af6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	699b      	ldr	r3, [r3, #24]
 8012afc:	0c19      	lsrs	r1, r3, #16
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	681a      	ldr	r2, [r3, #0]
 8012b02:	89fb      	ldrh	r3, [r7, #14]
 8012b04:	1c58      	adds	r0, r3, #1
 8012b06:	81f8      	strh	r0, [r7, #14]
 8012b08:	4413      	add	r3, r2
 8012b0a:	b2ca      	uxtb	r2, r1
 8012b0c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	699b      	ldr	r3, [r3, #24]
 8012b12:	0e19      	lsrs	r1, r3, #24
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	681a      	ldr	r2, [r3, #0]
 8012b18:	89fb      	ldrh	r3, [r7, #14]
 8012b1a:	1c58      	adds	r0, r3, #1
 8012b1c:	81f8      	strh	r0, [r7, #14]
 8012b1e:	4413      	add	r3, r2
 8012b20:	b2ca      	uxtb	r2, r1
 8012b22:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8012b24:	89fb      	ldrh	r3, [r7, #14]
 8012b26:	b2da      	uxtb	r2, r3
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8012b2c:	2300      	movs	r3, #0
}
 8012b2e:	4618      	mov	r0, r3
 8012b30:	3710      	adds	r7, #16
 8012b32:	46bd      	mov	sp, r7
 8012b34:	bd80      	pop	{r7, pc}

08012b36 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 8012b36:	b580      	push	{r7, lr}
 8012b38:	b084      	sub	sp, #16
 8012b3a:	af00      	add	r7, sp, #0
 8012b3c:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	d003      	beq.n	8012b4c <LoRaMacSerializerData+0x16>
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d101      	bne.n	8012b50 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8012b4c:	2301      	movs	r3, #1
 8012b4e:	e0e5      	b.n	8012d1c <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 8012b50:	2300      	movs	r3, #0
 8012b52:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8012b54:	2308      	movs	r3, #8
 8012b56:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	7b1b      	ldrb	r3, [r3, #12]
 8012b5c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012b60:	b2db      	uxtb	r3, r3
 8012b62:	b29a      	uxth	r2, r3
 8012b64:	89bb      	ldrh	r3, [r7, #12]
 8012b66:	4413      	add	r3, r2
 8012b68:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8012b6a:	687b      	ldr	r3, [r7, #4]
 8012b6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d002      	beq.n	8012b7a <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8012b74:	89bb      	ldrh	r3, [r7, #12]
 8012b76:	3301      	adds	r3, #1
 8012b78:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012b80:	b29a      	uxth	r2, r3
 8012b82:	89bb      	ldrh	r3, [r7, #12]
 8012b84:	4413      	add	r3, r2
 8012b86:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8012b88:	89bb      	ldrh	r3, [r7, #12]
 8012b8a:	3304      	adds	r3, #4
 8012b8c:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	791b      	ldrb	r3, [r3, #4]
 8012b92:	b29b      	uxth	r3, r3
 8012b94:	89ba      	ldrh	r2, [r7, #12]
 8012b96:	429a      	cmp	r2, r3
 8012b98:	d901      	bls.n	8012b9e <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8012b9a:	2302      	movs	r3, #2
 8012b9c:	e0be      	b.n	8012d1c <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8012b9e:	687b      	ldr	r3, [r7, #4]
 8012ba0:	681a      	ldr	r2, [r3, #0]
 8012ba2:	89fb      	ldrh	r3, [r7, #14]
 8012ba4:	1c59      	adds	r1, r3, #1
 8012ba6:	81f9      	strh	r1, [r7, #14]
 8012ba8:	4413      	add	r3, r2
 8012baa:	687a      	ldr	r2, [r7, #4]
 8012bac:	7952      	ldrb	r2, [r2, #5]
 8012bae:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	6899      	ldr	r1, [r3, #8]
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	681a      	ldr	r2, [r3, #0]
 8012bb8:	89fb      	ldrh	r3, [r7, #14]
 8012bba:	1c58      	adds	r0, r3, #1
 8012bbc:	81f8      	strh	r0, [r7, #14]
 8012bbe:	4413      	add	r3, r2
 8012bc0:	b2ca      	uxtb	r2, r1
 8012bc2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	689b      	ldr	r3, [r3, #8]
 8012bc8:	0a19      	lsrs	r1, r3, #8
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	681a      	ldr	r2, [r3, #0]
 8012bce:	89fb      	ldrh	r3, [r7, #14]
 8012bd0:	1c58      	adds	r0, r3, #1
 8012bd2:	81f8      	strh	r0, [r7, #14]
 8012bd4:	4413      	add	r3, r2
 8012bd6:	b2ca      	uxtb	r2, r1
 8012bd8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	689b      	ldr	r3, [r3, #8]
 8012bde:	0c19      	lsrs	r1, r3, #16
 8012be0:	687b      	ldr	r3, [r7, #4]
 8012be2:	681a      	ldr	r2, [r3, #0]
 8012be4:	89fb      	ldrh	r3, [r7, #14]
 8012be6:	1c58      	adds	r0, r3, #1
 8012be8:	81f8      	strh	r0, [r7, #14]
 8012bea:	4413      	add	r3, r2
 8012bec:	b2ca      	uxtb	r2, r1
 8012bee:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	689b      	ldr	r3, [r3, #8]
 8012bf4:	0e19      	lsrs	r1, r3, #24
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	681a      	ldr	r2, [r3, #0]
 8012bfa:	89fb      	ldrh	r3, [r7, #14]
 8012bfc:	1c58      	adds	r0, r3, #1
 8012bfe:	81f8      	strh	r0, [r7, #14]
 8012c00:	4413      	add	r3, r2
 8012c02:	b2ca      	uxtb	r2, r1
 8012c04:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	681a      	ldr	r2, [r3, #0]
 8012c0a:	89fb      	ldrh	r3, [r7, #14]
 8012c0c:	1c59      	adds	r1, r3, #1
 8012c0e:	81f9      	strh	r1, [r7, #14]
 8012c10:	4413      	add	r3, r2
 8012c12:	687a      	ldr	r2, [r7, #4]
 8012c14:	7b12      	ldrb	r2, [r2, #12]
 8012c16:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	89d9      	ldrh	r1, [r3, #14]
 8012c1c:	687b      	ldr	r3, [r7, #4]
 8012c1e:	681a      	ldr	r2, [r3, #0]
 8012c20:	89fb      	ldrh	r3, [r7, #14]
 8012c22:	1c58      	adds	r0, r3, #1
 8012c24:	81f8      	strh	r0, [r7, #14]
 8012c26:	4413      	add	r3, r2
 8012c28:	b2ca      	uxtb	r2, r1
 8012c2a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	89db      	ldrh	r3, [r3, #14]
 8012c30:	0a1b      	lsrs	r3, r3, #8
 8012c32:	b299      	uxth	r1, r3
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	681a      	ldr	r2, [r3, #0]
 8012c38:	89fb      	ldrh	r3, [r7, #14]
 8012c3a:	1c58      	adds	r0, r3, #1
 8012c3c:	81f8      	strh	r0, [r7, #14]
 8012c3e:	4413      	add	r3, r2
 8012c40:	b2ca      	uxtb	r2, r1
 8012c42:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	681a      	ldr	r2, [r3, #0]
 8012c48:	89fb      	ldrh	r3, [r7, #14]
 8012c4a:	18d0      	adds	r0, r2, r3
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	f103 0110 	add.w	r1, r3, #16
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	7b1b      	ldrb	r3, [r3, #12]
 8012c56:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012c5a:	b2db      	uxtb	r3, r3
 8012c5c:	b29b      	uxth	r3, r3
 8012c5e:	461a      	mov	r2, r3
 8012c60:	f003 fdab 	bl	80167ba <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	7b1b      	ldrb	r3, [r3, #12]
 8012c68:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012c6c:	b2db      	uxtb	r3, r3
 8012c6e:	b29a      	uxth	r2, r3
 8012c70:	89fb      	ldrh	r3, [r7, #14]
 8012c72:	4413      	add	r3, r2
 8012c74:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d009      	beq.n	8012c94 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8012c80:	687b      	ldr	r3, [r7, #4]
 8012c82:	681a      	ldr	r2, [r3, #0]
 8012c84:	89fb      	ldrh	r3, [r7, #14]
 8012c86:	1c59      	adds	r1, r3, #1
 8012c88:	81f9      	strh	r1, [r7, #14]
 8012c8a:	4413      	add	r3, r2
 8012c8c:	687a      	ldr	r2, [r7, #4]
 8012c8e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8012c92:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	681a      	ldr	r2, [r3, #0]
 8012c98:	89fb      	ldrh	r3, [r7, #14]
 8012c9a:	18d0      	adds	r0, r2, r3
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012ca6:	b29b      	uxth	r3, r3
 8012ca8:	461a      	mov	r2, r3
 8012caa:	f003 fd86 	bl	80167ba <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012cb4:	b29a      	uxth	r2, r3
 8012cb6:	89fb      	ldrh	r3, [r7, #14]
 8012cb8:	4413      	add	r3, r2
 8012cba:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	681a      	ldr	r2, [r3, #0]
 8012cc4:	89fb      	ldrh	r3, [r7, #14]
 8012cc6:	1c58      	adds	r0, r3, #1
 8012cc8:	81f8      	strh	r0, [r7, #14]
 8012cca:	4413      	add	r3, r2
 8012ccc:	b2ca      	uxtb	r2, r1
 8012cce:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012cd4:	0a19      	lsrs	r1, r3, #8
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	681a      	ldr	r2, [r3, #0]
 8012cda:	89fb      	ldrh	r3, [r7, #14]
 8012cdc:	1c58      	adds	r0, r3, #1
 8012cde:	81f8      	strh	r0, [r7, #14]
 8012ce0:	4413      	add	r3, r2
 8012ce2:	b2ca      	uxtb	r2, r1
 8012ce4:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012cea:	0c19      	lsrs	r1, r3, #16
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	681a      	ldr	r2, [r3, #0]
 8012cf0:	89fb      	ldrh	r3, [r7, #14]
 8012cf2:	1c58      	adds	r0, r3, #1
 8012cf4:	81f8      	strh	r0, [r7, #14]
 8012cf6:	4413      	add	r3, r2
 8012cf8:	b2ca      	uxtb	r2, r1
 8012cfa:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d00:	0e19      	lsrs	r1, r3, #24
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	681a      	ldr	r2, [r3, #0]
 8012d06:	89fb      	ldrh	r3, [r7, #14]
 8012d08:	1c58      	adds	r0, r3, #1
 8012d0a:	81f8      	strh	r0, [r7, #14]
 8012d0c:	4413      	add	r3, r2
 8012d0e:	b2ca      	uxtb	r2, r1
 8012d10:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8012d12:	89fb      	ldrh	r3, [r7, #14]
 8012d14:	b2da      	uxtb	r2, r3
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8012d1a:	2300      	movs	r3, #0
}
 8012d1c:	4618      	mov	r0, r3
 8012d1e:	3710      	adds	r7, #16
 8012d20:	46bd      	mov	sp, r7
 8012d22:	bd80      	pop	{r7, pc}

08012d24 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8012d24:	b480      	push	{r7}
 8012d26:	b083      	sub	sp, #12
 8012d28:	af00      	add	r7, sp, #0
 8012d2a:	4603      	mov	r3, r0
 8012d2c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012d2e:	79fb      	ldrb	r3, [r7, #7]
 8012d30:	2b05      	cmp	r3, #5
 8012d32:	d002      	beq.n	8012d3a <RegionIsActive+0x16>
 8012d34:	2b08      	cmp	r3, #8
 8012d36:	d002      	beq.n	8012d3e <RegionIsActive+0x1a>
 8012d38:	e003      	b.n	8012d42 <RegionIsActive+0x1e>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 8012d3a:	2301      	movs	r3, #1
 8012d3c:	e002      	b.n	8012d44 <RegionIsActive+0x20>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 8012d3e:	2301      	movs	r3, #1
 8012d40:	e000      	b.n	8012d44 <RegionIsActive+0x20>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8012d42:	2300      	movs	r3, #0
        }
    }
}
 8012d44:	4618      	mov	r0, r3
 8012d46:	370c      	adds	r7, #12
 8012d48:	46bd      	mov	sp, r7
 8012d4a:	bc80      	pop	{r7}
 8012d4c:	4770      	bx	lr

08012d4e <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8012d4e:	b580      	push	{r7, lr}
 8012d50:	b084      	sub	sp, #16
 8012d52:	af00      	add	r7, sp, #0
 8012d54:	4603      	mov	r3, r0
 8012d56:	6039      	str	r1, [r7, #0]
 8012d58:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8012d5a:	2300      	movs	r3, #0
 8012d5c:	60bb      	str	r3, [r7, #8]
    switch( region )
 8012d5e:	79fb      	ldrb	r3, [r7, #7]
 8012d60:	2b05      	cmp	r3, #5
 8012d62:	d002      	beq.n	8012d6a <RegionGetPhyParam+0x1c>
 8012d64:	2b08      	cmp	r3, #8
 8012d66:	d006      	beq.n	8012d76 <RegionGetPhyParam+0x28>
 8012d68:	e00b      	b.n	8012d82 <RegionGetPhyParam+0x34>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 8012d6a:	6838      	ldr	r0, [r7, #0]
 8012d6c:	f001 f916 	bl	8013f9c <RegionEU868GetPhyParam>
 8012d70:	4603      	mov	r3, r0
 8012d72:	60fb      	str	r3, [r7, #12]
 8012d74:	e007      	b.n	8012d86 <RegionGetPhyParam+0x38>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 8012d76:	6838      	ldr	r0, [r7, #0]
 8012d78:	f002 fb80 	bl	801547c <RegionUS915GetPhyParam>
 8012d7c:	4603      	mov	r3, r0
 8012d7e:	60fb      	str	r3, [r7, #12]
 8012d80:	e001      	b.n	8012d86 <RegionGetPhyParam+0x38>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 8012d82:	68bb      	ldr	r3, [r7, #8]
 8012d84:	60fb      	str	r3, [r7, #12]
 8012d86:	2300      	movs	r3, #0
 8012d88:	68fb      	ldr	r3, [r7, #12]
        }
    }
}
 8012d8a:	4618      	mov	r0, r3
 8012d8c:	3710      	adds	r7, #16
 8012d8e:	46bd      	mov	sp, r7
 8012d90:	bd80      	pop	{r7, pc}

08012d92 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8012d92:	b580      	push	{r7, lr}
 8012d94:	b082      	sub	sp, #8
 8012d96:	af00      	add	r7, sp, #0
 8012d98:	4603      	mov	r3, r0
 8012d9a:	6039      	str	r1, [r7, #0]
 8012d9c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012d9e:	79fb      	ldrb	r3, [r7, #7]
 8012da0:	2b05      	cmp	r3, #5
 8012da2:	d002      	beq.n	8012daa <RegionSetBandTxDone+0x18>
 8012da4:	2b08      	cmp	r3, #8
 8012da6:	d004      	beq.n	8012db2 <RegionSetBandTxDone+0x20>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8012da8:	e007      	b.n	8012dba <RegionSetBandTxDone+0x28>
        EU868_SET_BAND_TX_DONE( );
 8012daa:	6838      	ldr	r0, [r7, #0]
 8012dac:	f001 fa2a 	bl	8014204 <RegionEU868SetBandTxDone>
 8012db0:	e003      	b.n	8012dba <RegionSetBandTxDone+0x28>
        US915_SET_BAND_TX_DONE( );
 8012db2:	6838      	ldr	r0, [r7, #0]
 8012db4:	f002 fcb0 	bl	8015718 <RegionUS915SetBandTxDone>
 8012db8:	bf00      	nop
        }
    }
}
 8012dba:	3708      	adds	r7, #8
 8012dbc:	46bd      	mov	sp, r7
 8012dbe:	bd80      	pop	{r7, pc}

08012dc0 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 8012dc0:	b580      	push	{r7, lr}
 8012dc2:	b082      	sub	sp, #8
 8012dc4:	af00      	add	r7, sp, #0
 8012dc6:	4603      	mov	r3, r0
 8012dc8:	6039      	str	r1, [r7, #0]
 8012dca:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012dcc:	79fb      	ldrb	r3, [r7, #7]
 8012dce:	2b05      	cmp	r3, #5
 8012dd0:	d002      	beq.n	8012dd8 <RegionInitDefaults+0x18>
 8012dd2:	2b08      	cmp	r3, #8
 8012dd4:	d004      	beq.n	8012de0 <RegionInitDefaults+0x20>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8012dd6:	e007      	b.n	8012de8 <RegionInitDefaults+0x28>
        EU868_INIT_DEFAULTS( );
 8012dd8:	6838      	ldr	r0, [r7, #0]
 8012dda:	f001 fa3b 	bl	8014254 <RegionEU868InitDefaults>
 8012dde:	e003      	b.n	8012de8 <RegionInitDefaults+0x28>
        US915_INIT_DEFAULTS( );
 8012de0:	6838      	ldr	r0, [r7, #0]
 8012de2:	f002 fcc3 	bl	801576c <RegionUS915InitDefaults>
 8012de6:	bf00      	nop
        }
    }
}
 8012de8:	bf00      	nop
 8012dea:	3708      	adds	r7, #8
 8012dec:	46bd      	mov	sp, r7
 8012dee:	bd80      	pop	{r7, pc}

08012df0 <RegionGetNvmCtx>:

void* RegionGetNvmCtx( LoRaMacRegion_t region, GetNvmCtxParams_t* params )
{
 8012df0:	b580      	push	{r7, lr}
 8012df2:	b082      	sub	sp, #8
 8012df4:	af00      	add	r7, sp, #0
 8012df6:	4603      	mov	r3, r0
 8012df8:	6039      	str	r1, [r7, #0]
 8012dfa:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012dfc:	79fb      	ldrb	r3, [r7, #7]
 8012dfe:	2b05      	cmp	r3, #5
 8012e00:	d002      	beq.n	8012e08 <RegionGetNvmCtx+0x18>
 8012e02:	2b08      	cmp	r3, #8
 8012e04:	d005      	beq.n	8012e12 <RegionGetNvmCtx+0x22>
 8012e06:	e009      	b.n	8012e1c <RegionGetNvmCtx+0x2c>
        AS923_GET_NVM_CTX( );
        AU915_GET_NVM_CTX( );
        CN470_GET_NVM_CTX( );
        CN779_GET_NVM_CTX( );
        EU433_GET_NVM_CTX( );
        EU868_GET_NVM_CTX( );
 8012e08:	6838      	ldr	r0, [r7, #0]
 8012e0a:	f001 fab1 	bl	8014370 <RegionEU868GetNvmCtx>
 8012e0e:	4603      	mov	r3, r0
 8012e10:	e005      	b.n	8012e1e <RegionGetNvmCtx+0x2e>
        KR920_GET_NVM_CTX( );
        IN865_GET_NVM_CTX( );
        US915_GET_NVM_CTX( );
 8012e12:	6838      	ldr	r0, [r7, #0]
 8012e14:	f002 fda6 	bl	8015964 <RegionUS915GetNvmCtx>
 8012e18:	4603      	mov	r3, r0
 8012e1a:	e000      	b.n	8012e1e <RegionGetNvmCtx+0x2e>
        RU864_GET_NVM_CTX( );
        default:
        {
           return 0;
 8012e1c:	2300      	movs	r3, #0
        }
    }
}
 8012e1e:	4618      	mov	r0, r3
 8012e20:	3708      	adds	r7, #8
 8012e22:	46bd      	mov	sp, r7
 8012e24:	bd80      	pop	{r7, pc}

08012e26 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8012e26:	b580      	push	{r7, lr}
 8012e28:	b082      	sub	sp, #8
 8012e2a:	af00      	add	r7, sp, #0
 8012e2c:	4603      	mov	r3, r0
 8012e2e:	6039      	str	r1, [r7, #0]
 8012e30:	71fb      	strb	r3, [r7, #7]
 8012e32:	4613      	mov	r3, r2
 8012e34:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8012e36:	79fb      	ldrb	r3, [r7, #7]
 8012e38:	2b05      	cmp	r3, #5
 8012e3a:	d002      	beq.n	8012e42 <RegionVerify+0x1c>
 8012e3c:	2b08      	cmp	r3, #8
 8012e3e:	d007      	beq.n	8012e50 <RegionVerify+0x2a>
 8012e40:	e00d      	b.n	8012e5e <RegionVerify+0x38>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 8012e42:	79bb      	ldrb	r3, [r7, #6]
 8012e44:	4619      	mov	r1, r3
 8012e46:	6838      	ldr	r0, [r7, #0]
 8012e48:	f001 faa2 	bl	8014390 <RegionEU868Verify>
 8012e4c:	4603      	mov	r3, r0
 8012e4e:	e007      	b.n	8012e60 <RegionVerify+0x3a>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 8012e50:	79bb      	ldrb	r3, [r7, #6]
 8012e52:	4619      	mov	r1, r3
 8012e54:	6838      	ldr	r0, [r7, #0]
 8012e56:	f002 fd95 	bl	8015984 <RegionUS915Verify>
 8012e5a:	4603      	mov	r3, r0
 8012e5c:	e000      	b.n	8012e60 <RegionVerify+0x3a>
        RU864_VERIFY( );
        default:
        {
            return false;
 8012e5e:	2300      	movs	r3, #0
        }
    }
}
 8012e60:	4618      	mov	r0, r3
 8012e62:	3708      	adds	r7, #8
 8012e64:	46bd      	mov	sp, r7
 8012e66:	bd80      	pop	{r7, pc}

08012e68 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8012e68:	b580      	push	{r7, lr}
 8012e6a:	b082      	sub	sp, #8
 8012e6c:	af00      	add	r7, sp, #0
 8012e6e:	4603      	mov	r3, r0
 8012e70:	6039      	str	r1, [r7, #0]
 8012e72:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012e74:	79fb      	ldrb	r3, [r7, #7]
 8012e76:	2b05      	cmp	r3, #5
 8012e78:	d002      	beq.n	8012e80 <RegionApplyCFList+0x18>
 8012e7a:	2b08      	cmp	r3, #8
 8012e7c:	d004      	beq.n	8012e88 <RegionApplyCFList+0x20>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8012e7e:	e007      	b.n	8012e90 <RegionApplyCFList+0x28>
        EU868_APPLY_CF_LIST( );
 8012e80:	6838      	ldr	r0, [r7, #0]
 8012e82:	f001 fb01 	bl	8014488 <RegionEU868ApplyCFList>
 8012e86:	e003      	b.n	8012e90 <RegionApplyCFList+0x28>
        US915_APPLY_CF_LIST( );
 8012e88:	6838      	ldr	r0, [r7, #0]
 8012e8a:	f002 fdf1 	bl	8015a70 <RegionUS915ApplyCFList>
 8012e8e:	bf00      	nop
        }
    }
}
 8012e90:	bf00      	nop
 8012e92:	3708      	adds	r7, #8
 8012e94:	46bd      	mov	sp, r7
 8012e96:	bd80      	pop	{r7, pc}

08012e98 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8012e98:	b580      	push	{r7, lr}
 8012e9a:	b082      	sub	sp, #8
 8012e9c:	af00      	add	r7, sp, #0
 8012e9e:	4603      	mov	r3, r0
 8012ea0:	6039      	str	r1, [r7, #0]
 8012ea2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012ea4:	79fb      	ldrb	r3, [r7, #7]
 8012ea6:	2b05      	cmp	r3, #5
 8012ea8:	d002      	beq.n	8012eb0 <RegionChanMaskSet+0x18>
 8012eaa:	2b08      	cmp	r3, #8
 8012eac:	d005      	beq.n	8012eba <RegionChanMaskSet+0x22>
 8012eae:	e009      	b.n	8012ec4 <RegionChanMaskSet+0x2c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 8012eb0:	6838      	ldr	r0, [r7, #0]
 8012eb2:	f001 fb5d 	bl	8014570 <RegionEU868ChanMaskSet>
 8012eb6:	4603      	mov	r3, r0
 8012eb8:	e005      	b.n	8012ec6 <RegionChanMaskSet+0x2e>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 8012eba:	6838      	ldr	r0, [r7, #0]
 8012ebc:	f002 fe50 	bl	8015b60 <RegionUS915ChanMaskSet>
 8012ec0:	4603      	mov	r3, r0
 8012ec2:	e000      	b.n	8012ec6 <RegionChanMaskSet+0x2e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8012ec4:	2300      	movs	r3, #0
        }
    }
}
 8012ec6:	4618      	mov	r0, r3
 8012ec8:	3708      	adds	r7, #8
 8012eca:	46bd      	mov	sp, r7
 8012ecc:	bd80      	pop	{r7, pc}

08012ece <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8012ece:	b580      	push	{r7, lr}
 8012ed0:	b082      	sub	sp, #8
 8012ed2:	af00      	add	r7, sp, #0
 8012ed4:	603b      	str	r3, [r7, #0]
 8012ed6:	4603      	mov	r3, r0
 8012ed8:	71fb      	strb	r3, [r7, #7]
 8012eda:	460b      	mov	r3, r1
 8012edc:	71bb      	strb	r3, [r7, #6]
 8012ede:	4613      	mov	r3, r2
 8012ee0:	717b      	strb	r3, [r7, #5]
    switch( region )
 8012ee2:	79fb      	ldrb	r3, [r7, #7]
 8012ee4:	2b05      	cmp	r3, #5
 8012ee6:	d002      	beq.n	8012eee <RegionComputeRxWindowParameters+0x20>
 8012ee8:	2b08      	cmp	r3, #8
 8012eea:	d008      	beq.n	8012efe <RegionComputeRxWindowParameters+0x30>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8012eec:	e00f      	b.n	8012f0e <RegionComputeRxWindowParameters+0x40>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 8012eee:	7979      	ldrb	r1, [r7, #5]
 8012ef0:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8012ef4:	693b      	ldr	r3, [r7, #16]
 8012ef6:	683a      	ldr	r2, [r7, #0]
 8012ef8:	f001 fb60 	bl	80145bc <RegionEU868ComputeRxWindowParameters>
 8012efc:	e007      	b.n	8012f0e <RegionComputeRxWindowParameters+0x40>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 8012efe:	7979      	ldrb	r1, [r7, #5]
 8012f00:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8012f04:	693b      	ldr	r3, [r7, #16]
 8012f06:	683a      	ldr	r2, [r7, #0]
 8012f08:	f002 fe8e 	bl	8015c28 <RegionUS915ComputeRxWindowParameters>
 8012f0c:	bf00      	nop
        }
    }
}
 8012f0e:	bf00      	nop
 8012f10:	3708      	adds	r7, #8
 8012f12:	46bd      	mov	sp, r7
 8012f14:	bd80      	pop	{r7, pc}

08012f16 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8012f16:	b580      	push	{r7, lr}
 8012f18:	b084      	sub	sp, #16
 8012f1a:	af00      	add	r7, sp, #0
 8012f1c:	4603      	mov	r3, r0
 8012f1e:	60b9      	str	r1, [r7, #8]
 8012f20:	607a      	str	r2, [r7, #4]
 8012f22:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012f24:	7bfb      	ldrb	r3, [r7, #15]
 8012f26:	2b05      	cmp	r3, #5
 8012f28:	d002      	beq.n	8012f30 <RegionRxConfig+0x1a>
 8012f2a:	2b08      	cmp	r3, #8
 8012f2c:	d006      	beq.n	8012f3c <RegionRxConfig+0x26>
 8012f2e:	e00b      	b.n	8012f48 <RegionRxConfig+0x32>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8012f30:	6879      	ldr	r1, [r7, #4]
 8012f32:	68b8      	ldr	r0, [r7, #8]
 8012f34:	f001 fb9a 	bl	801466c <RegionEU868RxConfig>
 8012f38:	4603      	mov	r3, r0
 8012f3a:	e006      	b.n	8012f4a <RegionRxConfig+0x34>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 8012f3c:	6879      	ldr	r1, [r7, #4]
 8012f3e:	68b8      	ldr	r0, [r7, #8]
 8012f40:	f002 feba 	bl	8015cb8 <RegionUS915RxConfig>
 8012f44:	4603      	mov	r3, r0
 8012f46:	e000      	b.n	8012f4a <RegionRxConfig+0x34>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8012f48:	2300      	movs	r3, #0
        }
    }
}
 8012f4a:	4618      	mov	r0, r3
 8012f4c:	3710      	adds	r7, #16
 8012f4e:	46bd      	mov	sp, r7
 8012f50:	bd80      	pop	{r7, pc}

08012f52 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8012f52:	b580      	push	{r7, lr}
 8012f54:	b084      	sub	sp, #16
 8012f56:	af00      	add	r7, sp, #0
 8012f58:	60b9      	str	r1, [r7, #8]
 8012f5a:	607a      	str	r2, [r7, #4]
 8012f5c:	603b      	str	r3, [r7, #0]
 8012f5e:	4603      	mov	r3, r0
 8012f60:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012f62:	7bfb      	ldrb	r3, [r7, #15]
 8012f64:	2b05      	cmp	r3, #5
 8012f66:	d002      	beq.n	8012f6e <RegionTxConfig+0x1c>
 8012f68:	2b08      	cmp	r3, #8
 8012f6a:	d007      	beq.n	8012f7c <RegionTxConfig+0x2a>
 8012f6c:	e00d      	b.n	8012f8a <RegionTxConfig+0x38>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 8012f6e:	683a      	ldr	r2, [r7, #0]
 8012f70:	6879      	ldr	r1, [r7, #4]
 8012f72:	68b8      	ldr	r0, [r7, #8]
 8012f74:	f001 fc48 	bl	8014808 <RegionEU868TxConfig>
 8012f78:	4603      	mov	r3, r0
 8012f7a:	e007      	b.n	8012f8c <RegionTxConfig+0x3a>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 8012f7c:	683a      	ldr	r2, [r7, #0]
 8012f7e:	6879      	ldr	r1, [r7, #4]
 8012f80:	68b8      	ldr	r0, [r7, #8]
 8012f82:	f002 ff1d 	bl	8015dc0 <RegionUS915TxConfig>
 8012f86:	4603      	mov	r3, r0
 8012f88:	e000      	b.n	8012f8c <RegionTxConfig+0x3a>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8012f8a:	2300      	movs	r3, #0
        }
    }
}
 8012f8c:	4618      	mov	r0, r3
 8012f8e:	3710      	adds	r7, #16
 8012f90:	46bd      	mov	sp, r7
 8012f92:	bd80      	pop	{r7, pc}

08012f94 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8012f94:	b580      	push	{r7, lr}
 8012f96:	b086      	sub	sp, #24
 8012f98:	af02      	add	r7, sp, #8
 8012f9a:	60b9      	str	r1, [r7, #8]
 8012f9c:	607a      	str	r2, [r7, #4]
 8012f9e:	603b      	str	r3, [r7, #0]
 8012fa0:	4603      	mov	r3, r0
 8012fa2:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012fa4:	7bfb      	ldrb	r3, [r7, #15]
 8012fa6:	2b05      	cmp	r3, #5
 8012fa8:	d002      	beq.n	8012fb0 <RegionLinkAdrReq+0x1c>
 8012faa:	2b08      	cmp	r3, #8
 8012fac:	d00a      	beq.n	8012fc4 <RegionLinkAdrReq+0x30>
 8012fae:	e013      	b.n	8012fd8 <RegionLinkAdrReq+0x44>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 8012fb0:	69fb      	ldr	r3, [r7, #28]
 8012fb2:	9300      	str	r3, [sp, #0]
 8012fb4:	69bb      	ldr	r3, [r7, #24]
 8012fb6:	683a      	ldr	r2, [r7, #0]
 8012fb8:	6879      	ldr	r1, [r7, #4]
 8012fba:	68b8      	ldr	r0, [r7, #8]
 8012fbc:	f001 fcf0 	bl	80149a0 <RegionEU868LinkAdrReq>
 8012fc0:	4603      	mov	r3, r0
 8012fc2:	e00a      	b.n	8012fda <RegionLinkAdrReq+0x46>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8012fc4:	69fb      	ldr	r3, [r7, #28]
 8012fc6:	9300      	str	r3, [sp, #0]
 8012fc8:	69bb      	ldr	r3, [r7, #24]
 8012fca:	683a      	ldr	r2, [r7, #0]
 8012fcc:	6879      	ldr	r1, [r7, #4]
 8012fce:	68b8      	ldr	r0, [r7, #8]
 8012fd0:	f002 ff98 	bl	8015f04 <RegionUS915LinkAdrReq>
 8012fd4:	4603      	mov	r3, r0
 8012fd6:	e000      	b.n	8012fda <RegionLinkAdrReq+0x46>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8012fd8:	2300      	movs	r3, #0
        }
    }
}
 8012fda:	4618      	mov	r0, r3
 8012fdc:	3710      	adds	r7, #16
 8012fde:	46bd      	mov	sp, r7
 8012fe0:	bd80      	pop	{r7, pc}

08012fe2 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8012fe2:	b580      	push	{r7, lr}
 8012fe4:	b082      	sub	sp, #8
 8012fe6:	af00      	add	r7, sp, #0
 8012fe8:	4603      	mov	r3, r0
 8012fea:	6039      	str	r1, [r7, #0]
 8012fec:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012fee:	79fb      	ldrb	r3, [r7, #7]
 8012ff0:	2b05      	cmp	r3, #5
 8012ff2:	d002      	beq.n	8012ffa <RegionRxParamSetupReq+0x18>
 8012ff4:	2b08      	cmp	r3, #8
 8012ff6:	d005      	beq.n	8013004 <RegionRxParamSetupReq+0x22>
 8012ff8:	e009      	b.n	801300e <RegionRxParamSetupReq+0x2c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 8012ffa:	6838      	ldr	r0, [r7, #0]
 8012ffc:	f001 fdec 	bl	8014bd8 <RegionEU868RxParamSetupReq>
 8013000:	4603      	mov	r3, r0
 8013002:	e005      	b.n	8013010 <RegionRxParamSetupReq+0x2e>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8013004:	6838      	ldr	r0, [r7, #0]
 8013006:	f003 f993 	bl	8016330 <RegionUS915RxParamSetupReq>
 801300a:	4603      	mov	r3, r0
 801300c:	e000      	b.n	8013010 <RegionRxParamSetupReq+0x2e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 801300e:	2300      	movs	r3, #0
        }
    }
}
 8013010:	4618      	mov	r0, r3
 8013012:	3708      	adds	r7, #8
 8013014:	46bd      	mov	sp, r7
 8013016:	bd80      	pop	{r7, pc}

08013018 <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8013018:	b580      	push	{r7, lr}
 801301a:	b082      	sub	sp, #8
 801301c:	af00      	add	r7, sp, #0
 801301e:	4603      	mov	r3, r0
 8013020:	6039      	str	r1, [r7, #0]
 8013022:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8013024:	79fb      	ldrb	r3, [r7, #7]
 8013026:	2b05      	cmp	r3, #5
 8013028:	d002      	beq.n	8013030 <RegionNewChannelReq+0x18>
 801302a:	2b08      	cmp	r3, #8
 801302c:	d005      	beq.n	801303a <RegionNewChannelReq+0x22>
 801302e:	e009      	b.n	8013044 <RegionNewChannelReq+0x2c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 8013030:	6838      	ldr	r0, [r7, #0]
 8013032:	f001 fe0f 	bl	8014c54 <RegionEU868NewChannelReq>
 8013036:	4603      	mov	r3, r0
 8013038:	e005      	b.n	8013046 <RegionNewChannelReq+0x2e>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 801303a:	6838      	ldr	r0, [r7, #0]
 801303c:	f003 f9c4 	bl	80163c8 <RegionUS915NewChannelReq>
 8013040:	4603      	mov	r3, r0
 8013042:	e000      	b.n	8013046 <RegionNewChannelReq+0x2e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8013044:	2300      	movs	r3, #0
        }
    }
}
 8013046:	4618      	mov	r0, r3
 8013048:	3708      	adds	r7, #8
 801304a:	46bd      	mov	sp, r7
 801304c:	bd80      	pop	{r7, pc}

0801304e <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 801304e:	b580      	push	{r7, lr}
 8013050:	b082      	sub	sp, #8
 8013052:	af00      	add	r7, sp, #0
 8013054:	4603      	mov	r3, r0
 8013056:	6039      	str	r1, [r7, #0]
 8013058:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801305a:	79fb      	ldrb	r3, [r7, #7]
 801305c:	2b05      	cmp	r3, #5
 801305e:	d002      	beq.n	8013066 <RegionTxParamSetupReq+0x18>
 8013060:	2b08      	cmp	r3, #8
 8013062:	d005      	beq.n	8013070 <RegionTxParamSetupReq+0x22>
 8013064:	e009      	b.n	801307a <RegionTxParamSetupReq+0x2c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 8013066:	6838      	ldr	r0, [r7, #0]
 8013068:	f001 fe50 	bl	8014d0c <RegionEU868TxParamSetupReq>
 801306c:	4603      	mov	r3, r0
 801306e:	e005      	b.n	801307c <RegionTxParamSetupReq+0x2e>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 8013070:	6838      	ldr	r0, [r7, #0]
 8013072:	f003 f9b3 	bl	80163dc <RegionUS915TxParamSetupReq>
 8013076:	4603      	mov	r3, r0
 8013078:	e000      	b.n	801307c <RegionTxParamSetupReq+0x2e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 801307a:	2300      	movs	r3, #0
        }
    }
}
 801307c:	4618      	mov	r0, r3
 801307e:	3708      	adds	r7, #8
 8013080:	46bd      	mov	sp, r7
 8013082:	bd80      	pop	{r7, pc}

08013084 <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8013084:	b580      	push	{r7, lr}
 8013086:	b082      	sub	sp, #8
 8013088:	af00      	add	r7, sp, #0
 801308a:	4603      	mov	r3, r0
 801308c:	6039      	str	r1, [r7, #0]
 801308e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8013090:	79fb      	ldrb	r3, [r7, #7]
 8013092:	2b05      	cmp	r3, #5
 8013094:	d002      	beq.n	801309c <RegionDlChannelReq+0x18>
 8013096:	2b08      	cmp	r3, #8
 8013098:	d005      	beq.n	80130a6 <RegionDlChannelReq+0x22>
 801309a:	e009      	b.n	80130b0 <RegionDlChannelReq+0x2c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 801309c:	6838      	ldr	r0, [r7, #0]
 801309e:	f001 fe41 	bl	8014d24 <RegionEU868DlChannelReq>
 80130a2:	4603      	mov	r3, r0
 80130a4:	e005      	b.n	80130b2 <RegionDlChannelReq+0x2e>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 80130a6:	6838      	ldr	r0, [r7, #0]
 80130a8:	f003 f9a3 	bl	80163f2 <RegionUS915DlChannelReq>
 80130ac:	4603      	mov	r3, r0
 80130ae:	e000      	b.n	80130b2 <RegionDlChannelReq+0x2e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 80130b0:	2300      	movs	r3, #0
        }
    }
}
 80130b2:	4618      	mov	r0, r3
 80130b4:	3708      	adds	r7, #8
 80130b6:	46bd      	mov	sp, r7
 80130b8:	bd80      	pop	{r7, pc}

080130ba <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 80130ba:	b580      	push	{r7, lr}
 80130bc:	b082      	sub	sp, #8
 80130be:	af00      	add	r7, sp, #0
 80130c0:	4603      	mov	r3, r0
 80130c2:	71fb      	strb	r3, [r7, #7]
 80130c4:	460b      	mov	r3, r1
 80130c6:	71bb      	strb	r3, [r7, #6]
 80130c8:	4613      	mov	r3, r2
 80130ca:	717b      	strb	r3, [r7, #5]
    switch( region )
 80130cc:	79fb      	ldrb	r3, [r7, #7]
 80130ce:	2b05      	cmp	r3, #5
 80130d0:	d002      	beq.n	80130d8 <RegionAlternateDr+0x1e>
 80130d2:	2b08      	cmp	r3, #8
 80130d4:	d009      	beq.n	80130ea <RegionAlternateDr+0x30>
 80130d6:	e011      	b.n	80130fc <RegionAlternateDr+0x42>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 80130d8:	797a      	ldrb	r2, [r7, #5]
 80130da:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80130de:	4611      	mov	r1, r2
 80130e0:	4618      	mov	r0, r3
 80130e2:	f001 fe61 	bl	8014da8 <RegionEU868AlternateDr>
 80130e6:	4603      	mov	r3, r0
 80130e8:	e009      	b.n	80130fe <RegionAlternateDr+0x44>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 80130ea:	797a      	ldrb	r2, [r7, #5]
 80130ec:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80130f0:	4611      	mov	r1, r2
 80130f2:	4618      	mov	r0, r3
 80130f4:	f003 f988 	bl	8016408 <RegionUS915AlternateDr>
 80130f8:	4603      	mov	r3, r0
 80130fa:	e000      	b.n	80130fe <RegionAlternateDr+0x44>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 80130fc:	2300      	movs	r3, #0
        }
    }
}
 80130fe:	4618      	mov	r0, r3
 8013100:	3708      	adds	r7, #8
 8013102:	46bd      	mov	sp, r7
 8013104:	bd80      	pop	{r7, pc}

08013106 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8013106:	b580      	push	{r7, lr}
 8013108:	b084      	sub	sp, #16
 801310a:	af00      	add	r7, sp, #0
 801310c:	60b9      	str	r1, [r7, #8]
 801310e:	607a      	str	r2, [r7, #4]
 8013110:	603b      	str	r3, [r7, #0]
 8013112:	4603      	mov	r3, r0
 8013114:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8013116:	7bfb      	ldrb	r3, [r7, #15]
 8013118:	2b05      	cmp	r3, #5
 801311a:	d002      	beq.n	8013122 <RegionNextChannel+0x1c>
 801311c:	2b08      	cmp	r3, #8
 801311e:	d008      	beq.n	8013132 <RegionNextChannel+0x2c>
 8013120:	e00f      	b.n	8013142 <RegionNextChannel+0x3c>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 8013122:	69bb      	ldr	r3, [r7, #24]
 8013124:	683a      	ldr	r2, [r7, #0]
 8013126:	6879      	ldr	r1, [r7, #4]
 8013128:	68b8      	ldr	r0, [r7, #8]
 801312a:	f001 fe4d 	bl	8014dc8 <RegionEU868NextChannel>
 801312e:	4603      	mov	r3, r0
 8013130:	e008      	b.n	8013144 <RegionNextChannel+0x3e>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 8013132:	69bb      	ldr	r3, [r7, #24]
 8013134:	683a      	ldr	r2, [r7, #0]
 8013136:	6879      	ldr	r1, [r7, #4]
 8013138:	68b8      	ldr	r0, [r7, #8]
 801313a:	f003 f99f 	bl	801647c <RegionUS915NextChannel>
 801313e:	4603      	mov	r3, r0
 8013140:	e000      	b.n	8013144 <RegionNextChannel+0x3e>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8013142:	2309      	movs	r3, #9
        }
    }
}
 8013144:	4618      	mov	r0, r3
 8013146:	3710      	adds	r7, #16
 8013148:	46bd      	mov	sp, r7
 801314a:	bd80      	pop	{r7, pc}

0801314c <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 801314c:	b580      	push	{r7, lr}
 801314e:	b082      	sub	sp, #8
 8013150:	af00      	add	r7, sp, #0
 8013152:	4603      	mov	r3, r0
 8013154:	6039      	str	r1, [r7, #0]
 8013156:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8013158:	79fb      	ldrb	r3, [r7, #7]
 801315a:	2b05      	cmp	r3, #5
 801315c:	d002      	beq.n	8013164 <RegionSetContinuousWave+0x18>
 801315e:	2b08      	cmp	r3, #8
 8013160:	d004      	beq.n	801316c <RegionSetContinuousWave+0x20>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 8013162:	e007      	b.n	8013174 <RegionSetContinuousWave+0x28>
        EU868_SET_CONTINUOUS_WAVE( );
 8013164:	6838      	ldr	r0, [r7, #0]
 8013166:	f001 ff97 	bl	8015098 <RegionEU868SetContinuousWave>
 801316a:	e003      	b.n	8013174 <RegionSetContinuousWave+0x28>
        US915_SET_CONTINUOUS_WAVE( );
 801316c:	6838      	ldr	r0, [r7, #0]
 801316e:	f003 fa6b 	bl	8016648 <RegionUS915SetContinuousWave>
 8013172:	bf00      	nop
        }
    }
}
 8013174:	bf00      	nop
 8013176:	3708      	adds	r7, #8
 8013178:	46bd      	mov	sp, r7
 801317a:	bd80      	pop	{r7, pc}

0801317c <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801317c:	b590      	push	{r4, r7, lr}
 801317e:	b083      	sub	sp, #12
 8013180:	af00      	add	r7, sp, #0
 8013182:	4604      	mov	r4, r0
 8013184:	4608      	mov	r0, r1
 8013186:	4611      	mov	r1, r2
 8013188:	461a      	mov	r2, r3
 801318a:	4623      	mov	r3, r4
 801318c:	71fb      	strb	r3, [r7, #7]
 801318e:	4603      	mov	r3, r0
 8013190:	71bb      	strb	r3, [r7, #6]
 8013192:	460b      	mov	r3, r1
 8013194:	717b      	strb	r3, [r7, #5]
 8013196:	4613      	mov	r3, r2
 8013198:	713b      	strb	r3, [r7, #4]
    switch( region )
 801319a:	79fb      	ldrb	r3, [r7, #7]
 801319c:	2b05      	cmp	r3, #5
 801319e:	d002      	beq.n	80131a6 <RegionApplyDrOffset+0x2a>
 80131a0:	2b08      	cmp	r3, #8
 80131a2:	d00a      	beq.n	80131ba <RegionApplyDrOffset+0x3e>
 80131a4:	e013      	b.n	80131ce <RegionApplyDrOffset+0x52>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 80131a6:	f997 2004 	ldrsb.w	r2, [r7, #4]
 80131aa:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80131ae:	79bb      	ldrb	r3, [r7, #6]
 80131b0:	4618      	mov	r0, r3
 80131b2:	f001 ffbf 	bl	8015134 <RegionEU868ApplyDrOffset>
 80131b6:	4603      	mov	r3, r0
 80131b8:	e00a      	b.n	80131d0 <RegionApplyDrOffset+0x54>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 80131ba:	f997 2004 	ldrsb.w	r2, [r7, #4]
 80131be:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80131c2:	79bb      	ldrb	r3, [r7, #6]
 80131c4:	4618      	mov	r0, r3
 80131c6:	f003 fa8f 	bl	80166e8 <RegionUS915ApplyDrOffset>
 80131ca:	4603      	mov	r3, r0
 80131cc:	e000      	b.n	80131d0 <RegionApplyDrOffset+0x54>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 80131ce:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 80131d0:	4618      	mov	r0, r3
 80131d2:	370c      	adds	r7, #12
 80131d4:	46bd      	mov	sp, r7
 80131d6:	bd90      	pop	{r4, r7, pc}

080131d8 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 80131d8:	b480      	push	{r7}
 80131da:	b083      	sub	sp, #12
 80131dc:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 80131de:	4b04      	ldr	r3, [pc, #16]	; (80131f0 <RegionGetVersion+0x18>)
 80131e0:	607b      	str	r3, [r7, #4]

    return version;
 80131e2:	687b      	ldr	r3, [r7, #4]
}
 80131e4:	4618      	mov	r0, r3
 80131e6:	370c      	adds	r7, #12
 80131e8:	46bd      	mov	sp, r7
 80131ea:	bc80      	pop	{r7}
 80131ec:	4770      	bx	lr
 80131ee:	bf00      	nop
 80131f0:	01000300 	.word	0x01000300

080131f4 <GetDutyCycle>:
 */
#define DUTY_CYCLE_TIME_PERIOD              3600000
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80131f4:	b580      	push	{r7, lr}
 80131f6:	b086      	sub	sp, #24
 80131f8:	af00      	add	r7, sp, #0
 80131fa:	60f8      	str	r0, [r7, #12]
 80131fc:	4608      	mov	r0, r1
 80131fe:	4639      	mov	r1, r7
 8013200:	e881 000c 	stmia.w	r1, {r2, r3}
 8013204:	4603      	mov	r3, r0
 8013206:	72fb      	strb	r3, [r7, #11]
    uint16_t joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 8013208:	463b      	mov	r3, r7
 801320a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801320e:	f000 f8dc 	bl	80133ca <RegionCommonGetJoinDc>
 8013212:	4603      	mov	r3, r0
 8013214:	82bb      	strh	r3, [r7, #20]
    uint16_t dutyCycle = band->DCycle;
 8013216:	68fb      	ldr	r3, [r7, #12]
 8013218:	881b      	ldrh	r3, [r3, #0]
 801321a:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 801321c:	7afb      	ldrb	r3, [r7, #11]
 801321e:	f083 0301 	eor.w	r3, r3, #1
 8013222:	b2db      	uxtb	r3, r3
 8013224:	2b00      	cmp	r3, #0
 8013226:	d00c      	beq.n	8013242 <GetDutyCycle+0x4e>
    {
        // Get the join duty cycle which depends on the runtime
        joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 8013228:	463b      	mov	r3, r7
 801322a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801322e:	f000 f8cc 	bl	80133ca <RegionCommonGetJoinDc>
 8013232:	4603      	mov	r3, r0
 8013234:	82bb      	strh	r3, [r7, #20]
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8013236:	8aba      	ldrh	r2, [r7, #20]
 8013238:	8afb      	ldrh	r3, [r7, #22]
 801323a:	4293      	cmp	r3, r2
 801323c:	bf38      	it	cc
 801323e:	4613      	movcc	r3, r2
 8013240:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8013242:	8afb      	ldrh	r3, [r7, #22]
 8013244:	2b00      	cmp	r3, #0
 8013246:	d101      	bne.n	801324c <GetDutyCycle+0x58>
    {
        dutyCycle = 1;
 8013248:	2301      	movs	r3, #1
 801324a:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 801324c:	8afb      	ldrh	r3, [r7, #22]
}
 801324e:	4618      	mov	r0, r3
 8013250:	3718      	adds	r7, #24
 8013252:	46bd      	mov	sp, r7
 8013254:	bd80      	pop	{r7, pc}
	...

08013258 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8013258:	b580      	push	{r7, lr}
 801325a:	b086      	sub	sp, #24
 801325c:	af00      	add	r7, sp, #0
 801325e:	60f8      	str	r0, [r7, #12]
 8013260:	4608      	mov	r0, r1
 8013262:	4639      	mov	r1, r7
 8013264:	e881 000c 	stmia.w	r1, {r2, r3}
 8013268:	4603      	mov	r3, r0
 801326a:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 801326c:	68fb      	ldr	r3, [r7, #12]
 801326e:	881b      	ldrh	r3, [r3, #0]
 8013270:	82bb      	strh	r3, [r7, #20]
    uint8_t timePeriodFactor = 1;
 8013272:	2301      	movs	r3, #1
 8013274:	75fb      	strb	r3, [r7, #23]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8013276:	7af9      	ldrb	r1, [r7, #11]
 8013278:	463b      	mov	r3, r7
 801327a:	cb0c      	ldmia	r3, {r2, r3}
 801327c:	68f8      	ldr	r0, [r7, #12]
 801327e:	f7ff ffb9 	bl	80131f4 <GetDutyCycle>
 8013282:	4603      	mov	r3, r0
 8013284:	82bb      	strh	r3, [r7, #20]

    if( joined == false )
 8013286:	7afb      	ldrb	r3, [r7, #11]
 8013288:	f083 0301 	eor.w	r3, r3, #1
 801328c:	b2db      	uxtb	r3, r3
 801328e:	2b00      	cmp	r3, #0
 8013290:	d006      	beq.n	80132a0 <SetMaxTimeCredits+0x48>
    {
        // Apply a factor to increase the maximum time period of observation
        timePeriodFactor = dutyCycle / BACKOFF_DC_TIMER_PERIOD_FACTOR;
 8013292:	8abb      	ldrh	r3, [r7, #20]
 8013294:	4a0c      	ldr	r2, [pc, #48]	; (80132c8 <SetMaxTimeCredits+0x70>)
 8013296:	fba2 2303 	umull	r2, r3, r2, r3
 801329a:	095b      	lsrs	r3, r3, #5
 801329c:	b29b      	uxth	r3, r3
 801329e:	75fb      	strb	r3, [r7, #23]
    }

    // Setup the maximum allowed credits
    band->MaxTimeCredits = DUTY_CYCLE_TIME_PERIOD * timePeriodFactor;
 80132a0:	7dfb      	ldrb	r3, [r7, #23]
 80132a2:	4a0a      	ldr	r2, [pc, #40]	; (80132cc <SetMaxTimeCredits+0x74>)
 80132a4:	fb02 f303 	mul.w	r3, r2, r3
 80132a8:	461a      	mov	r2, r3
 80132aa:	68fb      	ldr	r3, [r7, #12]
 80132ac:	60da      	str	r2, [r3, #12]

    // In case if it is the first time, update also the current
    // time credits
    if( band->LastBandUpdateTime == 0 )
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	685b      	ldr	r3, [r3, #4]
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	d103      	bne.n	80132be <SetMaxTimeCredits+0x66>
    {
        band->TimeCredits = band->MaxTimeCredits;
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	68da      	ldr	r2, [r3, #12]
 80132ba:	68fb      	ldr	r3, [r7, #12]
 80132bc:	609a      	str	r2, [r3, #8]
    }

    return dutyCycle;
 80132be:	8abb      	ldrh	r3, [r7, #20]
}
 80132c0:	4618      	mov	r0, r3
 80132c2:	3718      	adds	r7, #24
 80132c4:	46bd      	mov	sp, r7
 80132c6:	bd80      	pop	{r7, pc}
 80132c8:	51eb851f 	.word	0x51eb851f
 80132cc:	0036ee80 	.word	0x0036ee80

080132d0 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 80132d0:	b580      	push	{r7, lr}
 80132d2:	b084      	sub	sp, #16
 80132d4:	af00      	add	r7, sp, #0
 80132d6:	6078      	str	r0, [r7, #4]
 80132d8:	4608      	mov	r0, r1
 80132da:	4611      	mov	r1, r2
 80132dc:	461a      	mov	r2, r3
 80132de:	4603      	mov	r3, r0
 80132e0:	70fb      	strb	r3, [r7, #3]
 80132e2:	460b      	mov	r3, r1
 80132e4:	70bb      	strb	r3, [r7, #2]
 80132e6:	4613      	mov	r3, r2
 80132e8:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup );
 80132ea:	78f9      	ldrb	r1, [r7, #3]
 80132ec:	f107 0318 	add.w	r3, r7, #24
 80132f0:	cb0c      	ldmia	r3, {r2, r3}
 80132f2:	6878      	ldr	r0, [r7, #4]
 80132f4:	f7ff ffb0 	bl	8013258 <SetMaxTimeCredits>
 80132f8:	4603      	mov	r3, r0
 80132fa:	81fb      	strh	r3, [r7, #14]

    if( joined == false )
 80132fc:	78fb      	ldrb	r3, [r7, #3]
 80132fe:	f083 0301 	eor.w	r3, r3, #1
 8013302:	b2db      	uxtb	r3, r3
 8013304:	2b00      	cmp	r3, #0
 8013306:	d010      	beq.n	801332a <UpdateTimeCredits+0x5a>
    {
        if( ( dutyCycleEnabled == false ) &&
 8013308:	78bb      	ldrb	r3, [r7, #2]
 801330a:	f083 0301 	eor.w	r3, r3, #1
 801330e:	b2db      	uxtb	r3, r3
 8013310:	2b00      	cmp	r3, #0
 8013312:	d014      	beq.n	801333e <UpdateTimeCredits+0x6e>
            ( lastTxIsJoinRequest == false ) )
 8013314:	787b      	ldrb	r3, [r7, #1]
 8013316:	f083 0301 	eor.w	r3, r3, #1
 801331a:	b2db      	uxtb	r3, r3
        if( ( dutyCycleEnabled == false ) &&
 801331c:	2b00      	cmp	r3, #0
 801331e:	d00e      	beq.n	801333e <UpdateTimeCredits+0x6e>
        {
            // This is the case when the duty cycle is off and the last uplink frame was not a join.
            // This could happen in case of a rejoin, e.g. in compliance test mode.
            // In this special case we have to set the time off to 0, since the join duty cycle shall only
            // be applied after the first join request.
            band->TimeCredits = band->MaxTimeCredits;
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	68da      	ldr	r2, [r3, #12]
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	609a      	str	r2, [r3, #8]
 8013328:	e009      	b.n	801333e <UpdateTimeCredits+0x6e>
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 801332a:	78bb      	ldrb	r3, [r7, #2]
 801332c:	f083 0301 	eor.w	r3, r3, #1
 8013330:	b2db      	uxtb	r3, r3
 8013332:	2b00      	cmp	r3, #0
 8013334:	d003      	beq.n	801333e <UpdateTimeCredits+0x6e>
        {
            band->TimeCredits = band->MaxTimeCredits;
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	68da      	ldr	r2, [r3, #12]
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	609a      	str	r2, [r3, #8]
        }
    }

    // Get the difference between now and the last update
    band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	685b      	ldr	r3, [r3, #4]
 8013342:	4618      	mov	r0, r3
 8013344:	f007 f874 	bl	801a430 <UTIL_TIMER_GetElapsedTime>
 8013348:	4602      	mov	r2, r0
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	689b      	ldr	r3, [r3, #8]
 801334e:	441a      	add	r2, r3
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	609a      	str	r2, [r3, #8]

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	689a      	ldr	r2, [r3, #8]
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	68db      	ldr	r3, [r3, #12]
 801335c:	429a      	cmp	r2, r3
 801335e:	d903      	bls.n	8013368 <UpdateTimeCredits+0x98>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8013360:	687b      	ldr	r3, [r7, #4]
 8013362:	68da      	ldr	r2, [r3, #12]
 8013364:	687b      	ldr	r3, [r7, #4]
 8013366:	609a      	str	r2, [r3, #8]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 8013368:	687b      	ldr	r3, [r7, #4]
 801336a:	6a3a      	ldr	r2, [r7, #32]
 801336c:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 801336e:	89fb      	ldrh	r3, [r7, #14]
}
 8013370:	4618      	mov	r0, r3
 8013372:	3710      	adds	r7, #16
 8013374:	46bd      	mov	sp, r7
 8013376:	bd80      	pop	{r7, pc}

08013378 <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8013378:	b480      	push	{r7}
 801337a:	b085      	sub	sp, #20
 801337c:	af00      	add	r7, sp, #0
 801337e:	4603      	mov	r3, r0
 8013380:	460a      	mov	r2, r1
 8013382:	80fb      	strh	r3, [r7, #6]
 8013384:	4613      	mov	r3, r2
 8013386:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8013388:	2300      	movs	r3, #0
 801338a:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 801338c:	2300      	movs	r3, #0
 801338e:	73bb      	strb	r3, [r7, #14]
 8013390:	e011      	b.n	80133b6 <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 8013392:	88fa      	ldrh	r2, [r7, #6]
 8013394:	7bbb      	ldrb	r3, [r7, #14]
 8013396:	2101      	movs	r1, #1
 8013398:	fa01 f303 	lsl.w	r3, r1, r3
 801339c:	401a      	ands	r2, r3
 801339e:	7bbb      	ldrb	r3, [r7, #14]
 80133a0:	2101      	movs	r1, #1
 80133a2:	fa01 f303 	lsl.w	r3, r1, r3
 80133a6:	429a      	cmp	r2, r3
 80133a8:	d102      	bne.n	80133b0 <CountChannels+0x38>
        {
            nbActiveBits++;
 80133aa:	7bfb      	ldrb	r3, [r7, #15]
 80133ac:	3301      	adds	r3, #1
 80133ae:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 80133b0:	7bbb      	ldrb	r3, [r7, #14]
 80133b2:	3301      	adds	r3, #1
 80133b4:	73bb      	strb	r3, [r7, #14]
 80133b6:	7bba      	ldrb	r2, [r7, #14]
 80133b8:	797b      	ldrb	r3, [r7, #5]
 80133ba:	429a      	cmp	r2, r3
 80133bc:	d3e9      	bcc.n	8013392 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 80133be:	7bfb      	ldrb	r3, [r7, #15]
}
 80133c0:	4618      	mov	r0, r3
 80133c2:	3714      	adds	r7, #20
 80133c4:	46bd      	mov	sp, r7
 80133c6:	bc80      	pop	{r7}
 80133c8:	4770      	bx	lr

080133ca <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( SysTime_t elapsedTime )
{
 80133ca:	b480      	push	{r7}
 80133cc:	b085      	sub	sp, #20
 80133ce:	af00      	add	r7, sp, #0
 80133d0:	463b      	mov	r3, r7
 80133d2:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t dutyCycle = 0;
 80133d6:	2300      	movs	r3, #0
 80133d8:	81fb      	strh	r3, [r7, #14]

    if( elapsedTime.Seconds < 3600 )
 80133da:	683b      	ldr	r3, [r7, #0]
 80133dc:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 80133e0:	d202      	bcs.n	80133e8 <RegionCommonGetJoinDc+0x1e>
    {
        dutyCycle = BACKOFF_DC_1_HOUR;
 80133e2:	2364      	movs	r3, #100	; 0x64
 80133e4:	81fb      	strh	r3, [r7, #14]
 80133e6:	e00b      	b.n	8013400 <RegionCommonGetJoinDc+0x36>
    }
    else if( elapsedTime.Seconds < ( 3600 + 36000 ) )
 80133e8:	683b      	ldr	r3, [r7, #0]
 80133ea:	f649 22af 	movw	r2, #39599	; 0x9aaf
 80133ee:	4293      	cmp	r3, r2
 80133f0:	d803      	bhi.n	80133fa <RegionCommonGetJoinDc+0x30>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
 80133f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80133f6:	81fb      	strh	r3, [r7, #14]
 80133f8:	e002      	b.n	8013400 <RegionCommonGetJoinDc+0x36>
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 80133fa:	f242 7310 	movw	r3, #10000	; 0x2710
 80133fe:	81fb      	strh	r3, [r7, #14]
    }
    return dutyCycle;
 8013400:	89fb      	ldrh	r3, [r7, #14]
}
 8013402:	4618      	mov	r0, r3
 8013404:	3714      	adds	r7, #20
 8013406:	46bd      	mov	sp, r7
 8013408:	bc80      	pop	{r7}
 801340a:	4770      	bx	lr

0801340c <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 801340c:	b580      	push	{r7, lr}
 801340e:	b084      	sub	sp, #16
 8013410:	af00      	add	r7, sp, #0
 8013412:	6039      	str	r1, [r7, #0]
 8013414:	4611      	mov	r1, r2
 8013416:	461a      	mov	r2, r3
 8013418:	4603      	mov	r3, r0
 801341a:	71fb      	strb	r3, [r7, #7]
 801341c:	460b      	mov	r3, r1
 801341e:	71bb      	strb	r3, [r7, #6]
 8013420:	4613      	mov	r3, r2
 8013422:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8013424:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8013428:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801342c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8013430:	4618      	mov	r0, r3
 8013432:	f000 f85d 	bl	80134f0 <RegionCommonValueInRange>
 8013436:	4603      	mov	r3, r0
 8013438:	2b00      	cmp	r3, #0
 801343a:	d101      	bne.n	8013440 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 801343c:	2300      	movs	r3, #0
 801343e:	e053      	b.n	80134e8 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8013440:	2300      	movs	r3, #0
 8013442:	73fb      	strb	r3, [r7, #15]
 8013444:	2300      	movs	r3, #0
 8013446:	73bb      	strb	r3, [r7, #14]
 8013448:	e049      	b.n	80134de <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801344a:	2300      	movs	r3, #0
 801344c:	737b      	strb	r3, [r7, #13]
 801344e:	e03d      	b.n	80134cc <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8013450:	7bbb      	ldrb	r3, [r7, #14]
 8013452:	005b      	lsls	r3, r3, #1
 8013454:	683a      	ldr	r2, [r7, #0]
 8013456:	4413      	add	r3, r2
 8013458:	881b      	ldrh	r3, [r3, #0]
 801345a:	461a      	mov	r2, r3
 801345c:	7b7b      	ldrb	r3, [r7, #13]
 801345e:	fa42 f303 	asr.w	r3, r2, r3
 8013462:	f003 0301 	and.w	r3, r3, #1
 8013466:	2b00      	cmp	r3, #0
 8013468:	d02d      	beq.n	80134c6 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801346a:	7bfa      	ldrb	r2, [r7, #15]
 801346c:	7b7b      	ldrb	r3, [r7, #13]
 801346e:	4413      	add	r3, r2
 8013470:	461a      	mov	r2, r3
 8013472:	4613      	mov	r3, r2
 8013474:	005b      	lsls	r3, r3, #1
 8013476:	4413      	add	r3, r2
 8013478:	009b      	lsls	r3, r3, #2
 801347a:	461a      	mov	r2, r3
 801347c:	69fb      	ldr	r3, [r7, #28]
 801347e:	4413      	add	r3, r2
 8013480:	7a1b      	ldrb	r3, [r3, #8]
 8013482:	f343 0303 	sbfx	r3, r3, #0, #4
 8013486:	b25b      	sxtb	r3, r3
 8013488:	f003 030f 	and.w	r3, r3, #15
 801348c:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 801348e:	7bfa      	ldrb	r2, [r7, #15]
 8013490:	7b7b      	ldrb	r3, [r7, #13]
 8013492:	4413      	add	r3, r2
 8013494:	461a      	mov	r2, r3
 8013496:	4613      	mov	r3, r2
 8013498:	005b      	lsls	r3, r3, #1
 801349a:	4413      	add	r3, r2
 801349c:	009b      	lsls	r3, r3, #2
 801349e:	461a      	mov	r2, r3
 80134a0:	69fb      	ldr	r3, [r7, #28]
 80134a2:	4413      	add	r3, r2
 80134a4:	7a1b      	ldrb	r3, [r3, #8]
 80134a6:	f343 1303 	sbfx	r3, r3, #4, #4
 80134aa:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 80134ac:	f003 030f 	and.w	r3, r3, #15
 80134b0:	b25a      	sxtb	r2, r3
 80134b2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80134b6:	4618      	mov	r0, r3
 80134b8:	f000 f81a 	bl	80134f0 <RegionCommonValueInRange>
 80134bc:	4603      	mov	r3, r0
 80134be:	2b01      	cmp	r3, #1
 80134c0:	d101      	bne.n	80134c6 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 80134c2:	2301      	movs	r3, #1
 80134c4:	e010      	b.n	80134e8 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 80134c6:	7b7b      	ldrb	r3, [r7, #13]
 80134c8:	3301      	adds	r3, #1
 80134ca:	737b      	strb	r3, [r7, #13]
 80134cc:	7b7b      	ldrb	r3, [r7, #13]
 80134ce:	2b0f      	cmp	r3, #15
 80134d0:	d9be      	bls.n	8013450 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 80134d2:	7bfb      	ldrb	r3, [r7, #15]
 80134d4:	3310      	adds	r3, #16
 80134d6:	73fb      	strb	r3, [r7, #15]
 80134d8:	7bbb      	ldrb	r3, [r7, #14]
 80134da:	3301      	adds	r3, #1
 80134dc:	73bb      	strb	r3, [r7, #14]
 80134de:	7bfa      	ldrb	r2, [r7, #15]
 80134e0:	79fb      	ldrb	r3, [r7, #7]
 80134e2:	429a      	cmp	r2, r3
 80134e4:	d3b1      	bcc.n	801344a <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 80134e6:	2300      	movs	r3, #0
}
 80134e8:	4618      	mov	r0, r3
 80134ea:	3710      	adds	r7, #16
 80134ec:	46bd      	mov	sp, r7
 80134ee:	bd80      	pop	{r7, pc}

080134f0 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 80134f0:	b480      	push	{r7}
 80134f2:	b083      	sub	sp, #12
 80134f4:	af00      	add	r7, sp, #0
 80134f6:	4603      	mov	r3, r0
 80134f8:	71fb      	strb	r3, [r7, #7]
 80134fa:	460b      	mov	r3, r1
 80134fc:	71bb      	strb	r3, [r7, #6]
 80134fe:	4613      	mov	r3, r2
 8013500:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8013502:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8013506:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801350a:	429a      	cmp	r2, r3
 801350c:	db07      	blt.n	801351e <RegionCommonValueInRange+0x2e>
 801350e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8013512:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8013516:	429a      	cmp	r2, r3
 8013518:	dc01      	bgt.n	801351e <RegionCommonValueInRange+0x2e>
    {
        return 1;
 801351a:	2301      	movs	r3, #1
 801351c:	e000      	b.n	8013520 <RegionCommonValueInRange+0x30>
    }
    return 0;
 801351e:	2300      	movs	r3, #0
}
 8013520:	4618      	mov	r0, r3
 8013522:	370c      	adds	r7, #12
 8013524:	46bd      	mov	sp, r7
 8013526:	bc80      	pop	{r7}
 8013528:	4770      	bx	lr

0801352a <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 801352a:	b480      	push	{r7}
 801352c:	b085      	sub	sp, #20
 801352e:	af00      	add	r7, sp, #0
 8013530:	6078      	str	r0, [r7, #4]
 8013532:	460b      	mov	r3, r1
 8013534:	70fb      	strb	r3, [r7, #3]
 8013536:	4613      	mov	r3, r2
 8013538:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 801353a:	78fb      	ldrb	r3, [r7, #3]
 801353c:	091b      	lsrs	r3, r3, #4
 801353e:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8013540:	78bb      	ldrb	r3, [r7, #2]
 8013542:	091b      	lsrs	r3, r3, #4
 8013544:	b2db      	uxtb	r3, r3
 8013546:	7bfa      	ldrb	r2, [r7, #15]
 8013548:	429a      	cmp	r2, r3
 801354a:	d803      	bhi.n	8013554 <RegionCommonChanDisable+0x2a>
 801354c:	78fa      	ldrb	r2, [r7, #3]
 801354e:	78bb      	ldrb	r3, [r7, #2]
 8013550:	429a      	cmp	r2, r3
 8013552:	d301      	bcc.n	8013558 <RegionCommonChanDisable+0x2e>
    {
        return false;
 8013554:	2300      	movs	r3, #0
 8013556:	e017      	b.n	8013588 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8013558:	7bfb      	ldrb	r3, [r7, #15]
 801355a:	005b      	lsls	r3, r3, #1
 801355c:	687a      	ldr	r2, [r7, #4]
 801355e:	4413      	add	r3, r2
 8013560:	881b      	ldrh	r3, [r3, #0]
 8013562:	b21a      	sxth	r2, r3
 8013564:	78fb      	ldrb	r3, [r7, #3]
 8013566:	f003 030f 	and.w	r3, r3, #15
 801356a:	2101      	movs	r1, #1
 801356c:	fa01 f303 	lsl.w	r3, r1, r3
 8013570:	b21b      	sxth	r3, r3
 8013572:	43db      	mvns	r3, r3
 8013574:	b21b      	sxth	r3, r3
 8013576:	4013      	ands	r3, r2
 8013578:	b219      	sxth	r1, r3
 801357a:	7bfb      	ldrb	r3, [r7, #15]
 801357c:	005b      	lsls	r3, r3, #1
 801357e:	687a      	ldr	r2, [r7, #4]
 8013580:	4413      	add	r3, r2
 8013582:	b28a      	uxth	r2, r1
 8013584:	801a      	strh	r2, [r3, #0]

    return true;
 8013586:	2301      	movs	r3, #1
}
 8013588:	4618      	mov	r0, r3
 801358a:	3714      	adds	r7, #20
 801358c:	46bd      	mov	sp, r7
 801358e:	bc80      	pop	{r7}
 8013590:	4770      	bx	lr

08013592 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8013592:	b580      	push	{r7, lr}
 8013594:	b084      	sub	sp, #16
 8013596:	af00      	add	r7, sp, #0
 8013598:	6078      	str	r0, [r7, #4]
 801359a:	460b      	mov	r3, r1
 801359c:	70fb      	strb	r3, [r7, #3]
 801359e:	4613      	mov	r3, r2
 80135a0:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 80135a2:	2300      	movs	r3, #0
 80135a4:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 80135a6:	687b      	ldr	r3, [r7, #4]
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	d101      	bne.n	80135b0 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 80135ac:	2300      	movs	r3, #0
 80135ae:	e018      	b.n	80135e2 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80135b0:	78fb      	ldrb	r3, [r7, #3]
 80135b2:	73bb      	strb	r3, [r7, #14]
 80135b4:	e010      	b.n	80135d8 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 80135b6:	7bbb      	ldrb	r3, [r7, #14]
 80135b8:	005b      	lsls	r3, r3, #1
 80135ba:	687a      	ldr	r2, [r7, #4]
 80135bc:	4413      	add	r3, r2
 80135be:	881b      	ldrh	r3, [r3, #0]
 80135c0:	2110      	movs	r1, #16
 80135c2:	4618      	mov	r0, r3
 80135c4:	f7ff fed8 	bl	8013378 <CountChannels>
 80135c8:	4603      	mov	r3, r0
 80135ca:	461a      	mov	r2, r3
 80135cc:	7bfb      	ldrb	r3, [r7, #15]
 80135ce:	4413      	add	r3, r2
 80135d0:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80135d2:	7bbb      	ldrb	r3, [r7, #14]
 80135d4:	3301      	adds	r3, #1
 80135d6:	73bb      	strb	r3, [r7, #14]
 80135d8:	7bba      	ldrb	r2, [r7, #14]
 80135da:	78bb      	ldrb	r3, [r7, #2]
 80135dc:	429a      	cmp	r2, r3
 80135de:	d3ea      	bcc.n	80135b6 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 80135e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80135e2:	4618      	mov	r0, r3
 80135e4:	3710      	adds	r7, #16
 80135e6:	46bd      	mov	sp, r7
 80135e8:	bd80      	pop	{r7, pc}

080135ea <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 80135ea:	b480      	push	{r7}
 80135ec:	b087      	sub	sp, #28
 80135ee:	af00      	add	r7, sp, #0
 80135f0:	60f8      	str	r0, [r7, #12]
 80135f2:	60b9      	str	r1, [r7, #8]
 80135f4:	4613      	mov	r3, r2
 80135f6:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 80135f8:	68fb      	ldr	r3, [r7, #12]
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	d016      	beq.n	801362c <RegionCommonChanMaskCopy+0x42>
 80135fe:	68bb      	ldr	r3, [r7, #8]
 8013600:	2b00      	cmp	r3, #0
 8013602:	d013      	beq.n	801362c <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8013604:	2300      	movs	r3, #0
 8013606:	75fb      	strb	r3, [r7, #23]
 8013608:	e00c      	b.n	8013624 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 801360a:	7dfb      	ldrb	r3, [r7, #23]
 801360c:	005b      	lsls	r3, r3, #1
 801360e:	68ba      	ldr	r2, [r7, #8]
 8013610:	441a      	add	r2, r3
 8013612:	7dfb      	ldrb	r3, [r7, #23]
 8013614:	005b      	lsls	r3, r3, #1
 8013616:	68f9      	ldr	r1, [r7, #12]
 8013618:	440b      	add	r3, r1
 801361a:	8812      	ldrh	r2, [r2, #0]
 801361c:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 801361e:	7dfb      	ldrb	r3, [r7, #23]
 8013620:	3301      	adds	r3, #1
 8013622:	75fb      	strb	r3, [r7, #23]
 8013624:	7dfa      	ldrb	r2, [r7, #23]
 8013626:	79fb      	ldrb	r3, [r7, #7]
 8013628:	429a      	cmp	r2, r3
 801362a:	d3ee      	bcc.n	801360a <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 801362c:	bf00      	nop
 801362e:	371c      	adds	r7, #28
 8013630:	46bd      	mov	sp, r7
 8013632:	bc80      	pop	{r7}
 8013634:	4770      	bx	lr

08013636 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8013636:	b082      	sub	sp, #8
 8013638:	b580      	push	{r7, lr}
 801363a:	b086      	sub	sp, #24
 801363c:	af00      	add	r7, sp, #0
 801363e:	60f8      	str	r0, [r7, #12]
 8013640:	60b9      	str	r1, [r7, #8]
 8013642:	627b      	str	r3, [r7, #36]	; 0x24
 8013644:	4613      	mov	r3, r2
 8013646:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8013648:	79f9      	ldrb	r1, [r7, #7]
 801364a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801364e:	cb0c      	ldmia	r3, {r2, r3}
 8013650:	68f8      	ldr	r0, [r7, #12]
 8013652:	f7ff fdcf 	bl	80131f4 <GetDutyCycle>
 8013656:	4603      	mov	r3, r0
 8013658:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 801365a:	68fb      	ldr	r3, [r7, #12]
 801365c:	689a      	ldr	r2, [r3, #8]
 801365e:	8afb      	ldrh	r3, [r7, #22]
 8013660:	68b9      	ldr	r1, [r7, #8]
 8013662:	fb01 f303 	mul.w	r3, r1, r3
 8013666:	429a      	cmp	r2, r3
 8013668:	d909      	bls.n	801367e <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 801366a:	68fb      	ldr	r3, [r7, #12]
 801366c:	689a      	ldr	r2, [r3, #8]
 801366e:	8afb      	ldrh	r3, [r7, #22]
 8013670:	68b9      	ldr	r1, [r7, #8]
 8013672:	fb01 f303 	mul.w	r3, r1, r3
 8013676:	1ad2      	subs	r2, r2, r3
 8013678:	68fb      	ldr	r3, [r7, #12]
 801367a:	609a      	str	r2, [r3, #8]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 801367c:	e002      	b.n	8013684 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 801367e:	68fb      	ldr	r3, [r7, #12]
 8013680:	2200      	movs	r2, #0
 8013682:	609a      	str	r2, [r3, #8]
}
 8013684:	bf00      	nop
 8013686:	3718      	adds	r7, #24
 8013688:	46bd      	mov	sp, r7
 801368a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801368e:	b002      	add	sp, #8
 8013690:	4770      	bx	lr

08013692 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8013692:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013694:	b08d      	sub	sp, #52	; 0x34
 8013696:	af04      	add	r7, sp, #16
 8013698:	6039      	str	r1, [r7, #0]
 801369a:	4611      	mov	r1, r2
 801369c:	461a      	mov	r2, r3
 801369e:	4603      	mov	r3, r0
 80136a0:	71fb      	strb	r3, [r7, #7]
 80136a2:	460b      	mov	r3, r1
 80136a4:	71bb      	strb	r3, [r7, #6]
 80136a6:	4613      	mov	r3, r2
 80136a8:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 80136aa:	f04f 33ff 	mov.w	r3, #4294967295
 80136ae:	61fb      	str	r3, [r7, #28]
    TimerTime_t currentTime = TimerGetCurrentTime( );
 80136b0:	f006 feac 	bl	801a40c <UTIL_TIMER_GetCurrentTime>
 80136b4:	6178      	str	r0, [r7, #20]
    TimerTime_t creditCosts = 0;
 80136b6:	2300      	movs	r3, #0
 80136b8:	613b      	str	r3, [r7, #16]
    uint16_t dutyCycle = 1;
 80136ba:	2301      	movs	r3, #1
 80136bc:	81fb      	strh	r3, [r7, #14]
    uint8_t validBands = 0;
 80136be:	2300      	movs	r3, #0
 80136c0:	76fb      	strb	r3, [r7, #27]

    for( uint8_t i = 0; i < nbBands; i++ )
 80136c2:	2300      	movs	r3, #0
 80136c4:	76bb      	strb	r3, [r7, #26]
 80136c6:	e06c      	b.n	80137a2 <RegionCommonUpdateBandTimeOff+0x110>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 80136c8:	7eba      	ldrb	r2, [r7, #26]
 80136ca:	4613      	mov	r3, r2
 80136cc:	009b      	lsls	r3, r3, #2
 80136ce:	4413      	add	r3, r2
 80136d0:	009b      	lsls	r3, r3, #2
 80136d2:	461a      	mov	r2, r3
 80136d4:	683b      	ldr	r3, [r7, #0]
 80136d6:	189c      	adds	r4, r3, r2
 80136d8:	f897 6038 	ldrb.w	r6, [r7, #56]	; 0x38
 80136dc:	797a      	ldrb	r2, [r7, #5]
 80136de:	79fd      	ldrb	r5, [r7, #7]
 80136e0:	697b      	ldr	r3, [r7, #20]
 80136e2:	9302      	str	r3, [sp, #8]
 80136e4:	46ec      	mov	ip, sp
 80136e6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80136ea:	e893 0003 	ldmia.w	r3, {r0, r1}
 80136ee:	e88c 0003 	stmia.w	ip, {r0, r1}
 80136f2:	4633      	mov	r3, r6
 80136f4:	4629      	mov	r1, r5
 80136f6:	4620      	mov	r0, r4
 80136f8:	f7ff fdea 	bl	80132d0 <UpdateTimeCredits>
 80136fc:	4603      	mov	r3, r0
 80136fe:	81fb      	strh	r3, [r7, #14]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8013700:	89fa      	ldrh	r2, [r7, #14]
 8013702:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013704:	fb02 f303 	mul.w	r3, r2, r3
 8013708:	613b      	str	r3, [r7, #16]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801370a:	7eba      	ldrb	r2, [r7, #26]
 801370c:	4613      	mov	r3, r2
 801370e:	009b      	lsls	r3, r3, #2
 8013710:	4413      	add	r3, r2
 8013712:	009b      	lsls	r3, r3, #2
 8013714:	461a      	mov	r2, r3
 8013716:	683b      	ldr	r3, [r7, #0]
 8013718:	4413      	add	r3, r2
 801371a:	689b      	ldr	r3, [r3, #8]
 801371c:	693a      	ldr	r2, [r7, #16]
 801371e:	429a      	cmp	r2, r3
 8013720:	d305      	bcc.n	801372e <RegionCommonUpdateBandTimeOff+0x9c>
            ( dutyCycleEnabled == false ) )
 8013722:	797b      	ldrb	r3, [r7, #5]
 8013724:	f083 0301 	eor.w	r3, r3, #1
 8013728:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801372a:	2b00      	cmp	r3, #0
 801372c:	d00d      	beq.n	801374a <RegionCommonUpdateBandTimeOff+0xb8>
        {
            bands[i].ReadyForTransmission = true;
 801372e:	7eba      	ldrb	r2, [r7, #26]
 8013730:	4613      	mov	r3, r2
 8013732:	009b      	lsls	r3, r3, #2
 8013734:	4413      	add	r3, r2
 8013736:	009b      	lsls	r3, r3, #2
 8013738:	461a      	mov	r2, r3
 801373a:	683b      	ldr	r3, [r7, #0]
 801373c:	4413      	add	r3, r2
 801373e:	2201      	movs	r2, #1
 8013740:	741a      	strb	r2, [r3, #16]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8013742:	7efb      	ldrb	r3, [r7, #27]
 8013744:	3301      	adds	r3, #1
 8013746:	76fb      	strb	r3, [r7, #27]
 8013748:	e028      	b.n	801379c <RegionCommonUpdateBandTimeOff+0x10a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 801374a:	7eba      	ldrb	r2, [r7, #26]
 801374c:	4613      	mov	r3, r2
 801374e:	009b      	lsls	r3, r3, #2
 8013750:	4413      	add	r3, r2
 8013752:	009b      	lsls	r3, r3, #2
 8013754:	461a      	mov	r2, r3
 8013756:	683b      	ldr	r3, [r7, #0]
 8013758:	4413      	add	r3, r2
 801375a:	2200      	movs	r2, #0
 801375c:	741a      	strb	r2, [r3, #16]

            if( bands[i].MaxTimeCredits > creditCosts )
 801375e:	7eba      	ldrb	r2, [r7, #26]
 8013760:	4613      	mov	r3, r2
 8013762:	009b      	lsls	r3, r3, #2
 8013764:	4413      	add	r3, r2
 8013766:	009b      	lsls	r3, r3, #2
 8013768:	461a      	mov	r2, r3
 801376a:	683b      	ldr	r3, [r7, #0]
 801376c:	4413      	add	r3, r2
 801376e:	68db      	ldr	r3, [r3, #12]
 8013770:	693a      	ldr	r2, [r7, #16]
 8013772:	429a      	cmp	r2, r3
 8013774:	d212      	bcs.n	801379c <RegionCommonUpdateBandTimeOff+0x10a>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 8013776:	7eba      	ldrb	r2, [r7, #26]
 8013778:	4613      	mov	r3, r2
 801377a:	009b      	lsls	r3, r3, #2
 801377c:	4413      	add	r3, r2
 801377e:	009b      	lsls	r3, r3, #2
 8013780:	461a      	mov	r2, r3
 8013782:	683b      	ldr	r3, [r7, #0]
 8013784:	4413      	add	r3, r2
 8013786:	689b      	ldr	r3, [r3, #8]
 8013788:	693a      	ldr	r2, [r7, #16]
 801378a:	1ad3      	subs	r3, r2, r3
 801378c:	69fa      	ldr	r2, [r7, #28]
 801378e:	4293      	cmp	r3, r2
 8013790:	bf28      	it	cs
 8013792:	4613      	movcs	r3, r2
 8013794:	61fb      	str	r3, [r7, #28]
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 8013796:	7efb      	ldrb	r3, [r7, #27]
 8013798:	3301      	adds	r3, #1
 801379a:	76fb      	strb	r3, [r7, #27]
    for( uint8_t i = 0; i < nbBands; i++ )
 801379c:	7ebb      	ldrb	r3, [r7, #26]
 801379e:	3301      	adds	r3, #1
 80137a0:	76bb      	strb	r3, [r7, #26]
 80137a2:	7eba      	ldrb	r2, [r7, #26]
 80137a4:	79bb      	ldrb	r3, [r7, #6]
 80137a6:	429a      	cmp	r2, r3
 80137a8:	d38e      	bcc.n	80136c8 <RegionCommonUpdateBandTimeOff+0x36>
            }
        }
    }


    if( validBands == 0 )
 80137aa:	7efb      	ldrb	r3, [r7, #27]
 80137ac:	2b00      	cmp	r3, #0
 80137ae:	d102      	bne.n	80137b6 <RegionCommonUpdateBandTimeOff+0x124>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 80137b0:	f04f 33ff 	mov.w	r3, #4294967295
 80137b4:	e000      	b.n	80137b8 <RegionCommonUpdateBandTimeOff+0x126>
    }
    return minTimeToWait;
 80137b6:	69fb      	ldr	r3, [r7, #28]
}
 80137b8:	4618      	mov	r0, r3
 80137ba:	3724      	adds	r7, #36	; 0x24
 80137bc:	46bd      	mov	sp, r7
 80137be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080137c0 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 80137c0:	b480      	push	{r7}
 80137c2:	b085      	sub	sp, #20
 80137c4:	af00      	add	r7, sp, #0
 80137c6:	6078      	str	r0, [r7, #4]
 80137c8:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 80137ca:	2300      	movs	r3, #0
 80137cc:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	781b      	ldrb	r3, [r3, #0]
 80137d2:	2b03      	cmp	r3, #3
 80137d4:	d13f      	bne.n	8013856 <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	3301      	adds	r3, #1
 80137da:	781b      	ldrb	r3, [r3, #0]
 80137dc:	b25a      	sxtb	r2, r3
 80137de:	683b      	ldr	r3, [r7, #0]
 80137e0:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 80137e2:	683b      	ldr	r3, [r7, #0]
 80137e4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80137e8:	f003 030f 	and.w	r3, r3, #15
 80137ec:	b25a      	sxtb	r2, r3
 80137ee:	683b      	ldr	r3, [r7, #0]
 80137f0:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 80137f2:	683b      	ldr	r3, [r7, #0]
 80137f4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80137f8:	b2db      	uxtb	r3, r3
 80137fa:	091b      	lsrs	r3, r3, #4
 80137fc:	b2db      	uxtb	r3, r3
 80137fe:	b25a      	sxtb	r2, r3
 8013800:	683b      	ldr	r3, [r7, #0]
 8013802:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8013804:	687b      	ldr	r3, [r7, #4]
 8013806:	3302      	adds	r3, #2
 8013808:	781b      	ldrb	r3, [r3, #0]
 801380a:	b29a      	uxth	r2, r3
 801380c:	683b      	ldr	r3, [r7, #0]
 801380e:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8013810:	683b      	ldr	r3, [r7, #0]
 8013812:	889b      	ldrh	r3, [r3, #4]
 8013814:	b21a      	sxth	r2, r3
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	3303      	adds	r3, #3
 801381a:	781b      	ldrb	r3, [r3, #0]
 801381c:	021b      	lsls	r3, r3, #8
 801381e:	b21b      	sxth	r3, r3
 8013820:	4313      	orrs	r3, r2
 8013822:	b21b      	sxth	r3, r3
 8013824:	b29a      	uxth	r2, r3
 8013826:	683b      	ldr	r3, [r7, #0]
 8013828:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	791a      	ldrb	r2, [r3, #4]
 801382e:	683b      	ldr	r3, [r7, #0]
 8013830:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8013832:	683b      	ldr	r3, [r7, #0]
 8013834:	781b      	ldrb	r3, [r3, #0]
 8013836:	091b      	lsrs	r3, r3, #4
 8013838:	b2db      	uxtb	r3, r3
 801383a:	f003 0307 	and.w	r3, r3, #7
 801383e:	b2da      	uxtb	r2, r3
 8013840:	683b      	ldr	r3, [r7, #0]
 8013842:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8013844:	683b      	ldr	r3, [r7, #0]
 8013846:	781b      	ldrb	r3, [r3, #0]
 8013848:	f003 030f 	and.w	r3, r3, #15
 801384c:	b2da      	uxtb	r2, r3
 801384e:	683b      	ldr	r3, [r7, #0]
 8013850:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8013852:	2305      	movs	r3, #5
 8013854:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 8013856:	7bfb      	ldrb	r3, [r7, #15]
}
 8013858:	4618      	mov	r0, r3
 801385a:	3714      	adds	r7, #20
 801385c:	46bd      	mov	sp, r7
 801385e:	bc80      	pop	{r7}
 8013860:	4770      	bx	lr

08013862 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8013862:	b5b0      	push	{r4, r5, r7, lr}
 8013864:	b088      	sub	sp, #32
 8013866:	af02      	add	r7, sp, #8
 8013868:	60f8      	str	r0, [r7, #12]
 801386a:	60b9      	str	r1, [r7, #8]
 801386c:	607a      	str	r2, [r7, #4]
 801386e:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8013870:	68fb      	ldr	r3, [r7, #12]
 8013872:	791b      	ldrb	r3, [r3, #4]
 8013874:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 8013876:	68fb      	ldr	r3, [r7, #12]
 8013878:	799b      	ldrb	r3, [r3, #6]
 801387a:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 801387c:	68fb      	ldr	r3, [r7, #12]
 801387e:	79db      	ldrb	r3, [r3, #7]
 8013880:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8013882:	68fb      	ldr	r3, [r7, #12]
 8013884:	7a1b      	ldrb	r3, [r3, #8]
 8013886:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8013888:	68fb      	ldr	r3, [r7, #12]
 801388a:	795b      	ldrb	r3, [r3, #5]
 801388c:	f083 0301 	eor.w	r3, r3, #1
 8013890:	b2db      	uxtb	r3, r3
 8013892:	2b00      	cmp	r3, #0
 8013894:	d008      	beq.n	80138a8 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8013896:	68fb      	ldr	r3, [r7, #12]
 8013898:	7adb      	ldrb	r3, [r3, #11]
 801389a:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 801389c:	68fb      	ldr	r3, [r7, #12]
 801389e:	7a5b      	ldrb	r3, [r3, #9]
 80138a0:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 80138a2:	68fb      	ldr	r3, [r7, #12]
 80138a4:	7a9b      	ldrb	r3, [r3, #10]
 80138a6:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 80138a8:	7dfb      	ldrb	r3, [r7, #23]
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d03a      	beq.n	8013924 <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 80138ae:	68fb      	ldr	r3, [r7, #12]
 80138b0:	7b18      	ldrb	r0, [r3, #12]
 80138b2:	68fb      	ldr	r3, [r7, #12]
 80138b4:	6919      	ldr	r1, [r3, #16]
 80138b6:	68fb      	ldr	r3, [r7, #12]
 80138b8:	f993 5014 	ldrsb.w	r5, [r3, #20]
 80138bc:	68fb      	ldr	r3, [r7, #12]
 80138be:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80138c2:	68fa      	ldr	r2, [r7, #12]
 80138c4:	6992      	ldr	r2, [r2, #24]
 80138c6:	f997 4016 	ldrsb.w	r4, [r7, #22]
 80138ca:	9201      	str	r2, [sp, #4]
 80138cc:	9300      	str	r3, [sp, #0]
 80138ce:	462b      	mov	r3, r5
 80138d0:	4622      	mov	r2, r4
 80138d2:	f7ff fd9b 	bl	801340c <RegionCommonChanVerifyDr>
 80138d6:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 80138d8:	f083 0301 	eor.w	r3, r3, #1
 80138dc:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d003      	beq.n	80138ea <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 80138e2:	7dfb      	ldrb	r3, [r7, #23]
 80138e4:	f023 0302 	bic.w	r3, r3, #2
 80138e8:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 80138ea:	68fb      	ldr	r3, [r7, #12]
 80138ec:	f993 101d 	ldrsb.w	r1, [r3, #29]
 80138f0:	68fb      	ldr	r3, [r7, #12]
 80138f2:	f993 201c 	ldrsb.w	r2, [r3, #28]
 80138f6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80138fa:	4618      	mov	r0, r3
 80138fc:	f7ff fdf8 	bl	80134f0 <RegionCommonValueInRange>
 8013900:	4603      	mov	r3, r0
 8013902:	2b00      	cmp	r3, #0
 8013904:	d10e      	bne.n	8013924 <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	f993 301d 	ldrsb.w	r3, [r3, #29]
 801390c:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8013910:	429a      	cmp	r2, r3
 8013912:	da03      	bge.n	801391c <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 8013914:	68fb      	ldr	r3, [r7, #12]
 8013916:	7f5b      	ldrb	r3, [r3, #29]
 8013918:	757b      	strb	r3, [r7, #21]
 801391a:	e003      	b.n	8013924 <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 801391c:	7dfb      	ldrb	r3, [r7, #23]
 801391e:	f023 0304 	bic.w	r3, r3, #4
 8013922:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8013924:	7dfb      	ldrb	r3, [r7, #23]
 8013926:	2b07      	cmp	r3, #7
 8013928:	d105      	bne.n	8013936 <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 801392a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 801392e:	2b00      	cmp	r3, #0
 8013930:	d101      	bne.n	8013936 <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 8013932:	2301      	movs	r3, #1
 8013934:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 8013936:	68bb      	ldr	r3, [r7, #8]
 8013938:	7dba      	ldrb	r2, [r7, #22]
 801393a:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	7d7a      	ldrb	r2, [r7, #21]
 8013940:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8013942:	7d3a      	ldrb	r2, [r7, #20]
 8013944:	683b      	ldr	r3, [r7, #0]
 8013946:	701a      	strb	r2, [r3, #0]

    return status;
 8013948:	7dfb      	ldrb	r3, [r7, #23]
}
 801394a:	4618      	mov	r0, r3
 801394c:	3718      	adds	r7, #24
 801394e:	46bd      	mov	sp, r7
 8013950:	bdb0      	pop	{r4, r5, r7, pc}
	...

08013954 <RegionCommonComputeSymbolTimeLoRa>:

/* ST_WORKAROUND_BEGIN: remove float/double */
uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
 8013954:	b480      	push	{r7}
 8013956:	b083      	sub	sp, #12
 8013958:	af00      	add	r7, sp, #0
 801395a:	4603      	mov	r3, r0
 801395c:	6039      	str	r1, [r7, #0]
 801395e:	71fb      	strb	r3, [r7, #7]
    return (1000000000UL/bandwidth) * (1 << phyDr);
 8013960:	4a05      	ldr	r2, [pc, #20]	; (8013978 <RegionCommonComputeSymbolTimeLoRa+0x24>)
 8013962:	683b      	ldr	r3, [r7, #0]
 8013964:	fbb2 f2f3 	udiv	r2, r2, r3
 8013968:	79fb      	ldrb	r3, [r7, #7]
 801396a:	fa02 f303 	lsl.w	r3, r2, r3
}
 801396e:	4618      	mov	r0, r3
 8013970:	370c      	adds	r7, #12
 8013972:	46bd      	mov	sp, r7
 8013974:	bc80      	pop	{r7}
 8013976:	4770      	bx	lr
 8013978:	3b9aca00 	.word	0x3b9aca00

0801397c <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDr )
{
 801397c:	b480      	push	{r7}
 801397e:	b083      	sub	sp, #12
 8013980:	af00      	add	r7, sp, #0
 8013982:	4603      	mov	r3, r0
 8013984:	71fb      	strb	r3, [r7, #7]
    // ((8 * 1000000) / 50);
    return 160000UL;
 8013986:	4b03      	ldr	r3, [pc, #12]	; (8013994 <RegionCommonComputeSymbolTimeFsk+0x18>)
}
 8013988:	4618      	mov	r0, r3
 801398a:	370c      	adds	r7, #12
 801398c:	46bd      	mov	sp, r7
 801398e:	bc80      	pop	{r7}
 8013990:	4770      	bx	lr
 8013992:	bf00      	nop
 8013994:	00027100 	.word	0x00027100

08013998 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 8013998:	b480      	push	{r7}
 801399a:	b085      	sub	sp, #20
 801399c:	af00      	add	r7, sp, #0
 801399e:	60f8      	str	r0, [r7, #12]
 80139a0:	607a      	str	r2, [r7, #4]
 80139a2:	603b      	str	r3, [r7, #0]
 80139a4:	460b      	mov	r3, r1
 80139a6:	72fb      	strb	r3, [r7, #11]
  *windowTimeout = MAX( (uint32_t)2 * minRxSymbols - 8 + DIVC(2 * rxError * 1000000UL, tSymbol ), minRxSymbols);
 80139a8:	7afa      	ldrb	r2, [r7, #11]
 80139aa:	7afb      	ldrb	r3, [r7, #11]
 80139ac:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80139b0:	3b04      	subs	r3, #4
 80139b2:	0059      	lsls	r1, r3, #1
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	4817      	ldr	r0, [pc, #92]	; (8013a14 <RegionCommonComputeRxWindowParameters+0x7c>)
 80139b8:	fb00 f003 	mul.w	r0, r0, r3
 80139bc:	68fb      	ldr	r3, [r7, #12]
 80139be:	4403      	add	r3, r0
 80139c0:	1e58      	subs	r0, r3, #1
 80139c2:	68fb      	ldr	r3, [r7, #12]
 80139c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80139c8:	440b      	add	r3, r1
 80139ca:	429a      	cmp	r2, r3
 80139cc:	bf38      	it	cc
 80139ce:	461a      	movcc	r2, r3
 80139d0:	69bb      	ldr	r3, [r7, #24]
 80139d2:	601a      	str	r2, [r3, #0]
  *windowOffset = DIVC((int32_t)(4 * tSymbol - ((*windowTimeout * tSymbol) >> 1)), 1000000L) - 1 - wakeUpTime;
 80139d4:	68fb      	ldr	r3, [r7, #12]
 80139d6:	009a      	lsls	r2, r3, #2
 80139d8:	69bb      	ldr	r3, [r7, #24]
 80139da:	681b      	ldr	r3, [r3, #0]
 80139dc:	68f9      	ldr	r1, [r7, #12]
 80139de:	fb01 f303 	mul.w	r3, r1, r3
 80139e2:	085b      	lsrs	r3, r3, #1
 80139e4:	1ad3      	subs	r3, r2, r3
 80139e6:	f503 2374 	add.w	r3, r3, #999424	; 0xf4000
 80139ea:	f203 233f 	addw	r3, r3, #575	; 0x23f
 80139ee:	4a0a      	ldr	r2, [pc, #40]	; (8013a18 <RegionCommonComputeRxWindowParameters+0x80>)
 80139f0:	fb82 1203 	smull	r1, r2, r2, r3
 80139f4:	1492      	asrs	r2, r2, #18
 80139f6:	17db      	asrs	r3, r3, #31
 80139f8:	1ad3      	subs	r3, r2, r3
 80139fa:	461a      	mov	r2, r3
 80139fc:	683b      	ldr	r3, [r7, #0]
 80139fe:	1ad3      	subs	r3, r2, r3
 8013a00:	3b01      	subs	r3, #1
 8013a02:	461a      	mov	r2, r3
 8013a04:	69fb      	ldr	r3, [r7, #28]
 8013a06:	601a      	str	r2, [r3, #0]
}
 8013a08:	bf00      	nop
 8013a0a:	3714      	adds	r7, #20
 8013a0c:	46bd      	mov	sp, r7
 8013a0e:	bc80      	pop	{r7}
 8013a10:	4770      	bx	lr
 8013a12:	bf00      	nop
 8013a14:	001e8480 	.word	0x001e8480
 8013a18:	431bde83 	.word	0x431bde83

08013a1c <RegionCommonComputeTxPower>:
/* ST_WORKAROUND_END */

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8013a1c:	b580      	push	{r7, lr}
 8013a1e:	b086      	sub	sp, #24
 8013a20:	af00      	add	r7, sp, #0
 8013a22:	4603      	mov	r3, r0
 8013a24:	60b9      	str	r1, [r7, #8]
 8013a26:	607a      	str	r2, [r7, #4]
 8013a28:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8013a2a:	2300      	movs	r3, #0
 8013a2c:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 8013a2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013a32:	005b      	lsls	r3, r3, #1
 8013a34:	4618      	mov	r0, r3
 8013a36:	f7ec fec9 	bl	80007cc <__aeabi_ui2f>
 8013a3a:	4603      	mov	r3, r0
 8013a3c:	4619      	mov	r1, r3
 8013a3e:	68b8      	ldr	r0, [r7, #8]
 8013a40:	f7ec fe12 	bl	8000668 <__aeabi_fsub>
 8013a44:	4603      	mov	r3, r0
 8013a46:	6879      	ldr	r1, [r7, #4]
 8013a48:	4618      	mov	r0, r3
 8013a4a:	f7ec fe0d 	bl	8000668 <__aeabi_fsub>
 8013a4e:	4603      	mov	r3, r0
 8013a50:	4618      	mov	r0, r3
 8013a52:	f7ec fcfd 	bl	8000450 <__aeabi_f2d>
 8013a56:	4602      	mov	r2, r0
 8013a58:	460b      	mov	r3, r1
 8013a5a:	4610      	mov	r0, r2
 8013a5c:	4619      	mov	r1, r3
 8013a5e:	f007 f857 	bl	801ab10 <floor>
 8013a62:	4602      	mov	r2, r0
 8013a64:	460b      	mov	r3, r1
 8013a66:	4610      	mov	r0, r2
 8013a68:	4619      	mov	r1, r3
 8013a6a:	f7ec fdd1 	bl	8000610 <__aeabi_d2iz>
 8013a6e:	4603      	mov	r3, r0
 8013a70:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8013a72:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013a76:	4618      	mov	r0, r3
 8013a78:	3718      	adds	r7, #24
 8013a7a:	46bd      	mov	sp, r7
 8013a7c:	bd80      	pop	{r7, pc}

08013a7e <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 8013a7e:	b590      	push	{r4, r7, lr}
 8013a80:	b087      	sub	sp, #28
 8013a82:	af00      	add	r7, sp, #0
 8013a84:	60f8      	str	r0, [r7, #12]
 8013a86:	60b9      	str	r1, [r7, #8]
 8013a88:	607a      	str	r2, [r7, #4]
 8013a8a:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 8013a8c:	2300      	movs	r3, #0
 8013a8e:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8013a90:	2300      	movs	r3, #0
 8013a92:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8013a94:	2300      	movs	r3, #0
 8013a96:	757b      	strb	r3, [r7, #21]
 8013a98:	2300      	movs	r3, #0
 8013a9a:	753b      	strb	r3, [r7, #20]
 8013a9c:	e098      	b.n	8013bd0 <RegionCommonCountNbOfEnabledChannels+0x152>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8013a9e:	2300      	movs	r3, #0
 8013aa0:	74fb      	strb	r3, [r7, #19]
 8013aa2:	e08b      	b.n	8013bbc <RegionCommonCountNbOfEnabledChannels+0x13e>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8013aa4:	68fb      	ldr	r3, [r7, #12]
 8013aa6:	685a      	ldr	r2, [r3, #4]
 8013aa8:	7d3b      	ldrb	r3, [r7, #20]
 8013aaa:	005b      	lsls	r3, r3, #1
 8013aac:	4413      	add	r3, r2
 8013aae:	881b      	ldrh	r3, [r3, #0]
 8013ab0:	461a      	mov	r2, r3
 8013ab2:	7cfb      	ldrb	r3, [r7, #19]
 8013ab4:	fa42 f303 	asr.w	r3, r2, r3
 8013ab8:	f003 0301 	and.w	r3, r3, #1
 8013abc:	2b00      	cmp	r3, #0
 8013abe:	d07a      	beq.n	8013bb6 <RegionCommonCountNbOfEnabledChannels+0x138>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8013ac0:	68fb      	ldr	r3, [r7, #12]
 8013ac2:	689a      	ldr	r2, [r3, #8]
 8013ac4:	7d79      	ldrb	r1, [r7, #21]
 8013ac6:	7cfb      	ldrb	r3, [r7, #19]
 8013ac8:	440b      	add	r3, r1
 8013aca:	4619      	mov	r1, r3
 8013acc:	460b      	mov	r3, r1
 8013ace:	005b      	lsls	r3, r3, #1
 8013ad0:	440b      	add	r3, r1
 8013ad2:	009b      	lsls	r3, r3, #2
 8013ad4:	4413      	add	r3, r2
 8013ad6:	681b      	ldr	r3, [r3, #0]
 8013ad8:	2b00      	cmp	r3, #0
 8013ada:	d067      	beq.n	8013bac <RegionCommonCountNbOfEnabledChannels+0x12e>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8013adc:	68fb      	ldr	r3, [r7, #12]
 8013ade:	781b      	ldrb	r3, [r3, #0]
 8013ae0:	f083 0301 	eor.w	r3, r3, #1
 8013ae4:	b2db      	uxtb	r3, r3
 8013ae6:	2b00      	cmp	r3, #0
 8013ae8:	d00d      	beq.n	8013b06 <RegionCommonCountNbOfEnabledChannels+0x88>
                    ( countNbOfEnabledChannelsParams->JoinChannels > 0 ) )
 8013aea:	68fb      	ldr	r3, [r7, #12]
 8013aec:	8a5b      	ldrh	r3, [r3, #18]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8013aee:	2b00      	cmp	r3, #0
 8013af0:	d009      	beq.n	8013b06 <RegionCommonCountNbOfEnabledChannels+0x88>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels & ( 1 << j ) ) == 0 )
 8013af2:	68fb      	ldr	r3, [r7, #12]
 8013af4:	8a5b      	ldrh	r3, [r3, #18]
 8013af6:	461a      	mov	r2, r3
 8013af8:	7cfb      	ldrb	r3, [r7, #19]
 8013afa:	fa42 f303 	asr.w	r3, r2, r3
 8013afe:	f003 0301 	and.w	r3, r3, #1
 8013b02:	2b00      	cmp	r3, #0
 8013b04:	d054      	beq.n	8013bb0 <RegionCommonCountNbOfEnabledChannels+0x132>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8013b06:	68fb      	ldr	r3, [r7, #12]
 8013b08:	785b      	ldrb	r3, [r3, #1]
 8013b0a:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8013b0c:	68fb      	ldr	r3, [r7, #12]
 8013b0e:	689a      	ldr	r2, [r3, #8]
 8013b10:	7d79      	ldrb	r1, [r7, #21]
 8013b12:	7cfb      	ldrb	r3, [r7, #19]
 8013b14:	440b      	add	r3, r1
 8013b16:	4619      	mov	r1, r3
 8013b18:	460b      	mov	r3, r1
 8013b1a:	005b      	lsls	r3, r3, #1
 8013b1c:	440b      	add	r3, r1
 8013b1e:	009b      	lsls	r3, r3, #2
 8013b20:	4413      	add	r3, r2
 8013b22:	7a1b      	ldrb	r3, [r3, #8]
 8013b24:	f343 0303 	sbfx	r3, r3, #0, #4
 8013b28:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8013b2a:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	689a      	ldr	r2, [r3, #8]
 8013b30:	7d79      	ldrb	r1, [r7, #21]
 8013b32:	7cfb      	ldrb	r3, [r7, #19]
 8013b34:	440b      	add	r3, r1
 8013b36:	4619      	mov	r1, r3
 8013b38:	460b      	mov	r3, r1
 8013b3a:	005b      	lsls	r3, r3, #1
 8013b3c:	440b      	add	r3, r1
 8013b3e:	009b      	lsls	r3, r3, #2
 8013b40:	4413      	add	r3, r2
 8013b42:	7a1b      	ldrb	r3, [r3, #8]
 8013b44:	f343 1303 	sbfx	r3, r3, #4, #4
 8013b48:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8013b4a:	461a      	mov	r2, r3
 8013b4c:	4621      	mov	r1, r4
 8013b4e:	f7ff fccf 	bl	80134f0 <RegionCommonValueInRange>
 8013b52:	4603      	mov	r3, r0
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	d02d      	beq.n	8013bb4 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8013b58:	68fb      	ldr	r3, [r7, #12]
 8013b5a:	68da      	ldr	r2, [r3, #12]
 8013b5c:	68fb      	ldr	r3, [r7, #12]
 8013b5e:	6899      	ldr	r1, [r3, #8]
 8013b60:	7d78      	ldrb	r0, [r7, #21]
 8013b62:	7cfb      	ldrb	r3, [r7, #19]
 8013b64:	4403      	add	r3, r0
 8013b66:	4618      	mov	r0, r3
 8013b68:	4603      	mov	r3, r0
 8013b6a:	005b      	lsls	r3, r3, #1
 8013b6c:	4403      	add	r3, r0
 8013b6e:	009b      	lsls	r3, r3, #2
 8013b70:	440b      	add	r3, r1
 8013b72:	7a5b      	ldrb	r3, [r3, #9]
 8013b74:	4619      	mov	r1, r3
 8013b76:	460b      	mov	r3, r1
 8013b78:	009b      	lsls	r3, r3, #2
 8013b7a:	440b      	add	r3, r1
 8013b7c:	009b      	lsls	r3, r3, #2
 8013b7e:	4413      	add	r3, r2
 8013b80:	7c1b      	ldrb	r3, [r3, #16]
 8013b82:	f083 0301 	eor.w	r3, r3, #1
 8013b86:	b2db      	uxtb	r3, r3
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	d003      	beq.n	8013b94 <RegionCommonCountNbOfEnabledChannels+0x116>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8013b8c:	7dbb      	ldrb	r3, [r7, #22]
 8013b8e:	3301      	adds	r3, #1
 8013b90:	75bb      	strb	r3, [r7, #22]
                    continue;
 8013b92:	e010      	b.n	8013bb6 <RegionCommonCountNbOfEnabledChannels+0x138>
                }
                enabledChannels[nbChannelCount++] = i + j;
 8013b94:	7dfb      	ldrb	r3, [r7, #23]
 8013b96:	1c5a      	adds	r2, r3, #1
 8013b98:	75fa      	strb	r2, [r7, #23]
 8013b9a:	461a      	mov	r2, r3
 8013b9c:	68bb      	ldr	r3, [r7, #8]
 8013b9e:	4413      	add	r3, r2
 8013ba0:	7d79      	ldrb	r1, [r7, #21]
 8013ba2:	7cfa      	ldrb	r2, [r7, #19]
 8013ba4:	440a      	add	r2, r1
 8013ba6:	b2d2      	uxtb	r2, r2
 8013ba8:	701a      	strb	r2, [r3, #0]
 8013baa:	e004      	b.n	8013bb6 <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 8013bac:	bf00      	nop
 8013bae:	e002      	b.n	8013bb6 <RegionCommonCountNbOfEnabledChannels+0x138>
                        continue;
 8013bb0:	bf00      	nop
 8013bb2:	e000      	b.n	8013bb6 <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 8013bb4:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 8013bb6:	7cfb      	ldrb	r3, [r7, #19]
 8013bb8:	3301      	adds	r3, #1
 8013bba:	74fb      	strb	r3, [r7, #19]
 8013bbc:	7cfb      	ldrb	r3, [r7, #19]
 8013bbe:	2b0f      	cmp	r3, #15
 8013bc0:	f67f af70 	bls.w	8013aa4 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8013bc4:	7d7b      	ldrb	r3, [r7, #21]
 8013bc6:	3310      	adds	r3, #16
 8013bc8:	757b      	strb	r3, [r7, #21]
 8013bca:	7d3b      	ldrb	r3, [r7, #20]
 8013bcc:	3301      	adds	r3, #1
 8013bce:	753b      	strb	r3, [r7, #20]
 8013bd0:	7d7b      	ldrb	r3, [r7, #21]
 8013bd2:	b29a      	uxth	r2, r3
 8013bd4:	68fb      	ldr	r3, [r7, #12]
 8013bd6:	8a1b      	ldrh	r3, [r3, #16]
 8013bd8:	429a      	cmp	r2, r3
 8013bda:	f4ff af60 	bcc.w	8013a9e <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	7dfa      	ldrb	r2, [r7, #23]
 8013be2:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8013be4:	683b      	ldr	r3, [r7, #0]
 8013be6:	7dba      	ldrb	r2, [r7, #22]
 8013be8:	701a      	strb	r2, [r3, #0]
}
 8013bea:	bf00      	nop
 8013bec:	371c      	adds	r7, #28
 8013bee:	46bd      	mov	sp, r7
 8013bf0:	bd90      	pop	{r4, r7, pc}

08013bf2 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8013bf2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013bf4:	b08b      	sub	sp, #44	; 0x2c
 8013bf6:	af04      	add	r7, sp, #16
 8013bf8:	60f8      	str	r0, [r7, #12]
 8013bfa:	60b9      	str	r1, [r7, #8]
 8013bfc:	607a      	str	r2, [r7, #4]
 8013bfe:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8013c00:	68fb      	ldr	r3, [r7, #12]
 8013c02:	685b      	ldr	r3, [r3, #4]
 8013c04:	4618      	mov	r0, r3
 8013c06:	f006 fc13 	bl	801a430 <UTIL_TIMER_GetElapsedTime>
 8013c0a:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8013c0c:	68fb      	ldr	r3, [r7, #12]
 8013c0e:	681a      	ldr	r2, [r3, #0]
 8013c10:	697b      	ldr	r3, [r7, #20]
 8013c12:	1ad2      	subs	r2, r2, r3
 8013c14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013c16:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8013c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c1a:	2201      	movs	r2, #1
 8013c1c:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8013c1e:	683b      	ldr	r3, [r7, #0]
 8013c20:	2200      	movs	r2, #0
 8013c22:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8013c24:	68fb      	ldr	r3, [r7, #12]
 8013c26:	685b      	ldr	r3, [r3, #4]
 8013c28:	2b00      	cmp	r3, #0
 8013c2a:	d004      	beq.n	8013c36 <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8013c2c:	68fb      	ldr	r3, [r7, #12]
 8013c2e:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8013c30:	697a      	ldr	r2, [r7, #20]
 8013c32:	429a      	cmp	r2, r3
 8013c34:	d32b      	bcc.n	8013c8e <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8013c36:	68bb      	ldr	r3, [r7, #8]
 8013c38:	2200      	movs	r2, #0
 8013c3a:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8013c3c:	68fb      	ldr	r3, [r7, #12]
 8013c3e:	69db      	ldr	r3, [r3, #28]
 8013c40:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8013c42:	68fb      	ldr	r3, [r7, #12]
 8013c44:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8013c46:	68dd      	ldr	r5, [r3, #12]
 8013c48:	68fb      	ldr	r3, [r7, #12]
 8013c4a:	7a5e      	ldrb	r6, [r3, #9]
 8013c4c:	68fb      	ldr	r3, [r7, #12]
 8013c4e:	f893 c008 	ldrb.w	ip, [r3, #8]
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	7d1b      	ldrb	r3, [r3, #20]
 8013c56:	68fa      	ldr	r2, [r7, #12]
 8013c58:	6992      	ldr	r2, [r2, #24]
 8013c5a:	9203      	str	r2, [sp, #12]
 8013c5c:	68fa      	ldr	r2, [r7, #12]
 8013c5e:	f10d 0e04 	add.w	lr, sp, #4
 8013c62:	320c      	adds	r2, #12
 8013c64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013c68:	e88e 0003 	stmia.w	lr, {r0, r1}
 8013c6c:	9300      	str	r3, [sp, #0]
 8013c6e:	4663      	mov	r3, ip
 8013c70:	4632      	mov	r2, r6
 8013c72:	4629      	mov	r1, r5
 8013c74:	4620      	mov	r0, r4
 8013c76:	f7ff fd0c 	bl	8013692 <RegionCommonUpdateBandTimeOff>
 8013c7a:	4602      	mov	r2, r0
 8013c7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013c7e:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8013c80:	68fb      	ldr	r3, [r7, #12]
 8013c82:	69d8      	ldr	r0, [r3, #28]
 8013c84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c86:	683a      	ldr	r2, [r7, #0]
 8013c88:	6879      	ldr	r1, [r7, #4]
 8013c8a:	f7ff fef8 	bl	8013a7e <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8013c8e:	683b      	ldr	r3, [r7, #0]
 8013c90:	781b      	ldrb	r3, [r3, #0]
 8013c92:	2b00      	cmp	r3, #0
 8013c94:	d004      	beq.n	8013ca0 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8013c96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013c98:	2200      	movs	r2, #0
 8013c9a:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8013c9c:	2300      	movs	r3, #0
 8013c9e:	e006      	b.n	8013cae <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8013ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ca2:	781b      	ldrb	r3, [r3, #0]
 8013ca4:	2b00      	cmp	r3, #0
 8013ca6:	d001      	beq.n	8013cac <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8013ca8:	230b      	movs	r3, #11
 8013caa:	e000      	b.n	8013cae <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8013cac:	230c      	movs	r3, #12
    }
}
 8013cae:	4618      	mov	r0, r3
 8013cb0:	371c      	adds	r7, #28
 8013cb2:	46bd      	mov	sp, r7
 8013cb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08013cb8 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8013cb8:	b5b0      	push	{r4, r5, r7, lr}
 8013cba:	b08c      	sub	sp, #48	; 0x30
 8013cbc:	af04      	add	r7, sp, #16
 8013cbe:	4603      	mov	r3, r0
 8013cc0:	6039      	str	r1, [r7, #0]
 8013cc2:	71fb      	strb	r3, [r7, #7]
 8013cc4:	4613      	mov	r3, r2
 8013cc6:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 8013cc8:	4b17      	ldr	r3, [pc, #92]	; (8013d28 <RegionCommonRxConfigPrint+0x70>)
 8013cca:	f107 0408 	add.w	r4, r7, #8
 8013cce:	461d      	mov	r5, r3
 8013cd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013cd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013cd4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8013cd8:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 8013cdc:	79fb      	ldrb	r3, [r7, #7]
 8013cde:	2b05      	cmp	r3, #5
 8013ce0:	d813      	bhi.n	8013d0a <RegionCommonRxConfigPrint+0x52>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 8013ce2:	79fb      	ldrb	r3, [r7, #7]
 8013ce4:	009b      	lsls	r3, r3, #2
 8013ce6:	f107 0220 	add.w	r2, r7, #32
 8013cea:	4413      	add	r3, r2
 8013cec:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8013cf0:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8013cf4:	9202      	str	r2, [sp, #8]
 8013cf6:	683a      	ldr	r2, [r7, #0]
 8013cf8:	9201      	str	r2, [sp, #4]
 8013cfa:	9300      	str	r3, [sp, #0]
 8013cfc:	4b0b      	ldr	r3, [pc, #44]	; (8013d2c <RegionCommonRxConfigPrint+0x74>)
 8013cfe:	2201      	movs	r2, #1
 8013d00:	2100      	movs	r1, #0
 8013d02:	2002      	movs	r0, #2
 8013d04:	f006 fc60 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8013d08:	e00a      	b.n	8013d20 <RegionCommonRxConfigPrint+0x68>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8013d0a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8013d0e:	9301      	str	r3, [sp, #4]
 8013d10:	683b      	ldr	r3, [r7, #0]
 8013d12:	9300      	str	r3, [sp, #0]
 8013d14:	4b06      	ldr	r3, [pc, #24]	; (8013d30 <RegionCommonRxConfigPrint+0x78>)
 8013d16:	2201      	movs	r2, #1
 8013d18:	2100      	movs	r1, #0
 8013d1a:	2002      	movs	r0, #2
 8013d1c:	f006 fc54 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 8013d20:	bf00      	nop
 8013d22:	3720      	adds	r7, #32
 8013d24:	46bd      	mov	sp, r7
 8013d26:	bdb0      	pop	{r4, r5, r7, pc}
 8013d28:	0801b2c0 	.word	0x0801b2c0
 8013d2c:	0801b284 	.word	0x0801b284
 8013d30:	0801b2a4 	.word	0x0801b2a4

08013d34 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8013d34:	b580      	push	{r7, lr}
 8013d36:	b084      	sub	sp, #16
 8013d38:	af02      	add	r7, sp, #8
 8013d3a:	6078      	str	r0, [r7, #4]
 8013d3c:	460b      	mov	r3, r1
 8013d3e:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8013d40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013d44:	9301      	str	r3, [sp, #4]
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	9300      	str	r3, [sp, #0]
 8013d4a:	4b05      	ldr	r3, [pc, #20]	; (8013d60 <RegionCommonTxConfigPrint+0x2c>)
 8013d4c:	2201      	movs	r2, #1
 8013d4e:	2100      	movs	r1, #0
 8013d50:	2002      	movs	r0, #2
 8013d52:	f006 fc39 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 8013d56:	bf00      	nop
 8013d58:	3708      	adds	r7, #8
 8013d5a:	46bd      	mov	sp, r7
 8013d5c:	bd80      	pop	{r7, pc}
 8013d5e:	bf00      	nop
 8013d60:	0801b2d8 	.word	0x0801b2d8

08013d64 <GetNextLowerTxDr>:
 */
static RegionEU868NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 8013d64:	b480      	push	{r7}
 8013d66:	b085      	sub	sp, #20
 8013d68:	af00      	add	r7, sp, #0
 8013d6a:	4603      	mov	r3, r0
 8013d6c:	460a      	mov	r2, r1
 8013d6e:	71fb      	strb	r3, [r7, #7]
 8013d70:	4613      	mov	r3, r2
 8013d72:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 8013d74:	2300      	movs	r3, #0
 8013d76:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 8013d78:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8013d7c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8013d80:	429a      	cmp	r2, r3
 8013d82:	d102      	bne.n	8013d8a <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 8013d84:	79bb      	ldrb	r3, [r7, #6]
 8013d86:	73fb      	strb	r3, [r7, #15]
 8013d88:	e002      	b.n	8013d90 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 8013d8a:	79fb      	ldrb	r3, [r7, #7]
 8013d8c:	3b01      	subs	r3, #1
 8013d8e:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 8013d90:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013d94:	4618      	mov	r0, r3
 8013d96:	3714      	adds	r7, #20
 8013d98:	46bd      	mov	sp, r7
 8013d9a:	bc80      	pop	{r7}
 8013d9c:	4770      	bx	lr
	...

08013da0 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 8013da0:	b480      	push	{r7}
 8013da2:	b083      	sub	sp, #12
 8013da4:	af00      	add	r7, sp, #0
 8013da6:	6078      	str	r0, [r7, #4]
    switch( BandwidthsEU868[drIndex] )
 8013da8:	4a09      	ldr	r2, [pc, #36]	; (8013dd0 <GetBandwidth+0x30>)
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013db0:	4a08      	ldr	r2, [pc, #32]	; (8013dd4 <GetBandwidth+0x34>)
 8013db2:	4293      	cmp	r3, r2
 8013db4:	d004      	beq.n	8013dc0 <GetBandwidth+0x20>
 8013db6:	4a08      	ldr	r2, [pc, #32]	; (8013dd8 <GetBandwidth+0x38>)
 8013db8:	4293      	cmp	r3, r2
 8013dba:	d003      	beq.n	8013dc4 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 8013dbc:	2300      	movs	r3, #0
 8013dbe:	e002      	b.n	8013dc6 <GetBandwidth+0x26>
        case 250000:
            return 1;
 8013dc0:	2301      	movs	r3, #1
 8013dc2:	e000      	b.n	8013dc6 <GetBandwidth+0x26>
        case 500000:
            return 2;
 8013dc4:	2302      	movs	r3, #2
    }
}
 8013dc6:	4618      	mov	r0, r3
 8013dc8:	370c      	adds	r7, #12
 8013dca:	46bd      	mov	sp, r7
 8013dcc:	bc80      	pop	{r7}
 8013dce:	4770      	bx	lr
 8013dd0:	0801b8c8 	.word	0x0801b8c8
 8013dd4:	0003d090 	.word	0x0003d090
 8013dd8:	0007a120 	.word	0x0007a120

08013ddc <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8013ddc:	b480      	push	{r7}
 8013dde:	b085      	sub	sp, #20
 8013de0:	af00      	add	r7, sp, #0
 8013de2:	603b      	str	r3, [r7, #0]
 8013de4:	4603      	mov	r3, r0
 8013de6:	71fb      	strb	r3, [r7, #7]
 8013de8:	460b      	mov	r3, r1
 8013dea:	71bb      	strb	r3, [r7, #6]
 8013dec:	4613      	mov	r3, r2
 8013dee:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8013df0:	79fb      	ldrb	r3, [r7, #7]
 8013df2:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 8013df4:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8013df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013dfc:	4293      	cmp	r3, r2
 8013dfe:	bfb8      	it	lt
 8013e00:	4613      	movlt	r3, r2
 8013e02:	73fb      	strb	r3, [r7, #15]

    return txPowerResult;
 8013e04:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013e08:	4618      	mov	r0, r3
 8013e0a:	3714      	adds	r7, #20
 8013e0c:	46bd      	mov	sp, r7
 8013e0e:	bc80      	pop	{r7}
 8013e10:	4770      	bx	lr
	...

08013e14 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8013e14:	b580      	push	{r7, lr}
 8013e16:	b082      	sub	sp, #8
 8013e18:	af00      	add	r7, sp, #0
 8013e1a:	6078      	str	r0, [r7, #4]
 8013e1c:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8013e1e:	4b2d      	ldr	r3, [pc, #180]	; (8013ed4 <VerifyRfFreq+0xc0>)
 8013e20:	6a1b      	ldr	r3, [r3, #32]
 8013e22:	6878      	ldr	r0, [r7, #4]
 8013e24:	4798      	blx	r3
 8013e26:	4603      	mov	r3, r0
 8013e28:	f083 0301 	eor.w	r3, r3, #1
 8013e2c:	b2db      	uxtb	r3, r3
 8013e2e:	2b00      	cmp	r3, #0
 8013e30:	d001      	beq.n	8013e36 <VerifyRfFreq+0x22>
    {
        return false;
 8013e32:	2300      	movs	r3, #0
 8013e34:	e04a      	b.n	8013ecc <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 8013e36:	687b      	ldr	r3, [r7, #4]
 8013e38:	4a27      	ldr	r2, [pc, #156]	; (8013ed8 <VerifyRfFreq+0xc4>)
 8013e3a:	4293      	cmp	r3, r2
 8013e3c:	d307      	bcc.n	8013e4e <VerifyRfFreq+0x3a>
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	4a26      	ldr	r2, [pc, #152]	; (8013edc <VerifyRfFreq+0xc8>)
 8013e42:	4293      	cmp	r3, r2
 8013e44:	d803      	bhi.n	8013e4e <VerifyRfFreq+0x3a>
    {
        *band = 2;
 8013e46:	683b      	ldr	r3, [r7, #0]
 8013e48:	2202      	movs	r2, #2
 8013e4a:	701a      	strb	r2, [r3, #0]
 8013e4c:	e03d      	b.n	8013eca <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	4a22      	ldr	r2, [pc, #136]	; (8013edc <VerifyRfFreq+0xc8>)
 8013e52:	4293      	cmp	r3, r2
 8013e54:	d907      	bls.n	8013e66 <VerifyRfFreq+0x52>
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	4a21      	ldr	r2, [pc, #132]	; (8013ee0 <VerifyRfFreq+0xcc>)
 8013e5a:	4293      	cmp	r3, r2
 8013e5c:	d803      	bhi.n	8013e66 <VerifyRfFreq+0x52>
    {
        *band = 0;
 8013e5e:	683b      	ldr	r3, [r7, #0]
 8013e60:	2200      	movs	r2, #0
 8013e62:	701a      	strb	r2, [r3, #0]
 8013e64:	e031      	b.n	8013eca <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	4a1d      	ldr	r2, [pc, #116]	; (8013ee0 <VerifyRfFreq+0xcc>)
 8013e6a:	4293      	cmp	r3, r2
 8013e6c:	d907      	bls.n	8013e7e <VerifyRfFreq+0x6a>
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	4a1c      	ldr	r2, [pc, #112]	; (8013ee4 <VerifyRfFreq+0xd0>)
 8013e72:	4293      	cmp	r3, r2
 8013e74:	d803      	bhi.n	8013e7e <VerifyRfFreq+0x6a>
    {
        *band = 1;
 8013e76:	683b      	ldr	r3, [r7, #0]
 8013e78:	2201      	movs	r2, #1
 8013e7a:	701a      	strb	r2, [r3, #0]
 8013e7c:	e025      	b.n	8013eca <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	4a19      	ldr	r2, [pc, #100]	; (8013ee8 <VerifyRfFreq+0xd4>)
 8013e82:	4293      	cmp	r3, r2
 8013e84:	d907      	bls.n	8013e96 <VerifyRfFreq+0x82>
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	4a18      	ldr	r2, [pc, #96]	; (8013eec <VerifyRfFreq+0xd8>)
 8013e8a:	4293      	cmp	r3, r2
 8013e8c:	d803      	bhi.n	8013e96 <VerifyRfFreq+0x82>
    {
        *band = 5;
 8013e8e:	683b      	ldr	r3, [r7, #0]
 8013e90:	2205      	movs	r2, #5
 8013e92:	701a      	strb	r2, [r3, #0]
 8013e94:	e019      	b.n	8013eca <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 8013e96:	687b      	ldr	r3, [r7, #4]
 8013e98:	4a15      	ldr	r2, [pc, #84]	; (8013ef0 <VerifyRfFreq+0xdc>)
 8013e9a:	4293      	cmp	r3, r2
 8013e9c:	d907      	bls.n	8013eae <VerifyRfFreq+0x9a>
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	4a14      	ldr	r2, [pc, #80]	; (8013ef4 <VerifyRfFreq+0xe0>)
 8013ea2:	4293      	cmp	r3, r2
 8013ea4:	d803      	bhi.n	8013eae <VerifyRfFreq+0x9a>
    {
        *band = 3;
 8013ea6:	683b      	ldr	r3, [r7, #0]
 8013ea8:	2203      	movs	r2, #3
 8013eaa:	701a      	strb	r2, [r3, #0]
 8013eac:	e00d      	b.n	8013eca <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 8013eae:	687b      	ldr	r3, [r7, #4]
 8013eb0:	4a11      	ldr	r2, [pc, #68]	; (8013ef8 <VerifyRfFreq+0xe4>)
 8013eb2:	4293      	cmp	r3, r2
 8013eb4:	d307      	bcc.n	8013ec6 <VerifyRfFreq+0xb2>
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	4a10      	ldr	r2, [pc, #64]	; (8013efc <VerifyRfFreq+0xe8>)
 8013eba:	4293      	cmp	r3, r2
 8013ebc:	d803      	bhi.n	8013ec6 <VerifyRfFreq+0xb2>
    {
        *band = 4;
 8013ebe:	683b      	ldr	r3, [r7, #0]
 8013ec0:	2204      	movs	r2, #4
 8013ec2:	701a      	strb	r2, [r3, #0]
 8013ec4:	e001      	b.n	8013eca <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 8013ec6:	2300      	movs	r3, #0
 8013ec8:	e000      	b.n	8013ecc <VerifyRfFreq+0xb8>
    }
    return true;
 8013eca:	2301      	movs	r3, #1
}
 8013ecc:	4618      	mov	r0, r3
 8013ece:	3708      	adds	r7, #8
 8013ed0:	46bd      	mov	sp, r7
 8013ed2:	bd80      	pop	{r7, pc}
 8013ed4:	0801b97c 	.word	0x0801b97c
 8013ed8:	337055c0 	.word	0x337055c0
 8013edc:	338eda3f 	.word	0x338eda3f
 8013ee0:	33bca100 	.word	0x33bca100
 8013ee4:	33c5c8c0 	.word	0x33c5c8c0
 8013ee8:	33c74f5f 	.word	0x33c74f5f
 8013eec:	33cef080 	.word	0x33cef080
 8013ef0:	33d1fdbf 	.word	0x33d1fdbf
 8013ef4:	33d5ce50 	.word	0x33d5ce50
 8013ef8:	33d691a0 	.word	0x33d691a0
 8013efc:	33db2580 	.word	0x33db2580

08013f00 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8013f00:	b590      	push	{r4, r7, lr}
 8013f02:	b08b      	sub	sp, #44	; 0x2c
 8013f04:	af04      	add	r7, sp, #16
 8013f06:	4603      	mov	r3, r0
 8013f08:	460a      	mov	r2, r1
 8013f0a:	71fb      	strb	r3, [r7, #7]
 8013f0c:	4613      	mov	r3, r2
 8013f0e:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 8013f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013f14:	4a1f      	ldr	r2, [pc, #124]	; (8013f94 <GetTimeOnAir+0x94>)
 8013f16:	5cd3      	ldrb	r3, [r2, r3]
 8013f18:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = GetBandwidth( datarate );
 8013f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013f1e:	4618      	mov	r0, r3
 8013f20:	f7ff ff3e 	bl	8013da0 <GetBandwidth>
 8013f24:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8013f26:	2300      	movs	r3, #0
 8013f28:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8013f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013f2e:	2b07      	cmp	r3, #7
 8013f30:	d118      	bne.n	8013f64 <GetTimeOnAir+0x64>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8013f32:	4b19      	ldr	r3, [pc, #100]	; (8013f98 <GetTimeOnAir+0x98>)
 8013f34:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8013f36:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013f3a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8013f3e:	fb02 f303 	mul.w	r3, r2, r3
 8013f42:	4619      	mov	r1, r3
 8013f44:	88bb      	ldrh	r3, [r7, #4]
 8013f46:	b2db      	uxtb	r3, r3
 8013f48:	2201      	movs	r2, #1
 8013f4a:	9203      	str	r2, [sp, #12]
 8013f4c:	9302      	str	r3, [sp, #8]
 8013f4e:	2300      	movs	r3, #0
 8013f50:	9301      	str	r3, [sp, #4]
 8013f52:	2305      	movs	r3, #5
 8013f54:	9300      	str	r3, [sp, #0]
 8013f56:	2300      	movs	r3, #0
 8013f58:	460a      	mov	r2, r1
 8013f5a:	68f9      	ldr	r1, [r7, #12]
 8013f5c:	2000      	movs	r0, #0
 8013f5e:	47a0      	blx	r4
 8013f60:	6178      	str	r0, [r7, #20]
 8013f62:	e011      	b.n	8013f88 <GetTimeOnAir+0x88>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8013f64:	4b0c      	ldr	r3, [pc, #48]	; (8013f98 <GetTimeOnAir+0x98>)
 8013f66:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8013f68:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8013f6c:	88bb      	ldrh	r3, [r7, #4]
 8013f6e:	b2db      	uxtb	r3, r3
 8013f70:	2101      	movs	r1, #1
 8013f72:	9103      	str	r1, [sp, #12]
 8013f74:	9302      	str	r3, [sp, #8]
 8013f76:	2300      	movs	r3, #0
 8013f78:	9301      	str	r3, [sp, #4]
 8013f7a:	2308      	movs	r3, #8
 8013f7c:	9300      	str	r3, [sp, #0]
 8013f7e:	2301      	movs	r3, #1
 8013f80:	68f9      	ldr	r1, [r7, #12]
 8013f82:	2001      	movs	r0, #1
 8013f84:	47a0      	blx	r4
 8013f86:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 8013f88:	697b      	ldr	r3, [r7, #20]
}
 8013f8a:	4618      	mov	r0, r3
 8013f8c:	371c      	adds	r7, #28
 8013f8e:	46bd      	mov	sp, r7
 8013f90:	bd90      	pop	{r4, r7, pc}
 8013f92:	bf00      	nop
 8013f94:	0801b8c0 	.word	0x0801b8c0
 8013f98:	0801b97c 	.word	0x0801b97c

08013f9c <RegionEU868GetPhyParam>:

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 8013f9c:	b580      	push	{r7, lr}
 8013f9e:	b084      	sub	sp, #16
 8013fa0:	af00      	add	r7, sp, #0
 8013fa2:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8013fa4:	2300      	movs	r3, #0
 8013fa6:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	781b      	ldrb	r3, [r3, #0]
 8013fac:	3b01      	subs	r3, #1
 8013fae:	2b38      	cmp	r3, #56	; 0x38
 8013fb0:	f200 810d 	bhi.w	80141ce <RegionEU868GetPhyParam+0x232>
 8013fb4:	a201      	add	r2, pc, #4	; (adr r2, 8013fbc <RegionEU868GetPhyParam+0x20>)
 8013fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013fba:	bf00      	nop
 8013fbc:	080140a1 	.word	0x080140a1
 8013fc0:	080140a7 	.word	0x080140a7
 8013fc4:	080141cf 	.word	0x080141cf
 8013fc8:	080141cf 	.word	0x080141cf
 8013fcc:	080141cf 	.word	0x080141cf
 8013fd0:	080140ad 	.word	0x080140ad
 8013fd4:	080141cf 	.word	0x080141cf
 8013fd8:	080140c7 	.word	0x080140c7
 8013fdc:	080141cf 	.word	0x080141cf
 8013fe0:	080140cd 	.word	0x080140cd
 8013fe4:	080140d3 	.word	0x080140d3
 8013fe8:	080140d9 	.word	0x080140d9
 8013fec:	080140df 	.word	0x080140df
 8013ff0:	080140ef 	.word	0x080140ef
 8013ff4:	080140ff 	.word	0x080140ff
 8013ff8:	08014105 	.word	0x08014105
 8013ffc:	0801410d 	.word	0x0801410d
 8014000:	08014115 	.word	0x08014115
 8014004:	0801411d 	.word	0x0801411d
 8014008:	08014125 	.word	0x08014125
 801400c:	0801412d 	.word	0x0801412d
 8014010:	08014135 	.word	0x08014135
 8014014:	08014149 	.word	0x08014149
 8014018:	0801414f 	.word	0x0801414f
 801401c:	08014155 	.word	0x08014155
 8014020:	0801415b 	.word	0x0801415b
 8014024:	08014161 	.word	0x08014161
 8014028:	08014167 	.word	0x08014167
 801402c:	0801416d 	.word	0x0801416d
 8014030:	08014173 	.word	0x08014173
 8014034:	08014173 	.word	0x08014173
 8014038:	08014179 	.word	0x08014179
 801403c:	08014181 	.word	0x08014181
 8014040:	080140b3 	.word	0x080140b3
 8014044:	080141cf 	.word	0x080141cf
 8014048:	080141cf 	.word	0x080141cf
 801404c:	080141cf 	.word	0x080141cf
 8014050:	080141cf 	.word	0x080141cf
 8014054:	080141cf 	.word	0x080141cf
 8014058:	080141cf 	.word	0x080141cf
 801405c:	080141cf 	.word	0x080141cf
 8014060:	080141cf 	.word	0x080141cf
 8014064:	080141cf 	.word	0x080141cf
 8014068:	080141cf 	.word	0x080141cf
 801406c:	080141cf 	.word	0x080141cf
 8014070:	080141cf 	.word	0x080141cf
 8014074:	080141cf 	.word	0x080141cf
 8014078:	08014187 	.word	0x08014187
 801407c:	0801418d 	.word	0x0801418d
 8014080:	0801419b 	.word	0x0801419b
 8014084:	080141cf 	.word	0x080141cf
 8014088:	080141cf 	.word	0x080141cf
 801408c:	080141a1 	.word	0x080141a1
 8014090:	080141a7 	.word	0x080141a7
 8014094:	080141cf 	.word	0x080141cf
 8014098:	080141ad 	.word	0x080141ad
 801409c:	080141bd 	.word	0x080141bd
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 80140a0:	2300      	movs	r3, #0
 80140a2:	60bb      	str	r3, [r7, #8]
            break;
 80140a4:	e094      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 80140a6:	2300      	movs	r3, #0
 80140a8:	60bb      	str	r3, [r7, #8]
            break;
 80140aa:	e091      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 80140ac:	2300      	movs	r3, #0
 80140ae:	60bb      	str	r3, [r7, #8]
            break;
 80140b0:	e08e      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, EU868_TX_MIN_DATARATE );
 80140b2:	687b      	ldr	r3, [r7, #4]
 80140b4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80140b8:	2100      	movs	r1, #0
 80140ba:	4618      	mov	r0, r3
 80140bc:	f7ff fe52 	bl	8013d64 <GetNextLowerTxDr>
 80140c0:	4603      	mov	r3, r0
 80140c2:	60bb      	str	r3, [r7, #8]
            break;
 80140c4:	e084      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 80140c6:	2300      	movs	r3, #0
 80140c8:	60bb      	str	r3, [r7, #8]
            break;
 80140ca:	e081      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 80140cc:	2300      	movs	r3, #0
 80140ce:	60bb      	str	r3, [r7, #8]
            break;
 80140d0:	e07e      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = EU868_ADR_ACK_LIMIT;
 80140d2:	2340      	movs	r3, #64	; 0x40
 80140d4:	60bb      	str	r3, [r7, #8]
            break;
 80140d6:	e07b      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = EU868_ADR_ACK_DELAY;
 80140d8:	2320      	movs	r3, #32
 80140da:	60bb      	str	r3, [r7, #8]
            break;
 80140dc:	e078      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80140e4:	461a      	mov	r2, r3
 80140e6:	4b3e      	ldr	r3, [pc, #248]	; (80141e0 <RegionEU868GetPhyParam+0x244>)
 80140e8:	5c9b      	ldrb	r3, [r3, r2]
 80140ea:	60bb      	str	r3, [r7, #8]
            break;
 80140ec:	e070      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 80140ee:	687b      	ldr	r3, [r7, #4]
 80140f0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80140f4:	461a      	mov	r2, r3
 80140f6:	4b3b      	ldr	r3, [pc, #236]	; (80141e4 <RegionEU868GetPhyParam+0x248>)
 80140f8:	5c9b      	ldrb	r3, [r3, r2]
 80140fa:	60bb      	str	r3, [r7, #8]
            break;
 80140fc:	e068      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 80140fe:	2301      	movs	r3, #1
 8014100:	60bb      	str	r3, [r7, #8]
            break;
 8014102:	e065      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8014104:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8014108:	60bb      	str	r3, [r7, #8]
            break;
 801410a:	e061      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = EU868_RECEIVE_DELAY1;
 801410c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8014110:	60bb      	str	r3, [r7, #8]
            break;
 8014112:	e05d      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = EU868_RECEIVE_DELAY2;
 8014114:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8014118:	60bb      	str	r3, [r7, #8]
            break;
 801411a:	e059      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY1;
 801411c:	f241 3388 	movw	r3, #5000	; 0x1388
 8014120:	60bb      	str	r3, [r7, #8]
            break;
 8014122:	e055      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY2;
 8014124:	f241 7370 	movw	r3, #6000	; 0x1770
 8014128:	60bb      	str	r3, [r7, #8]
            break;
 801412a:	e051      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = EU868_MAX_FCNT_GAP;
 801412c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8014130:	60bb      	str	r3, [r7, #8]
            break;
 8014132:	e04d      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( EU868_ACKTIMEOUT + randr( -EU868_ACK_TIMEOUT_RND, EU868_ACK_TIMEOUT_RND ) );
 8014134:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8014138:	482b      	ldr	r0, [pc, #172]	; (80141e8 <RegionEU868GetPhyParam+0x24c>)
 801413a:	f002 fb27 	bl	801678c <randr>
 801413e:	4603      	mov	r3, r0
 8014140:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8014144:	60bb      	str	r3, [r7, #8]
            break;
 8014146:	e043      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = EU868_DEFAULT_RX1_DR_OFFSET;
 8014148:	2300      	movs	r3, #0
 801414a:	60bb      	str	r3, [r7, #8]
            break;
 801414c:	e040      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 801414e:	4b27      	ldr	r3, [pc, #156]	; (80141ec <RegionEU868GetPhyParam+0x250>)
 8014150:	60bb      	str	r3, [r7, #8]
            break;
 8014152:	e03d      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 8014154:	2300      	movs	r3, #0
 8014156:	60bb      	str	r3, [r7, #8]
            break;
 8014158:	e03a      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 801415a:	4b25      	ldr	r3, [pc, #148]	; (80141f0 <RegionEU868GetPhyParam+0x254>)
 801415c:	60bb      	str	r3, [r7, #8]
            break;
 801415e:	e037      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 8014160:	4b24      	ldr	r3, [pc, #144]	; (80141f4 <RegionEU868GetPhyParam+0x258>)
 8014162:	60bb      	str	r3, [r7, #8]
            break;
 8014164:	e034      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 8014166:	2310      	movs	r3, #16
 8014168:	60bb      	str	r3, [r7, #8]
            break;
 801416a:	e031      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 801416c:	4b22      	ldr	r3, [pc, #136]	; (80141f8 <RegionEU868GetPhyParam+0x25c>)
 801416e:	60bb      	str	r3, [r7, #8]
            break;
 8014170:	e02e      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 8014172:	2300      	movs	r3, #0
 8014174:	60bb      	str	r3, [r7, #8]
            break;
 8014176:	e02b      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 8014178:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 801417c:	60bb      	str	r3, [r7, #8]
            break;
 801417e:	e027      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8014180:	4b1e      	ldr	r3, [pc, #120]	; (80141fc <RegionEU868GetPhyParam+0x260>)
 8014182:	60bb      	str	r3, [r7, #8]
            break;
 8014184:	e024      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 8014186:	4b19      	ldr	r3, [pc, #100]	; (80141ec <RegionEU868GetPhyParam+0x250>)
 8014188:	60bb      	str	r3, [r7, #8]
            break;
 801418a:	e021      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 801418c:	2311      	movs	r3, #17
 801418e:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 8014190:	2302      	movs	r3, #2
 8014192:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 8014194:	2300      	movs	r3, #0
 8014196:	72bb      	strb	r3, [r7, #10]
            break;
 8014198:	e01a      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 801419a:	2303      	movs	r3, #3
 801419c:	60bb      	str	r3, [r7, #8]
            break;
 801419e:	e017      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 80141a0:	4b12      	ldr	r3, [pc, #72]	; (80141ec <RegionEU868GetPhyParam+0x250>)
 80141a2:	60bb      	str	r3, [r7, #8]
            break;
 80141a4:	e014      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 80141a6:	2303      	movs	r3, #3
 80141a8:	60bb      	str	r3, [r7, #8]
            break;
 80141aa:	e011      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80141b2:	461a      	mov	r2, r3
 80141b4:	4b12      	ldr	r3, [pc, #72]	; (8014200 <RegionEU868GetPhyParam+0x264>)
 80141b6:	5c9b      	ldrb	r3, [r3, r2]
 80141b8:	60bb      	str	r3, [r7, #8]
            break;
 80141ba:	e009      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 80141bc:	687b      	ldr	r3, [r7, #4]
 80141be:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80141c2:	4618      	mov	r0, r3
 80141c4:	f7ff fdec 	bl	8013da0 <GetBandwidth>
 80141c8:	4603      	mov	r3, r0
 80141ca:	60bb      	str	r3, [r7, #8]
            break;
 80141cc:	e000      	b.n	80141d0 <RegionEU868GetPhyParam+0x234>
        }
        default:
        {
            break;
 80141ce:	bf00      	nop
        }
    }

    return phyParam;
 80141d0:	68bb      	ldr	r3, [r7, #8]
 80141d2:	60fb      	str	r3, [r7, #12]
 80141d4:	2300      	movs	r3, #0
 80141d6:	68fb      	ldr	r3, [r7, #12]
}
 80141d8:	4618      	mov	r0, r3
 80141da:	3710      	adds	r7, #16
 80141dc:	46bd      	mov	sp, r7
 80141de:	bd80      	pop	{r7, pc}
 80141e0:	0801b8e8 	.word	0x0801b8e8
 80141e4:	0801b8f0 	.word	0x0801b8f0
 80141e8:	fffffc18 	.word	0xfffffc18
 80141ec:	33d3e608 	.word	0x33d3e608
 80141f0:	20000ea4 	.word	0x20000ea4
 80141f4:	20000ea6 	.word	0x20000ea6
 80141f8:	20000d6c 	.word	0x20000d6c
 80141fc:	4009999a 	.word	0x4009999a
 8014200:	0801b8c0 	.word	0x0801b8c0

08014204 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8014204:	b590      	push	{r4, r7, lr}
 8014206:	b085      	sub	sp, #20
 8014208:	af02      	add	r7, sp, #8
 801420a:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	781b      	ldrb	r3, [r3, #0]
 8014210:	4619      	mov	r1, r3
 8014212:	4a0f      	ldr	r2, [pc, #60]	; (8014250 <RegionEU868SetBandTxDone+0x4c>)
 8014214:	460b      	mov	r3, r1
 8014216:	005b      	lsls	r3, r3, #1
 8014218:	440b      	add	r3, r1
 801421a:	009b      	lsls	r3, r3, #2
 801421c:	4413      	add	r3, r2
 801421e:	3309      	adds	r3, #9
 8014220:	781b      	ldrb	r3, [r3, #0]
 8014222:	461a      	mov	r2, r3
 8014224:	4613      	mov	r3, r2
 8014226:	009b      	lsls	r3, r3, #2
 8014228:	4413      	add	r3, r2
 801422a:	009b      	lsls	r3, r3, #2
 801422c:	33c0      	adds	r3, #192	; 0xc0
 801422e:	4a08      	ldr	r2, [pc, #32]	; (8014250 <RegionEU868SetBandTxDone+0x4c>)
 8014230:	1898      	adds	r0, r3, r2
 8014232:	687b      	ldr	r3, [r7, #4]
 8014234:	6899      	ldr	r1, [r3, #8]
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	785c      	ldrb	r4, [r3, #1]
 801423a:	687b      	ldr	r3, [r7, #4]
 801423c:	691a      	ldr	r2, [r3, #16]
 801423e:	9200      	str	r2, [sp, #0]
 8014240:	68db      	ldr	r3, [r3, #12]
 8014242:	4622      	mov	r2, r4
 8014244:	f7ff f9f7 	bl	8013636 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 8014248:	bf00      	nop
 801424a:	370c      	adds	r7, #12
 801424c:	46bd      	mov	sp, r7
 801424e:	bd90      	pop	{r4, r7, pc}
 8014250:	20000d6c 	.word	0x20000d6c

08014254 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 8014254:	b580      	push	{r7, lr}
 8014256:	b0aa      	sub	sp, #168	; 0xa8
 8014258:	af00      	add	r7, sp, #0
 801425a:	6078      	str	r0, [r7, #4]
    Band_t bands[EU868_MAX_NB_BANDS] =
 801425c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8014260:	2278      	movs	r2, #120	; 0x78
 8014262:	2100      	movs	r1, #0
 8014264:	4618      	mov	r0, r3
 8014266:	f006 fc49 	bl	801aafc <memset>
 801426a:	2364      	movs	r3, #100	; 0x64
 801426c:	863b      	strh	r3, [r7, #48]	; 0x30
 801426e:	2364      	movs	r3, #100	; 0x64
 8014270:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8014274:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8014278:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 801427c:	230a      	movs	r3, #10
 801427e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 8014282:	2364      	movs	r3, #100	; 0x64
 8014284:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 8014288:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801428c:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 8014290:	687b      	ldr	r3, [r7, #4]
 8014292:	791b      	ldrb	r3, [r3, #4]
 8014294:	2b03      	cmp	r3, #3
 8014296:	d855      	bhi.n	8014344 <RegionEU868InitDefaults+0xf0>
 8014298:	a201      	add	r2, pc, #4	; (adr r2, 80142a0 <RegionEU868InitDefaults+0x4c>)
 801429a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801429e:	bf00      	nop
 80142a0:	080142b1 	.word	0x080142b1
 80142a4:	080142f5 	.word	0x080142f5
 80142a8:	08014313 	.word	0x08014313
 80142ac:	0801432b 	.word	0x0801432b
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 80142b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80142b4:	2278      	movs	r2, #120	; 0x78
 80142b6:	4619      	mov	r1, r3
 80142b8:	4826      	ldr	r0, [pc, #152]	; (8014354 <RegionEU868InitDefaults+0x100>)
 80142ba:	f002 fa7e 	bl	80167ba <memcpy1>

            // Default channels
            NvmCtx.Channels[0] = ( ChannelParams_t ) EU868_LC1;
 80142be:	4b26      	ldr	r3, [pc, #152]	; (8014358 <RegionEU868InitDefaults+0x104>)
 80142c0:	4a26      	ldr	r2, [pc, #152]	; (801435c <RegionEU868InitDefaults+0x108>)
 80142c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80142c4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[1] = ( ChannelParams_t ) EU868_LC2;
 80142c8:	4b23      	ldr	r3, [pc, #140]	; (8014358 <RegionEU868InitDefaults+0x104>)
 80142ca:	4a25      	ldr	r2, [pc, #148]	; (8014360 <RegionEU868InitDefaults+0x10c>)
 80142cc:	330c      	adds	r3, #12
 80142ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80142d0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[2] = ( ChannelParams_t ) EU868_LC3;
 80142d4:	4b20      	ldr	r3, [pc, #128]	; (8014358 <RegionEU868InitDefaults+0x104>)
 80142d6:	4a23      	ldr	r2, [pc, #140]	; (8014364 <RegionEU868InitDefaults+0x110>)
 80142d8:	3318      	adds	r3, #24
 80142da:	ca07      	ldmia	r2, {r0, r1, r2}
 80142dc:	e883 0007 	stmia.w	r3, {r0, r1, r2}

            // Default ChannelsMask
            NvmCtx.ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 80142e0:	4b1d      	ldr	r3, [pc, #116]	; (8014358 <RegionEU868InitDefaults+0x104>)
 80142e2:	2207      	movs	r2, #7
 80142e4:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a

            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80142e8:	2201      	movs	r2, #1
 80142ea:	491f      	ldr	r1, [pc, #124]	; (8014368 <RegionEU868InitDefaults+0x114>)
 80142ec:	481f      	ldr	r0, [pc, #124]	; (801436c <RegionEU868InitDefaults+0x118>)
 80142ee:	f7ff f97c 	bl	80135ea <RegionCommonChanMaskCopy>
            break;
 80142f2:	e02a      	b.n	801434a <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESET_TO_DEFAULT_CHANNELS:
        {
            // Reset Channels Rx1Frequency to default 0
            NvmCtx.Channels[0].Rx1Frequency = 0;
 80142f4:	4b18      	ldr	r3, [pc, #96]	; (8014358 <RegionEU868InitDefaults+0x104>)
 80142f6:	2200      	movs	r2, #0
 80142f8:	605a      	str	r2, [r3, #4]
            NvmCtx.Channels[1].Rx1Frequency = 0;
 80142fa:	4b17      	ldr	r3, [pc, #92]	; (8014358 <RegionEU868InitDefaults+0x104>)
 80142fc:	2200      	movs	r2, #0
 80142fe:	611a      	str	r2, [r3, #16]
            NvmCtx.Channels[2].Rx1Frequency = 0;
 8014300:	4b15      	ldr	r3, [pc, #84]	; (8014358 <RegionEU868InitDefaults+0x104>)
 8014302:	2200      	movs	r2, #0
 8014304:	61da      	str	r2, [r3, #28]
            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8014306:	2201      	movs	r2, #1
 8014308:	4917      	ldr	r1, [pc, #92]	; (8014368 <RegionEU868InitDefaults+0x114>)
 801430a:	4818      	ldr	r0, [pc, #96]	; (801436c <RegionEU868InitDefaults+0x118>)
 801430c:	f7ff f96d 	bl	80135ea <RegionCommonChanMaskCopy>
            break;
 8014310:	e01b      	b.n	801434a <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Restore channels default mask
            NvmCtx.ChannelsMask[0] |= NvmCtx.ChannelsDefaultMask[0];
 8014312:	4b11      	ldr	r3, [pc, #68]	; (8014358 <RegionEU868InitDefaults+0x104>)
 8014314:	f8b3 2138 	ldrh.w	r2, [r3, #312]	; 0x138
 8014318:	4b0f      	ldr	r3, [pc, #60]	; (8014358 <RegionEU868InitDefaults+0x104>)
 801431a:	f8b3 313a 	ldrh.w	r3, [r3, #314]	; 0x13a
 801431e:	4313      	orrs	r3, r2
 8014320:	b29a      	uxth	r2, r3
 8014322:	4b0d      	ldr	r3, [pc, #52]	; (8014358 <RegionEU868InitDefaults+0x104>)
 8014324:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
            break;
 8014328:	e00f      	b.n	801434a <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	681b      	ldr	r3, [r3, #0]
 801432e:	2b00      	cmp	r3, #0
 8014330:	d00a      	beq.n	8014348 <RegionEU868InitDefaults+0xf4>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 8014332:	687b      	ldr	r3, [r7, #4]
 8014334:	681b      	ldr	r3, [r3, #0]
 8014336:	f44f 729e 	mov.w	r2, #316	; 0x13c
 801433a:	4619      	mov	r1, r3
 801433c:	4806      	ldr	r0, [pc, #24]	; (8014358 <RegionEU868InitDefaults+0x104>)
 801433e:	f002 fa3c 	bl	80167ba <memcpy1>
            }
            break;
 8014342:	e001      	b.n	8014348 <RegionEU868InitDefaults+0xf4>
        }
        default:
        {
            break;
 8014344:	bf00      	nop
 8014346:	e000      	b.n	801434a <RegionEU868InitDefaults+0xf6>
            break;
 8014348:	bf00      	nop
        }
    }
}
 801434a:	bf00      	nop
 801434c:	37a8      	adds	r7, #168	; 0xa8
 801434e:	46bd      	mov	sp, r7
 8014350:	bd80      	pop	{r7, pc}
 8014352:	bf00      	nop
 8014354:	20000e2c 	.word	0x20000e2c
 8014358:	20000d6c 	.word	0x20000d6c
 801435c:	0801b2f4 	.word	0x0801b2f4
 8014360:	0801b300 	.word	0x0801b300
 8014364:	0801b30c 	.word	0x0801b30c
 8014368:	20000ea6 	.word	0x20000ea6
 801436c:	20000ea4 	.word	0x20000ea4

08014370 <RegionEU868GetNvmCtx>:

void* RegionEU868GetNvmCtx( GetNvmCtxParams_t* params )
{
 8014370:	b480      	push	{r7}
 8014372:	b083      	sub	sp, #12
 8014374:	af00      	add	r7, sp, #0
 8014376:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionEU868NvmCtx_t );
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	f44f 729e 	mov.w	r2, #316	; 0x13c
 801437e:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8014380:	4b02      	ldr	r3, [pc, #8]	; (801438c <RegionEU868GetNvmCtx+0x1c>)
}
 8014382:	4618      	mov	r0, r3
 8014384:	370c      	adds	r7, #12
 8014386:	46bd      	mov	sp, r7
 8014388:	bc80      	pop	{r7}
 801438a:	4770      	bx	lr
 801438c:	20000d6c 	.word	0x20000d6c

08014390 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8014390:	b580      	push	{r7, lr}
 8014392:	b084      	sub	sp, #16
 8014394:	af00      	add	r7, sp, #0
 8014396:	6078      	str	r0, [r7, #4]
 8014398:	460b      	mov	r3, r1
 801439a:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 801439c:	78fb      	ldrb	r3, [r7, #3]
 801439e:	2b0f      	cmp	r3, #15
 80143a0:	d86c      	bhi.n	801447c <RegionEU868Verify+0xec>
 80143a2:	a201      	add	r2, pc, #4	; (adr r2, 80143a8 <RegionEU868Verify+0x18>)
 80143a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80143a8:	080143e9 	.word	0x080143e9
 80143ac:	0801447d 	.word	0x0801447d
 80143b0:	0801447d 	.word	0x0801447d
 80143b4:	0801447d 	.word	0x0801447d
 80143b8:	0801447d 	.word	0x0801447d
 80143bc:	08014401 	.word	0x08014401
 80143c0:	0801441f 	.word	0x0801441f
 80143c4:	0801443d 	.word	0x0801443d
 80143c8:	0801447d 	.word	0x0801447d
 80143cc:	0801445b 	.word	0x0801445b
 80143d0:	0801445b 	.word	0x0801445b
 80143d4:	0801447d 	.word	0x0801447d
 80143d8:	0801447d 	.word	0x0801447d
 80143dc:	0801447d 	.word	0x0801447d
 80143e0:	0801447d 	.word	0x0801447d
 80143e4:	08014479 	.word	0x08014479
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 80143e8:	2300      	movs	r3, #0
 80143ea:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 80143ec:	687b      	ldr	r3, [r7, #4]
 80143ee:	681b      	ldr	r3, [r3, #0]
 80143f0:	f107 020f 	add.w	r2, r7, #15
 80143f4:	4611      	mov	r1, r2
 80143f6:	4618      	mov	r0, r3
 80143f8:	f7ff fd0c 	bl	8013e14 <VerifyRfFreq>
 80143fc:	4603      	mov	r3, r0
 80143fe:	e03e      	b.n	801447e <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 8014400:	687b      	ldr	r3, [r7, #4]
 8014402:	f993 3000 	ldrsb.w	r3, [r3]
 8014406:	2207      	movs	r2, #7
 8014408:	2100      	movs	r1, #0
 801440a:	4618      	mov	r0, r3
 801440c:	f7ff f870 	bl	80134f0 <RegionCommonValueInRange>
 8014410:	4603      	mov	r3, r0
 8014412:	2b00      	cmp	r3, #0
 8014414:	bf14      	ite	ne
 8014416:	2301      	movne	r3, #1
 8014418:	2300      	moveq	r3, #0
 801441a:	b2db      	uxtb	r3, r3
 801441c:	e02f      	b.n	801447e <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	f993 3000 	ldrsb.w	r3, [r3]
 8014424:	2205      	movs	r2, #5
 8014426:	2100      	movs	r1, #0
 8014428:	4618      	mov	r0, r3
 801442a:	f7ff f861 	bl	80134f0 <RegionCommonValueInRange>
 801442e:	4603      	mov	r3, r0
 8014430:	2b00      	cmp	r3, #0
 8014432:	bf14      	ite	ne
 8014434:	2301      	movne	r3, #1
 8014436:	2300      	moveq	r3, #0
 8014438:	b2db      	uxtb	r3, r3
 801443a:	e020      	b.n	801447e <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 801443c:	687b      	ldr	r3, [r7, #4]
 801443e:	f993 3000 	ldrsb.w	r3, [r3]
 8014442:	2207      	movs	r2, #7
 8014444:	2100      	movs	r1, #0
 8014446:	4618      	mov	r0, r3
 8014448:	f7ff f852 	bl	80134f0 <RegionCommonValueInRange>
 801444c:	4603      	mov	r3, r0
 801444e:	2b00      	cmp	r3, #0
 8014450:	bf14      	ite	ne
 8014452:	2301      	movne	r3, #1
 8014454:	2300      	moveq	r3, #0
 8014456:	b2db      	uxtb	r3, r3
 8014458:	e011      	b.n	801447e <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 801445a:	687b      	ldr	r3, [r7, #4]
 801445c:	f993 3000 	ldrsb.w	r3, [r3]
 8014460:	2207      	movs	r2, #7
 8014462:	2100      	movs	r1, #0
 8014464:	4618      	mov	r0, r3
 8014466:	f7ff f843 	bl	80134f0 <RegionCommonValueInRange>
 801446a:	4603      	mov	r3, r0
 801446c:	2b00      	cmp	r3, #0
 801446e:	bf14      	ite	ne
 8014470:	2301      	movne	r3, #1
 8014472:	2300      	moveq	r3, #0
 8014474:	b2db      	uxtb	r3, r3
 8014476:	e002      	b.n	801447e <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 8014478:	2301      	movs	r3, #1
 801447a:	e000      	b.n	801447e <RegionEU868Verify+0xee>
        }
        default:
            return false;
 801447c:	2300      	movs	r3, #0
    }
}
 801447e:	4618      	mov	r0, r3
 8014480:	3710      	adds	r7, #16
 8014482:	46bd      	mov	sp, r7
 8014484:	bd80      	pop	{r7, pc}
 8014486:	bf00      	nop

08014488 <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8014488:	b580      	push	{r7, lr}
 801448a:	b08a      	sub	sp, #40	; 0x28
 801448c:	af00      	add	r7, sp, #0
 801448e:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8014490:	2350      	movs	r3, #80	; 0x50
 8014492:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	791b      	ldrb	r3, [r3, #4]
 801449a:	2b10      	cmp	r3, #16
 801449c:	d162      	bne.n	8014564 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 801449e:	687b      	ldr	r3, [r7, #4]
 80144a0:	681b      	ldr	r3, [r3, #0]
 80144a2:	330f      	adds	r3, #15
 80144a4:	781b      	ldrb	r3, [r3, #0]
 80144a6:	2b00      	cmp	r3, #0
 80144a8:	d15e      	bne.n	8014568 <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 80144aa:	2300      	movs	r3, #0
 80144ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80144b0:	2303      	movs	r3, #3
 80144b2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80144b6:	e050      	b.n	801455a <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 80144b8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80144bc:	2b07      	cmp	r3, #7
 80144be:	d824      	bhi.n	801450a <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 80144c0:	687b      	ldr	r3, [r7, #4]
 80144c2:	681a      	ldr	r2, [r3, #0]
 80144c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80144c8:	4413      	add	r3, r2
 80144ca:	781b      	ldrb	r3, [r3, #0]
 80144cc:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 80144ce:	69ba      	ldr	r2, [r7, #24]
 80144d0:	687b      	ldr	r3, [r7, #4]
 80144d2:	6819      	ldr	r1, [r3, #0]
 80144d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80144d8:	3301      	adds	r3, #1
 80144da:	440b      	add	r3, r1
 80144dc:	781b      	ldrb	r3, [r3, #0]
 80144de:	021b      	lsls	r3, r3, #8
 80144e0:	4313      	orrs	r3, r2
 80144e2:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 80144e4:	69ba      	ldr	r2, [r7, #24]
 80144e6:	687b      	ldr	r3, [r7, #4]
 80144e8:	6819      	ldr	r1, [r3, #0]
 80144ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80144ee:	3302      	adds	r3, #2
 80144f0:	440b      	add	r3, r1
 80144f2:	781b      	ldrb	r3, [r3, #0]
 80144f4:	041b      	lsls	r3, r3, #16
 80144f6:	4313      	orrs	r3, r2
 80144f8:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 80144fa:	69bb      	ldr	r3, [r7, #24]
 80144fc:	2264      	movs	r2, #100	; 0x64
 80144fe:	fb02 f303 	mul.w	r3, r2, r3
 8014502:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 8014504:	2300      	movs	r3, #0
 8014506:	61fb      	str	r3, [r7, #28]
 8014508:	e006      	b.n	8014518 <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 801450a:	2300      	movs	r3, #0
 801450c:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 801450e:	2300      	movs	r3, #0
 8014510:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 8014514:	2300      	movs	r3, #0
 8014516:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 8014518:	69bb      	ldr	r3, [r7, #24]
 801451a:	2b00      	cmp	r3, #0
 801451c:	d00b      	beq.n	8014536 <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 801451e:	f107 0318 	add.w	r3, r7, #24
 8014522:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 8014524:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014528:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 801452a:	f107 0310 	add.w	r3, r7, #16
 801452e:	4618      	mov	r0, r3
 8014530:	f000 fcec 	bl	8014f0c <RegionEU868ChannelAdd>
 8014534:	e007      	b.n	8014546 <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 8014536:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801453a:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 801453c:	f107 030c 	add.w	r3, r7, #12
 8014540:	4618      	mov	r0, r3
 8014542:	f000 fd81 	bl	8015048 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8014546:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801454a:	3303      	adds	r3, #3
 801454c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014550:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014554:	3301      	adds	r3, #1
 8014556:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801455a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801455e:	2b0f      	cmp	r3, #15
 8014560:	d9aa      	bls.n	80144b8 <RegionEU868ApplyCFList+0x30>
 8014562:	e002      	b.n	801456a <RegionEU868ApplyCFList+0xe2>
        return;
 8014564:	bf00      	nop
 8014566:	e000      	b.n	801456a <RegionEU868ApplyCFList+0xe2>
        return;
 8014568:	bf00      	nop
        }
    }
}
 801456a:	3728      	adds	r7, #40	; 0x28
 801456c:	46bd      	mov	sp, r7
 801456e:	bd80      	pop	{r7, pc}

08014570 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8014570:	b580      	push	{r7, lr}
 8014572:	b082      	sub	sp, #8
 8014574:	af00      	add	r7, sp, #0
 8014576:	6078      	str	r0, [r7, #4]
    switch( chanMaskSet->ChannelsMaskType )
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	791b      	ldrb	r3, [r3, #4]
 801457c:	2b00      	cmp	r3, #0
 801457e:	d002      	beq.n	8014586 <RegionEU868ChanMaskSet+0x16>
 8014580:	2b01      	cmp	r3, #1
 8014582:	d008      	beq.n	8014596 <RegionEU868ChanMaskSet+0x26>
 8014584:	e00f      	b.n	80145a6 <RegionEU868ChanMaskSet+0x36>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, 1 );
 8014586:	687b      	ldr	r3, [r7, #4]
 8014588:	681b      	ldr	r3, [r3, #0]
 801458a:	2201      	movs	r2, #1
 801458c:	4619      	mov	r1, r3
 801458e:	4809      	ldr	r0, [pc, #36]	; (80145b4 <RegionEU868ChanMaskSet+0x44>)
 8014590:	f7ff f82b 	bl	80135ea <RegionCommonChanMaskCopy>
            break;
 8014594:	e009      	b.n	80145aa <RegionEU868ChanMaskSet+0x3a>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 1 );
 8014596:	687b      	ldr	r3, [r7, #4]
 8014598:	681b      	ldr	r3, [r3, #0]
 801459a:	2201      	movs	r2, #1
 801459c:	4619      	mov	r1, r3
 801459e:	4806      	ldr	r0, [pc, #24]	; (80145b8 <RegionEU868ChanMaskSet+0x48>)
 80145a0:	f7ff f823 	bl	80135ea <RegionCommonChanMaskCopy>
            break;
 80145a4:	e001      	b.n	80145aa <RegionEU868ChanMaskSet+0x3a>
        }
        default:
            return false;
 80145a6:	2300      	movs	r3, #0
 80145a8:	e000      	b.n	80145ac <RegionEU868ChanMaskSet+0x3c>
    }
    return true;
 80145aa:	2301      	movs	r3, #1
}
 80145ac:	4618      	mov	r0, r3
 80145ae:	3708      	adds	r7, #8
 80145b0:	46bd      	mov	sp, r7
 80145b2:	bd80      	pop	{r7, pc}
 80145b4:	20000ea4 	.word	0x20000ea4
 80145b8:	20000ea6 	.word	0x20000ea6

080145bc <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80145bc:	b580      	push	{r7, lr}
 80145be:	b088      	sub	sp, #32
 80145c0:	af02      	add	r7, sp, #8
 80145c2:	60ba      	str	r2, [r7, #8]
 80145c4:	607b      	str	r3, [r7, #4]
 80145c6:	4603      	mov	r3, r0
 80145c8:	73fb      	strb	r3, [r7, #15]
 80145ca:	460b      	mov	r3, r1
 80145cc:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 80145ce:	2300      	movs	r3, #0
 80145d0:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 80145d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80145d6:	2b07      	cmp	r3, #7
 80145d8:	bfa8      	it	ge
 80145da:	2307      	movge	r3, #7
 80145dc:	b25a      	sxtb	r2, r3
 80145de:	687b      	ldr	r3, [r7, #4]
 80145e0:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80145e8:	4618      	mov	r0, r3
 80145ea:	f7ff fbd9 	bl	8013da0 <GetBandwidth>
 80145ee:	4603      	mov	r3, r0
 80145f0:	b2da      	uxtb	r2, r3
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 80145f6:	687b      	ldr	r3, [r7, #4]
 80145f8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80145fc:	2b07      	cmp	r3, #7
 80145fe:	d10a      	bne.n	8014616 <RegionEU868ComputeRxWindowParameters+0x5a>
    { // FSK
        tSymbol = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014606:	461a      	mov	r2, r3
 8014608:	4b15      	ldr	r3, [pc, #84]	; (8014660 <RegionEU868ComputeRxWindowParameters+0xa4>)
 801460a:	5c9b      	ldrb	r3, [r3, r2]
 801460c:	4618      	mov	r0, r3
 801460e:	f7ff f9b5 	bl	801397c <RegionCommonComputeSymbolTimeFsk>
 8014612:	6178      	str	r0, [r7, #20]
 8014614:	e011      	b.n	801463a <RegionEU868ComputeRxWindowParameters+0x7e>
    }
    else
    { // LoRa
        tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 8014616:	687b      	ldr	r3, [r7, #4]
 8014618:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801461c:	461a      	mov	r2, r3
 801461e:	4b10      	ldr	r3, [pc, #64]	; (8014660 <RegionEU868ComputeRxWindowParameters+0xa4>)
 8014620:	5c9a      	ldrb	r2, [r3, r2]
 8014622:	687b      	ldr	r3, [r7, #4]
 8014624:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014628:	4619      	mov	r1, r3
 801462a:	4b0e      	ldr	r3, [pc, #56]	; (8014664 <RegionEU868ComputeRxWindowParameters+0xa8>)
 801462c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014630:	4619      	mov	r1, r3
 8014632:	4610      	mov	r0, r2
 8014634:	f7ff f98e 	bl	8013954 <RegionCommonComputeSymbolTimeLoRa>
 8014638:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801463a:	4b0b      	ldr	r3, [pc, #44]	; (8014668 <RegionEU868ComputeRxWindowParameters+0xac>)
 801463c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801463e:	4798      	blx	r3
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	3308      	adds	r3, #8
 8014644:	687a      	ldr	r2, [r7, #4]
 8014646:	320c      	adds	r2, #12
 8014648:	7bb9      	ldrb	r1, [r7, #14]
 801464a:	9201      	str	r2, [sp, #4]
 801464c:	9300      	str	r3, [sp, #0]
 801464e:	4603      	mov	r3, r0
 8014650:	68ba      	ldr	r2, [r7, #8]
 8014652:	6978      	ldr	r0, [r7, #20]
 8014654:	f7ff f9a0 	bl	8013998 <RegionCommonComputeRxWindowParameters>
}
 8014658:	bf00      	nop
 801465a:	3718      	adds	r7, #24
 801465c:	46bd      	mov	sp, r7
 801465e:	bd80      	pop	{r7, pc}
 8014660:	0801b8c0 	.word	0x0801b8c0
 8014664:	0801b8c8 	.word	0x0801b8c8
 8014668:	0801b97c 	.word	0x0801b97c

0801466c <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801466c:	b5b0      	push	{r4, r5, r7, lr}
 801466e:	b090      	sub	sp, #64	; 0x40
 8014670:	af0a      	add	r7, sp, #40	; 0x28
 8014672:	6078      	str	r0, [r7, #4]
 8014674:	6039      	str	r1, [r7, #0]
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	785b      	ldrb	r3, [r3, #1]
 801467a:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801467c:	2300      	movs	r3, #0
 801467e:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 8014680:	2300      	movs	r3, #0
 8014682:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	685b      	ldr	r3, [r3, #4]
 8014688:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801468a:	4b59      	ldr	r3, [pc, #356]	; (80147f0 <RegionEU868RxConfig+0x184>)
 801468c:	685b      	ldr	r3, [r3, #4]
 801468e:	4798      	blx	r3
 8014690:	4603      	mov	r3, r0
 8014692:	2b00      	cmp	r3, #0
 8014694:	d001      	beq.n	801469a <RegionEU868RxConfig+0x2e>
    {
        return false;
 8014696:	2300      	movs	r3, #0
 8014698:	e0a5      	b.n	80147e6 <RegionEU868RxConfig+0x17a>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801469a:	687b      	ldr	r3, [r7, #4]
 801469c:	7cdb      	ldrb	r3, [r3, #19]
 801469e:	2b00      	cmp	r3, #0
 80146a0:	d123      	bne.n	80146ea <RegionEU868RxConfig+0x7e>
    {
        // Apply window 1 frequency
        frequency = NvmCtx.Channels[rxConfig->Channel].Frequency;
 80146a2:	687b      	ldr	r3, [r7, #4]
 80146a4:	781b      	ldrb	r3, [r3, #0]
 80146a6:	4619      	mov	r1, r3
 80146a8:	4a52      	ldr	r2, [pc, #328]	; (80147f4 <RegionEU868RxConfig+0x188>)
 80146aa:	460b      	mov	r3, r1
 80146ac:	005b      	lsls	r3, r3, #1
 80146ae:	440b      	add	r3, r1
 80146b0:	009b      	lsls	r3, r3, #2
 80146b2:	4413      	add	r3, r2
 80146b4:	681b      	ldr	r3, [r3, #0]
 80146b6:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( NvmCtx.Channels[rxConfig->Channel].Rx1Frequency != 0 )
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	781b      	ldrb	r3, [r3, #0]
 80146bc:	4619      	mov	r1, r3
 80146be:	4a4d      	ldr	r2, [pc, #308]	; (80147f4 <RegionEU868RxConfig+0x188>)
 80146c0:	460b      	mov	r3, r1
 80146c2:	005b      	lsls	r3, r3, #1
 80146c4:	440b      	add	r3, r1
 80146c6:	009b      	lsls	r3, r3, #2
 80146c8:	4413      	add	r3, r2
 80146ca:	3304      	adds	r3, #4
 80146cc:	681b      	ldr	r3, [r3, #0]
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	d00b      	beq.n	80146ea <RegionEU868RxConfig+0x7e>
        {
            frequency = NvmCtx.Channels[rxConfig->Channel].Rx1Frequency;
 80146d2:	687b      	ldr	r3, [r7, #4]
 80146d4:	781b      	ldrb	r3, [r3, #0]
 80146d6:	4619      	mov	r1, r3
 80146d8:	4a46      	ldr	r2, [pc, #280]	; (80147f4 <RegionEU868RxConfig+0x188>)
 80146da:	460b      	mov	r3, r1
 80146dc:	005b      	lsls	r3, r3, #1
 80146de:	440b      	add	r3, r1
 80146e0:	009b      	lsls	r3, r3, #2
 80146e2:	4413      	add	r3, r2
 80146e4:	3304      	adds	r3, #4
 80146e6:	681b      	ldr	r3, [r3, #0]
 80146e8:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 80146ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80146ee:	4a42      	ldr	r2, [pc, #264]	; (80147f8 <RegionEU868RxConfig+0x18c>)
 80146f0:	5cd3      	ldrb	r3, [r2, r3]
 80146f2:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 80146f4:	4b3e      	ldr	r3, [pc, #248]	; (80147f0 <RegionEU868RxConfig+0x184>)
 80146f6:	68db      	ldr	r3, [r3, #12]
 80146f8:	6938      	ldr	r0, [r7, #16]
 80146fa:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 80146fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014700:	2b07      	cmp	r3, #7
 8014702:	d128      	bne.n	8014756 <RegionEU868RxConfig+0xea>
    {
        modem = MODEM_FSK;
 8014704:	2300      	movs	r3, #0
 8014706:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 8014708:	4b39      	ldr	r3, [pc, #228]	; (80147f0 <RegionEU868RxConfig+0x184>)
 801470a:	699c      	ldr	r4, [r3, #24]
 801470c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014710:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8014714:	fb02 f303 	mul.w	r3, r2, r3
 8014718:	4619      	mov	r1, r3
 801471a:	687b      	ldr	r3, [r7, #4]
 801471c:	689b      	ldr	r3, [r3, #8]
 801471e:	b29b      	uxth	r3, r3
 8014720:	687a      	ldr	r2, [r7, #4]
 8014722:	7c92      	ldrb	r2, [r2, #18]
 8014724:	7df8      	ldrb	r0, [r7, #23]
 8014726:	9209      	str	r2, [sp, #36]	; 0x24
 8014728:	2200      	movs	r2, #0
 801472a:	9208      	str	r2, [sp, #32]
 801472c:	2200      	movs	r2, #0
 801472e:	9207      	str	r2, [sp, #28]
 8014730:	2200      	movs	r2, #0
 8014732:	9206      	str	r2, [sp, #24]
 8014734:	2201      	movs	r2, #1
 8014736:	9205      	str	r2, [sp, #20]
 8014738:	2200      	movs	r2, #0
 801473a:	9204      	str	r2, [sp, #16]
 801473c:	2200      	movs	r2, #0
 801473e:	9203      	str	r2, [sp, #12]
 8014740:	9302      	str	r3, [sp, #8]
 8014742:	2305      	movs	r3, #5
 8014744:	9301      	str	r3, [sp, #4]
 8014746:	4b2d      	ldr	r3, [pc, #180]	; (80147fc <RegionEU868RxConfig+0x190>)
 8014748:	9300      	str	r3, [sp, #0]
 801474a:	2300      	movs	r3, #0
 801474c:	460a      	mov	r2, r1
 801474e:	f24c 3150 	movw	r1, #50000	; 0xc350
 8014752:	47a0      	blx	r4
 8014754:	e024      	b.n	80147a0 <RegionEU868RxConfig+0x134>
    }
    else
    {
        modem = MODEM_LORA;
 8014756:	2301      	movs	r3, #1
 8014758:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801475a:	4b25      	ldr	r3, [pc, #148]	; (80147f0 <RegionEU868RxConfig+0x184>)
 801475c:	699c      	ldr	r4, [r3, #24]
 801475e:	687b      	ldr	r3, [r7, #4]
 8014760:	789b      	ldrb	r3, [r3, #2]
 8014762:	461d      	mov	r5, r3
 8014764:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8014768:	687b      	ldr	r3, [r7, #4]
 801476a:	689b      	ldr	r3, [r3, #8]
 801476c:	b29b      	uxth	r3, r3
 801476e:	687a      	ldr	r2, [r7, #4]
 8014770:	7c92      	ldrb	r2, [r2, #18]
 8014772:	7df8      	ldrb	r0, [r7, #23]
 8014774:	9209      	str	r2, [sp, #36]	; 0x24
 8014776:	2201      	movs	r2, #1
 8014778:	9208      	str	r2, [sp, #32]
 801477a:	2200      	movs	r2, #0
 801477c:	9207      	str	r2, [sp, #28]
 801477e:	2200      	movs	r2, #0
 8014780:	9206      	str	r2, [sp, #24]
 8014782:	2200      	movs	r2, #0
 8014784:	9205      	str	r2, [sp, #20]
 8014786:	2200      	movs	r2, #0
 8014788:	9204      	str	r2, [sp, #16]
 801478a:	2200      	movs	r2, #0
 801478c:	9203      	str	r2, [sp, #12]
 801478e:	9302      	str	r3, [sp, #8]
 8014790:	2308      	movs	r3, #8
 8014792:	9301      	str	r3, [sp, #4]
 8014794:	2300      	movs	r3, #0
 8014796:	9300      	str	r3, [sp, #0]
 8014798:	2301      	movs	r3, #1
 801479a:	460a      	mov	r2, r1
 801479c:	4629      	mov	r1, r5
 801479e:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 80147a0:	687b      	ldr	r3, [r7, #4]
 80147a2:	7c5b      	ldrb	r3, [r3, #17]
 80147a4:	2b00      	cmp	r3, #0
 80147a6:	d005      	beq.n	80147b4 <RegionEU868RxConfig+0x148>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 80147a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80147ac:	4a14      	ldr	r2, [pc, #80]	; (8014800 <RegionEU868RxConfig+0x194>)
 80147ae:	5cd3      	ldrb	r3, [r2, r3]
 80147b0:	75bb      	strb	r3, [r7, #22]
 80147b2:	e004      	b.n	80147be <RegionEU868RxConfig+0x152>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 80147b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80147b8:	4a12      	ldr	r2, [pc, #72]	; (8014804 <RegionEU868RxConfig+0x198>)
 80147ba:	5cd3      	ldrb	r3, [r2, r3]
 80147bc:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 80147be:	4b0c      	ldr	r3, [pc, #48]	; (80147f0 <RegionEU868RxConfig+0x184>)
 80147c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80147c2:	7dba      	ldrb	r2, [r7, #22]
 80147c4:	320d      	adds	r2, #13
 80147c6:	b2d1      	uxtb	r1, r2
 80147c8:	7dfa      	ldrb	r2, [r7, #23]
 80147ca:	4610      	mov	r0, r2
 80147cc:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	7cdb      	ldrb	r3, [r3, #19]
 80147d2:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80147d6:	6939      	ldr	r1, [r7, #16]
 80147d8:	4618      	mov	r0, r3
 80147da:	f7ff fa6d 	bl	8013cb8 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 80147de:	683b      	ldr	r3, [r7, #0]
 80147e0:	7bfa      	ldrb	r2, [r7, #15]
 80147e2:	701a      	strb	r2, [r3, #0]
    return true;
 80147e4:	2301      	movs	r3, #1
}
 80147e6:	4618      	mov	r0, r3
 80147e8:	3718      	adds	r7, #24
 80147ea:	46bd      	mov	sp, r7
 80147ec:	bdb0      	pop	{r4, r5, r7, pc}
 80147ee:	bf00      	nop
 80147f0:	0801b97c 	.word	0x0801b97c
 80147f4:	20000d6c 	.word	0x20000d6c
 80147f8:	0801b8c0 	.word	0x0801b8c0
 80147fc:	00014585 	.word	0x00014585
 8014800:	0801b8f0 	.word	0x0801b8f0
 8014804:	0801b8e8 	.word	0x0801b8e8

08014808 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8014808:	b590      	push	{r4, r7, lr}
 801480a:	b093      	sub	sp, #76	; 0x4c
 801480c:	af0a      	add	r7, sp, #40	; 0x28
 801480e:	60f8      	str	r0, [r7, #12]
 8014810:	60b9      	str	r1, [r7, #8]
 8014812:	607a      	str	r2, [r7, #4]
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 8014814:	68fb      	ldr	r3, [r7, #12]
 8014816:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801481a:	461a      	mov	r2, r3
 801481c:	4b5c      	ldr	r3, [pc, #368]	; (8014990 <RegionEU868TxConfig+0x188>)
 801481e:	5c9b      	ldrb	r3, [r3, r2]
 8014820:	77bb      	strb	r3, [r7, #30]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 8014822:	68fb      	ldr	r3, [r7, #12]
 8014824:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8014828:	68fb      	ldr	r3, [r7, #12]
 801482a:	781b      	ldrb	r3, [r3, #0]
 801482c:	4619      	mov	r1, r3
 801482e:	4a59      	ldr	r2, [pc, #356]	; (8014994 <RegionEU868TxConfig+0x18c>)
 8014830:	460b      	mov	r3, r1
 8014832:	005b      	lsls	r3, r3, #1
 8014834:	440b      	add	r3, r1
 8014836:	009b      	lsls	r3, r3, #2
 8014838:	4413      	add	r3, r2
 801483a:	3309      	adds	r3, #9
 801483c:	781b      	ldrb	r3, [r3, #0]
 801483e:	4619      	mov	r1, r3
 8014840:	4a54      	ldr	r2, [pc, #336]	; (8014994 <RegionEU868TxConfig+0x18c>)
 8014842:	460b      	mov	r3, r1
 8014844:	009b      	lsls	r3, r3, #2
 8014846:	440b      	add	r3, r1
 8014848:	009b      	lsls	r3, r3, #2
 801484a:	4413      	add	r3, r2
 801484c:	33c2      	adds	r3, #194	; 0xc2
 801484e:	f993 1000 	ldrsb.w	r1, [r3]
 8014852:	68fb      	ldr	r3, [r7, #12]
 8014854:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8014858:	4b4f      	ldr	r3, [pc, #316]	; (8014998 <RegionEU868TxConfig+0x190>)
 801485a:	f7ff fabf 	bl	8013ddc <LimitTxPower>
 801485e:	4603      	mov	r3, r0
 8014860:	777b      	strb	r3, [r7, #29]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 8014862:	68fb      	ldr	r3, [r7, #12]
 8014864:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014868:	4618      	mov	r0, r3
 801486a:	f7ff fa99 	bl	8013da0 <GetBandwidth>
 801486e:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8014870:	2300      	movs	r3, #0
 8014872:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8014874:	68fb      	ldr	r3, [r7, #12]
 8014876:	6859      	ldr	r1, [r3, #4]
 8014878:	68fb      	ldr	r3, [r7, #12]
 801487a:	689a      	ldr	r2, [r3, #8]
 801487c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8014880:	4618      	mov	r0, r3
 8014882:	f7ff f8cb 	bl	8013a1c <RegionCommonComputeTxPower>
 8014886:	4603      	mov	r3, r0
 8014888:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 801488a:	4b44      	ldr	r3, [pc, #272]	; (801499c <RegionEU868TxConfig+0x194>)
 801488c:	68da      	ldr	r2, [r3, #12]
 801488e:	68fb      	ldr	r3, [r7, #12]
 8014890:	781b      	ldrb	r3, [r3, #0]
 8014892:	4618      	mov	r0, r3
 8014894:	493f      	ldr	r1, [pc, #252]	; (8014994 <RegionEU868TxConfig+0x18c>)
 8014896:	4603      	mov	r3, r0
 8014898:	005b      	lsls	r3, r3, #1
 801489a:	4403      	add	r3, r0
 801489c:	009b      	lsls	r3, r3, #2
 801489e:	440b      	add	r3, r1
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	4618      	mov	r0, r3
 80148a4:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 80148a6:	68fb      	ldr	r3, [r7, #12]
 80148a8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80148ac:	2b07      	cmp	r3, #7
 80148ae:	d124      	bne.n	80148fa <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 80148b0:	2300      	movs	r3, #0
 80148b2:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 80148b4:	4b39      	ldr	r3, [pc, #228]	; (801499c <RegionEU868TxConfig+0x194>)
 80148b6:	69dc      	ldr	r4, [r3, #28]
 80148b8:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80148bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80148c0:	fb02 f303 	mul.w	r3, r2, r3
 80148c4:	461a      	mov	r2, r3
 80148c6:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80148ca:	7ff8      	ldrb	r0, [r7, #31]
 80148cc:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 80148d0:	9308      	str	r3, [sp, #32]
 80148d2:	2300      	movs	r3, #0
 80148d4:	9307      	str	r3, [sp, #28]
 80148d6:	2300      	movs	r3, #0
 80148d8:	9306      	str	r3, [sp, #24]
 80148da:	2300      	movs	r3, #0
 80148dc:	9305      	str	r3, [sp, #20]
 80148de:	2301      	movs	r3, #1
 80148e0:	9304      	str	r3, [sp, #16]
 80148e2:	2300      	movs	r3, #0
 80148e4:	9303      	str	r3, [sp, #12]
 80148e6:	2305      	movs	r3, #5
 80148e8:	9302      	str	r3, [sp, #8]
 80148ea:	2300      	movs	r3, #0
 80148ec:	9301      	str	r3, [sp, #4]
 80148ee:	9200      	str	r2, [sp, #0]
 80148f0:	69bb      	ldr	r3, [r7, #24]
 80148f2:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80148f6:	47a0      	blx	r4
 80148f8:	e01d      	b.n	8014936 <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 80148fa:	2301      	movs	r3, #1
 80148fc:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 80148fe:	4b27      	ldr	r3, [pc, #156]	; (801499c <RegionEU868TxConfig+0x194>)
 8014900:	69dc      	ldr	r4, [r3, #28]
 8014902:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8014906:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801490a:	7ff8      	ldrb	r0, [r7, #31]
 801490c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8014910:	9208      	str	r2, [sp, #32]
 8014912:	2200      	movs	r2, #0
 8014914:	9207      	str	r2, [sp, #28]
 8014916:	2200      	movs	r2, #0
 8014918:	9206      	str	r2, [sp, #24]
 801491a:	2200      	movs	r2, #0
 801491c:	9205      	str	r2, [sp, #20]
 801491e:	2201      	movs	r2, #1
 8014920:	9204      	str	r2, [sp, #16]
 8014922:	2200      	movs	r2, #0
 8014924:	9203      	str	r2, [sp, #12]
 8014926:	2208      	movs	r2, #8
 8014928:	9202      	str	r2, [sp, #8]
 801492a:	2201      	movs	r2, #1
 801492c:	9201      	str	r2, [sp, #4]
 801492e:	9300      	str	r3, [sp, #0]
 8014930:	69bb      	ldr	r3, [r7, #24]
 8014932:	2200      	movs	r2, #0
 8014934:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8014936:	68fb      	ldr	r3, [r7, #12]
 8014938:	781b      	ldrb	r3, [r3, #0]
 801493a:	4619      	mov	r1, r3
 801493c:	4a15      	ldr	r2, [pc, #84]	; (8014994 <RegionEU868TxConfig+0x18c>)
 801493e:	460b      	mov	r3, r1
 8014940:	005b      	lsls	r3, r3, #1
 8014942:	440b      	add	r3, r1
 8014944:	009b      	lsls	r3, r3, #2
 8014946:	4413      	add	r3, r2
 8014948:	681a      	ldr	r2, [r3, #0]
 801494a:	68fb      	ldr	r3, [r7, #12]
 801494c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014950:	4619      	mov	r1, r3
 8014952:	4610      	mov	r0, r2
 8014954:	f7ff f9ee 	bl	8013d34 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8014958:	68fb      	ldr	r3, [r7, #12]
 801495a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801495e:	68fb      	ldr	r3, [r7, #12]
 8014960:	899b      	ldrh	r3, [r3, #12]
 8014962:	4619      	mov	r1, r3
 8014964:	4610      	mov	r0, r2
 8014966:	f7ff facb 	bl	8013f00 <GetTimeOnAir>
 801496a:	4602      	mov	r2, r0
 801496c:	687b      	ldr	r3, [r7, #4]
 801496e:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 8014970:	4b0a      	ldr	r3, [pc, #40]	; (801499c <RegionEU868TxConfig+0x194>)
 8014972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014974:	68fa      	ldr	r2, [r7, #12]
 8014976:	8992      	ldrh	r2, [r2, #12]
 8014978:	b2d1      	uxtb	r1, r2
 801497a:	7ffa      	ldrb	r2, [r7, #31]
 801497c:	4610      	mov	r0, r2
 801497e:	4798      	blx	r3

    *txPower = txPowerLimited;
 8014980:	68bb      	ldr	r3, [r7, #8]
 8014982:	7f7a      	ldrb	r2, [r7, #29]
 8014984:	701a      	strb	r2, [r3, #0]
    return true;
 8014986:	2301      	movs	r3, #1
}
 8014988:	4618      	mov	r0, r3
 801498a:	3724      	adds	r7, #36	; 0x24
 801498c:	46bd      	mov	sp, r7
 801498e:	bd90      	pop	{r4, r7, pc}
 8014990:	0801b8c0 	.word	0x0801b8c0
 8014994:	20000d6c 	.word	0x20000d6c
 8014998:	20000ea4 	.word	0x20000ea4
 801499c:	0801b97c 	.word	0x0801b97c

080149a0 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80149a0:	b590      	push	{r4, r7, lr}
 80149a2:	b093      	sub	sp, #76	; 0x4c
 80149a4:	af00      	add	r7, sp, #0
 80149a6:	60f8      	str	r0, [r7, #12]
 80149a8:	60b9      	str	r1, [r7, #8]
 80149aa:	607a      	str	r2, [r7, #4]
 80149ac:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 80149ae:	2307      	movs	r3, #7
 80149b0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 80149b4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80149b8:	2200      	movs	r2, #0
 80149ba:	601a      	str	r2, [r3, #0]
 80149bc:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 80149be:	2300      	movs	r3, #0
 80149c0:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 80149c4:	2300      	movs	r3, #0
 80149c6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 80149ca:	2300      	movs	r3, #0
 80149cc:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 80149ce:	e083      	b.n	8014ad8 <RegionEU868LinkAdrReq+0x138>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 80149d0:	68fb      	ldr	r3, [r7, #12]
 80149d2:	685a      	ldr	r2, [r3, #4]
 80149d4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80149d8:	4413      	add	r3, r2
 80149da:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80149de:	4611      	mov	r1, r2
 80149e0:	4618      	mov	r0, r3
 80149e2:	f7fe feed 	bl	80137c0 <RegionCommonParseLinkAdrReq>
 80149e6:	4603      	mov	r3, r0
 80149e8:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 80149ec:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80149f0:	2b00      	cmp	r3, #0
 80149f2:	d079      	beq.n	8014ae8 <RegionEU868LinkAdrReq+0x148>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 80149f4:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80149f8:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80149fc:	4413      	add	r3, r2
 80149fe:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8014a02:	2307      	movs	r3, #7
 8014a04:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 8014a08:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014a0c:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 8014a0e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014a12:	2b00      	cmp	r3, #0
 8014a14:	d109      	bne.n	8014a2a <RegionEU868LinkAdrReq+0x8a>
 8014a16:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014a18:	2b00      	cmp	r3, #0
 8014a1a:	d106      	bne.n	8014a2a <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 8014a1c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014a20:	f023 0301 	bic.w	r3, r3, #1
 8014a24:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8014a28:	e056      	b.n	8014ad8 <RegionEU868LinkAdrReq+0x138>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8014a2a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	d003      	beq.n	8014a3a <RegionEU868LinkAdrReq+0x9a>
 8014a32:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014a36:	2b05      	cmp	r3, #5
 8014a38:	d903      	bls.n	8014a42 <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 8014a3a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8014a3e:	2b06      	cmp	r3, #6
 8014a40:	d906      	bls.n	8014a50 <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 8014a42:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014a46:	f023 0301 	bic.w	r3, r3, #1
 8014a4a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8014a4e:	e043      	b.n	8014ad8 <RegionEU868LinkAdrReq+0x138>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8014a50:	2300      	movs	r3, #0
 8014a52:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8014a56:	e03b      	b.n	8014ad0 <RegionEU868LinkAdrReq+0x130>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 8014a58:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014a5c:	2b06      	cmp	r3, #6
 8014a5e:	d117      	bne.n	8014a90 <RegionEU868LinkAdrReq+0xf0>
                {
                    if( NvmCtx.Channels[i].Frequency != 0 )
 8014a60:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8014a64:	495a      	ldr	r1, [pc, #360]	; (8014bd0 <RegionEU868LinkAdrReq+0x230>)
 8014a66:	4613      	mov	r3, r2
 8014a68:	005b      	lsls	r3, r3, #1
 8014a6a:	4413      	add	r3, r2
 8014a6c:	009b      	lsls	r3, r3, #2
 8014a6e:	440b      	add	r3, r1
 8014a70:	681b      	ldr	r3, [r3, #0]
 8014a72:	2b00      	cmp	r3, #0
 8014a74:	d027      	beq.n	8014ac6 <RegionEU868LinkAdrReq+0x126>
                    {
                        chMask |= 1 << i;
 8014a76:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8014a7a:	2201      	movs	r2, #1
 8014a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8014a80:	b21a      	sxth	r2, r3
 8014a82:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014a84:	b21b      	sxth	r3, r3
 8014a86:	4313      	orrs	r3, r2
 8014a88:	b21b      	sxth	r3, r3
 8014a8a:	b29b      	uxth	r3, r3
 8014a8c:	877b      	strh	r3, [r7, #58]	; 0x3a
 8014a8e:	e01a      	b.n	8014ac6 <RegionEU868LinkAdrReq+0x126>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8014a90:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014a92:	461a      	mov	r2, r3
 8014a94:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8014a98:	fa42 f303 	asr.w	r3, r2, r3
 8014a9c:	f003 0301 	and.w	r3, r3, #1
 8014aa0:	2b00      	cmp	r3, #0
 8014aa2:	d010      	beq.n	8014ac6 <RegionEU868LinkAdrReq+0x126>
                        ( NvmCtx.Channels[i].Frequency == 0 ) )
 8014aa4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8014aa8:	4949      	ldr	r1, [pc, #292]	; (8014bd0 <RegionEU868LinkAdrReq+0x230>)
 8014aaa:	4613      	mov	r3, r2
 8014aac:	005b      	lsls	r3, r3, #1
 8014aae:	4413      	add	r3, r2
 8014ab0:	009b      	lsls	r3, r3, #2
 8014ab2:	440b      	add	r3, r1
 8014ab4:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8014ab6:	2b00      	cmp	r3, #0
 8014ab8:	d105      	bne.n	8014ac6 <RegionEU868LinkAdrReq+0x126>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 8014aba:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014abe:	f023 0301 	bic.w	r3, r3, #1
 8014ac2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8014ac6:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8014aca:	3301      	adds	r3, #1
 8014acc:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8014ad0:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8014ad4:	2b0f      	cmp	r3, #15
 8014ad6:	d9bf      	bls.n	8014a58 <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8014ad8:	68fb      	ldr	r3, [r7, #12]
 8014ada:	7a1b      	ldrb	r3, [r3, #8]
 8014adc:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8014ae0:	429a      	cmp	r2, r3
 8014ae2:	f4ff af75 	bcc.w	80149d0 <RegionEU868LinkAdrReq+0x30>
 8014ae6:	e000      	b.n	8014aea <RegionEU868LinkAdrReq+0x14a>
            break; // break loop, since no more request has been found
 8014ae8:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8014aea:	2302      	movs	r3, #2
 8014aec:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8014af0:	68fb      	ldr	r3, [r7, #12]
 8014af2:	7a5b      	ldrb	r3, [r3, #9]
 8014af4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 8014af8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8014afc:	4618      	mov	r0, r3
 8014afe:	f7ff fa4d 	bl	8013f9c <RegionEU868GetPhyParam>
 8014b02:	4603      	mov	r3, r0
 8014b04:	633b      	str	r3, [r7, #48]	; 0x30

    linkAdrVerifyParams.Status = status;
 8014b06:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014b0a:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8014b0c:	68fb      	ldr	r3, [r7, #12]
 8014b0e:	7a9b      	ldrb	r3, [r3, #10]
 8014b10:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8014b12:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 8014b16:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8014b18:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 8014b1c:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8014b1e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8014b22:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8014b24:	68fb      	ldr	r3, [r7, #12]
 8014b26:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8014b2a:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8014b2c:	68fb      	ldr	r3, [r7, #12]
 8014b2e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8014b32:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8014b34:	68fb      	ldr	r3, [r7, #12]
 8014b36:	7b5b      	ldrb	r3, [r3, #13]
 8014b38:	b25b      	sxtb	r3, r3
 8014b3a:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 8014b3c:	2310      	movs	r3, #16
 8014b3e:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 8014b40:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 8014b44:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8014b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b48:	b25b      	sxtb	r3, r3
 8014b4a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 8014b4e:	2307      	movs	r3, #7
 8014b50:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 8014b54:	4b1e      	ldr	r3, [pc, #120]	; (8014bd0 <RegionEU868LinkAdrReq+0x230>)
 8014b56:	62bb      	str	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 8014b58:	2307      	movs	r3, #7
 8014b5a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 8014b5e:	2300      	movs	r3, #0
 8014b60:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8014b64:	68fb      	ldr	r3, [r7, #12]
 8014b66:	681b      	ldr	r3, [r3, #0]
 8014b68:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8014b6a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8014b6e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8014b72:	1c9a      	adds	r2, r3, #2
 8014b74:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8014b78:	1c59      	adds	r1, r3, #1
 8014b7a:	f107 0010 	add.w	r0, r7, #16
 8014b7e:	4623      	mov	r3, r4
 8014b80:	f7fe fe6f 	bl	8013862 <RegionCommonLinkAdrReqVerifyParams>
 8014b84:	4603      	mov	r3, r0
 8014b86:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8014b8a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014b8e:	2b07      	cmp	r3, #7
 8014b90:	d108      	bne.n	8014ba4 <RegionEU868LinkAdrReq+0x204>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) NvmCtx.ChannelsMask, 0, sizeof( NvmCtx.ChannelsMask ) );
 8014b92:	2202      	movs	r2, #2
 8014b94:	2100      	movs	r1, #0
 8014b96:	480f      	ldr	r0, [pc, #60]	; (8014bd4 <RegionEU868LinkAdrReq+0x234>)
 8014b98:	f001 fe4a 	bl	8016830 <memset1>
        // Update the channels mask
        NvmCtx.ChannelsMask[0] = chMask;
 8014b9c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014b9e:	4b0c      	ldr	r3, [pc, #48]	; (8014bd0 <RegionEU868LinkAdrReq+0x230>)
 8014ba0:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8014ba4:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 8014ba8:	68bb      	ldr	r3, [r7, #8]
 8014baa:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8014bac:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 8014bb0:	687b      	ldr	r3, [r7, #4]
 8014bb2:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8014bb4:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8014bb8:	683b      	ldr	r3, [r7, #0]
 8014bba:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8014bbc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8014bbe:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8014bc2:	701a      	strb	r2, [r3, #0]

    return status;
 8014bc4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8014bc8:	4618      	mov	r0, r3
 8014bca:	374c      	adds	r7, #76	; 0x4c
 8014bcc:	46bd      	mov	sp, r7
 8014bce:	bd90      	pop	{r4, r7, pc}
 8014bd0:	20000d6c 	.word	0x20000d6c
 8014bd4:	20000ea4 	.word	0x20000ea4

08014bd8 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8014bd8:	b580      	push	{r7, lr}
 8014bda:	b084      	sub	sp, #16
 8014bdc:	af00      	add	r7, sp, #0
 8014bde:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8014be0:	2307      	movs	r3, #7
 8014be2:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 8014be4:	2300      	movs	r3, #0
 8014be6:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 8014be8:	687b      	ldr	r3, [r7, #4]
 8014bea:	685b      	ldr	r3, [r3, #4]
 8014bec:	f107 020e 	add.w	r2, r7, #14
 8014bf0:	4611      	mov	r1, r2
 8014bf2:	4618      	mov	r0, r3
 8014bf4:	f7ff f90e 	bl	8013e14 <VerifyRfFreq>
 8014bf8:	4603      	mov	r3, r0
 8014bfa:	f083 0301 	eor.w	r3, r3, #1
 8014bfe:	b2db      	uxtb	r3, r3
 8014c00:	2b00      	cmp	r3, #0
 8014c02:	d003      	beq.n	8014c0c <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 8014c04:	7bfb      	ldrb	r3, [r7, #15]
 8014c06:	f023 0301 	bic.w	r3, r3, #1
 8014c0a:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 8014c0c:	687b      	ldr	r3, [r7, #4]
 8014c0e:	f993 3000 	ldrsb.w	r3, [r3]
 8014c12:	2207      	movs	r2, #7
 8014c14:	2100      	movs	r1, #0
 8014c16:	4618      	mov	r0, r3
 8014c18:	f7fe fc6a 	bl	80134f0 <RegionCommonValueInRange>
 8014c1c:	4603      	mov	r3, r0
 8014c1e:	2b00      	cmp	r3, #0
 8014c20:	d103      	bne.n	8014c2a <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 8014c22:	7bfb      	ldrb	r3, [r7, #15]
 8014c24:	f023 0302 	bic.w	r3, r3, #2
 8014c28:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 8014c2a:	687b      	ldr	r3, [r7, #4]
 8014c2c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014c30:	2205      	movs	r2, #5
 8014c32:	2100      	movs	r1, #0
 8014c34:	4618      	mov	r0, r3
 8014c36:	f7fe fc5b 	bl	80134f0 <RegionCommonValueInRange>
 8014c3a:	4603      	mov	r3, r0
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	d103      	bne.n	8014c48 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8014c40:	7bfb      	ldrb	r3, [r7, #15]
 8014c42:	f023 0304 	bic.w	r3, r3, #4
 8014c46:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8014c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c4a:	4618      	mov	r0, r3
 8014c4c:	3710      	adds	r7, #16
 8014c4e:	46bd      	mov	sp, r7
 8014c50:	bd80      	pop	{r7, pc}
	...

08014c54 <RegionEU868NewChannelReq>:

uint8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8014c54:	b580      	push	{r7, lr}
 8014c56:	b086      	sub	sp, #24
 8014c58:	af00      	add	r7, sp, #0
 8014c5a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8014c5c:	2303      	movs	r3, #3
 8014c5e:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 8014c60:	687b      	ldr	r3, [r7, #4]
 8014c62:	681b      	ldr	r3, [r3, #0]
 8014c64:	681b      	ldr	r3, [r3, #0]
 8014c66:	2b00      	cmp	r3, #0
 8014c68:	d114      	bne.n	8014c94 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8014c70:	b2db      	uxtb	r3, r3
 8014c72:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 8014c74:	f107 0308 	add.w	r3, r7, #8
 8014c78:	4618      	mov	r0, r3
 8014c7a:	f000 f9e5 	bl	8015048 <RegionEU868ChannelsRemove>
 8014c7e:	4603      	mov	r3, r0
 8014c80:	f083 0301 	eor.w	r3, r3, #1
 8014c84:	b2db      	uxtb	r3, r3
 8014c86:	2b00      	cmp	r3, #0
 8014c88:	d03b      	beq.n	8014d02 <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 8014c8a:	7dfb      	ldrb	r3, [r7, #23]
 8014c8c:	f023 0303 	bic.w	r3, r3, #3
 8014c90:	75fb      	strb	r3, [r7, #23]
 8014c92:	e036      	b.n	8014d02 <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	681b      	ldr	r3, [r3, #0]
 8014c98:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8014ca0:	b2db      	uxtb	r3, r3
 8014ca2:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 8014ca4:	f107 030c 	add.w	r3, r7, #12
 8014ca8:	4618      	mov	r0, r3
 8014caa:	f000 f92f 	bl	8014f0c <RegionEU868ChannelAdd>
 8014cae:	4603      	mov	r3, r0
 8014cb0:	2b06      	cmp	r3, #6
 8014cb2:	d820      	bhi.n	8014cf6 <RegionEU868NewChannelReq+0xa2>
 8014cb4:	a201      	add	r2, pc, #4	; (adr r2, 8014cbc <RegionEU868NewChannelReq+0x68>)
 8014cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014cba:	bf00      	nop
 8014cbc:	08014d01 	.word	0x08014d01
 8014cc0:	08014cf7 	.word	0x08014cf7
 8014cc4:	08014cf7 	.word	0x08014cf7
 8014cc8:	08014cf7 	.word	0x08014cf7
 8014ccc:	08014cd9 	.word	0x08014cd9
 8014cd0:	08014ce3 	.word	0x08014ce3
 8014cd4:	08014ced 	.word	0x08014ced
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8014cd8:	7dfb      	ldrb	r3, [r7, #23]
 8014cda:	f023 0301 	bic.w	r3, r3, #1
 8014cde:	75fb      	strb	r3, [r7, #23]
                break;
 8014ce0:	e00f      	b.n	8014d02 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8014ce2:	7dfb      	ldrb	r3, [r7, #23]
 8014ce4:	f023 0302 	bic.w	r3, r3, #2
 8014ce8:	75fb      	strb	r3, [r7, #23]
                break;
 8014cea:	e00a      	b.n	8014d02 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 8014cec:	7dfb      	ldrb	r3, [r7, #23]
 8014cee:	f023 0303 	bic.w	r3, r3, #3
 8014cf2:	75fb      	strb	r3, [r7, #23]
                break;
 8014cf4:	e005      	b.n	8014d02 <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 8014cf6:	7dfb      	ldrb	r3, [r7, #23]
 8014cf8:	f023 0303 	bic.w	r3, r3, #3
 8014cfc:	75fb      	strb	r3, [r7, #23]
                break;
 8014cfe:	e000      	b.n	8014d02 <RegionEU868NewChannelReq+0xae>
                break;
 8014d00:	bf00      	nop
            }
        }
    }

    return status;
 8014d02:	7dfb      	ldrb	r3, [r7, #23]
}
 8014d04:	4618      	mov	r0, r3
 8014d06:	3718      	adds	r7, #24
 8014d08:	46bd      	mov	sp, r7
 8014d0a:	bd80      	pop	{r7, pc}

08014d0c <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8014d0c:	b480      	push	{r7}
 8014d0e:	b083      	sub	sp, #12
 8014d10:	af00      	add	r7, sp, #0
 8014d12:	6078      	str	r0, [r7, #4]
    return -1;
 8014d14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014d18:	4618      	mov	r0, r3
 8014d1a:	370c      	adds	r7, #12
 8014d1c:	46bd      	mov	sp, r7
 8014d1e:	bc80      	pop	{r7}
 8014d20:	4770      	bx	lr
	...

08014d24 <RegionEU868DlChannelReq>:

uint8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8014d24:	b580      	push	{r7, lr}
 8014d26:	b084      	sub	sp, #16
 8014d28:	af00      	add	r7, sp, #0
 8014d2a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8014d2c:	2303      	movs	r3, #3
 8014d2e:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 8014d30:	2300      	movs	r3, #0
 8014d32:	73bb      	strb	r3, [r7, #14]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8014d34:	687b      	ldr	r3, [r7, #4]
 8014d36:	685b      	ldr	r3, [r3, #4]
 8014d38:	f107 020e 	add.w	r2, r7, #14
 8014d3c:	4611      	mov	r1, r2
 8014d3e:	4618      	mov	r0, r3
 8014d40:	f7ff f868 	bl	8013e14 <VerifyRfFreq>
 8014d44:	4603      	mov	r3, r0
 8014d46:	f083 0301 	eor.w	r3, r3, #1
 8014d4a:	b2db      	uxtb	r3, r3
 8014d4c:	2b00      	cmp	r3, #0
 8014d4e:	d003      	beq.n	8014d58 <RegionEU868DlChannelReq+0x34>
    {
        status &= 0xFE;
 8014d50:	7bfb      	ldrb	r3, [r7, #15]
 8014d52:	f023 0301 	bic.w	r3, r3, #1
 8014d56:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( NvmCtx.Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8014d58:	687b      	ldr	r3, [r7, #4]
 8014d5a:	781b      	ldrb	r3, [r3, #0]
 8014d5c:	4619      	mov	r1, r3
 8014d5e:	4a11      	ldr	r2, [pc, #68]	; (8014da4 <RegionEU868DlChannelReq+0x80>)
 8014d60:	460b      	mov	r3, r1
 8014d62:	005b      	lsls	r3, r3, #1
 8014d64:	440b      	add	r3, r1
 8014d66:	009b      	lsls	r3, r3, #2
 8014d68:	4413      	add	r3, r2
 8014d6a:	681b      	ldr	r3, [r3, #0]
 8014d6c:	2b00      	cmp	r3, #0
 8014d6e:	d103      	bne.n	8014d78 <RegionEU868DlChannelReq+0x54>
    {
        status &= 0xFD;
 8014d70:	7bfb      	ldrb	r3, [r7, #15]
 8014d72:	f023 0302 	bic.w	r3, r3, #2
 8014d76:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 8014d78:	7bfb      	ldrb	r3, [r7, #15]
 8014d7a:	2b03      	cmp	r3, #3
 8014d7c:	d10c      	bne.n	8014d98 <RegionEU868DlChannelReq+0x74>
    {
        NvmCtx.Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8014d7e:	687b      	ldr	r3, [r7, #4]
 8014d80:	781b      	ldrb	r3, [r3, #0]
 8014d82:	4618      	mov	r0, r3
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	685a      	ldr	r2, [r3, #4]
 8014d88:	4906      	ldr	r1, [pc, #24]	; (8014da4 <RegionEU868DlChannelReq+0x80>)
 8014d8a:	4603      	mov	r3, r0
 8014d8c:	005b      	lsls	r3, r3, #1
 8014d8e:	4403      	add	r3, r0
 8014d90:	009b      	lsls	r3, r3, #2
 8014d92:	440b      	add	r3, r1
 8014d94:	3304      	adds	r3, #4
 8014d96:	601a      	str	r2, [r3, #0]
    }

    return status;
 8014d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8014d9a:	4618      	mov	r0, r3
 8014d9c:	3710      	adds	r7, #16
 8014d9e:	46bd      	mov	sp, r7
 8014da0:	bd80      	pop	{r7, pc}
 8014da2:	bf00      	nop
 8014da4:	20000d6c 	.word	0x20000d6c

08014da8 <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8014da8:	b480      	push	{r7}
 8014daa:	b083      	sub	sp, #12
 8014dac:	af00      	add	r7, sp, #0
 8014dae:	4603      	mov	r3, r0
 8014db0:	460a      	mov	r2, r1
 8014db2:	71fb      	strb	r3, [r7, #7]
 8014db4:	4613      	mov	r3, r2
 8014db6:	71bb      	strb	r3, [r7, #6]
    return currentDr;
 8014db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8014dbc:	4618      	mov	r0, r3
 8014dbe:	370c      	adds	r7, #12
 8014dc0:	46bd      	mov	sp, r7
 8014dc2:	bc80      	pop	{r7}
 8014dc4:	4770      	bx	lr
	...

08014dc8 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8014dc8:	b580      	push	{r7, lr}
 8014dca:	b098      	sub	sp, #96	; 0x60
 8014dcc:	af02      	add	r7, sp, #8
 8014dce:	60f8      	str	r0, [r7, #12]
 8014dd0:	60b9      	str	r1, [r7, #8]
 8014dd2:	607a      	str	r2, [r7, #4]
 8014dd4:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 8014dd6:	2300      	movs	r3, #0
 8014dd8:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint8_t nbRestrictedChannels = 0;
 8014ddc:	2300      	movs	r3, #0
 8014dde:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 8014de2:	2300      	movs	r3, #0
 8014de4:	647b      	str	r3, [r7, #68]	; 0x44
 8014de6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8014dea:	2200      	movs	r2, #0
 8014dec:	601a      	str	r2, [r3, #0]
 8014dee:	605a      	str	r2, [r3, #4]
 8014df0:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8014df2:	230c      	movs	r3, #12
 8014df4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    if( RegionCommonCountChannels( NvmCtx.ChannelsMask, 0, 1 ) == 0 )
 8014df8:	2201      	movs	r2, #1
 8014dfa:	2100      	movs	r1, #0
 8014dfc:	4840      	ldr	r0, [pc, #256]	; (8014f00 <RegionEU868NextChannel+0x138>)
 8014dfe:	f7fe fbc8 	bl	8013592 <RegionCommonCountChannels>
 8014e02:	4603      	mov	r3, r0
 8014e04:	2b00      	cmp	r3, #0
 8014e06:	d108      	bne.n	8014e1a <RegionEU868NextChannel+0x52>
    { // Reactivate default channels
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8014e08:	4b3e      	ldr	r3, [pc, #248]	; (8014f04 <RegionEU868NextChannel+0x13c>)
 8014e0a:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 8014e0e:	f043 0307 	orr.w	r3, r3, #7
 8014e12:	b29a      	uxth	r2, r3
 8014e14:	4b3b      	ldr	r3, [pc, #236]	; (8014f04 <RegionEU868NextChannel+0x13c>)
 8014e16:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8014e1a:	68fb      	ldr	r3, [r7, #12]
 8014e1c:	7a5b      	ldrb	r3, [r3, #9]
 8014e1e:	743b      	strb	r3, [r7, #16]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8014e20:	68fb      	ldr	r3, [r7, #12]
 8014e22:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8014e26:	b2db      	uxtb	r3, r3
 8014e28:	747b      	strb	r3, [r7, #17]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMask;
 8014e2a:	4b35      	ldr	r3, [pc, #212]	; (8014f00 <RegionEU868NextChannel+0x138>)
 8014e2c:	617b      	str	r3, [r7, #20]
    countChannelsParams.Channels = NvmCtx.Channels;
 8014e2e:	4b35      	ldr	r3, [pc, #212]	; (8014f04 <RegionEU868NextChannel+0x13c>)
 8014e30:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Bands = NvmCtx.Bands;
 8014e32:	4b35      	ldr	r3, [pc, #212]	; (8014f08 <RegionEU868NextChannel+0x140>)
 8014e34:	61fb      	str	r3, [r7, #28]
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 8014e36:	2310      	movs	r3, #16
 8014e38:	843b      	strh	r3, [r7, #32]
    countChannelsParams.JoinChannels = EU868_JOIN_CHANNELS;
 8014e3a:	2307      	movs	r3, #7
 8014e3c:	847b      	strh	r3, [r7, #34]	; 0x22

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8014e3e:	68fb      	ldr	r3, [r7, #12]
 8014e40:	681b      	ldr	r3, [r3, #0]
 8014e42:	627b      	str	r3, [r7, #36]	; 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8014e44:	68fb      	ldr	r3, [r7, #12]
 8014e46:	685b      	ldr	r3, [r3, #4]
 8014e48:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8014e4a:	68fb      	ldr	r3, [r7, #12]
 8014e4c:	7a9b      	ldrb	r3, [r3, #10]
 8014e4e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 8014e52:	2306      	movs	r3, #6
 8014e54:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8014e58:	68fa      	ldr	r2, [r7, #12]
 8014e5a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8014e5e:	320c      	adds	r2, #12
 8014e60:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014e64:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8014e68:	68fb      	ldr	r3, [r7, #12]
 8014e6a:	7d1b      	ldrb	r3, [r3, #20]
 8014e6c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8014e70:	68fb      	ldr	r3, [r7, #12]
 8014e72:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8014e76:	68fb      	ldr	r3, [r7, #12]
 8014e78:	8adb      	ldrh	r3, [r3, #22]
 8014e7a:	4619      	mov	r1, r3
 8014e7c:	4610      	mov	r0, r2
 8014e7e:	f7ff f83f 	bl	8013f00 <GetTimeOnAir>
 8014e82:	4603      	mov	r3, r0
 8014e84:	63fb      	str	r3, [r7, #60]	; 0x3c

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8014e86:	f107 0310 	add.w	r3, r7, #16
 8014e8a:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8014e8c:	f107 0156 	add.w	r1, r7, #86	; 0x56
 8014e90:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8014e94:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8014e98:	687b      	ldr	r3, [r7, #4]
 8014e9a:	9301      	str	r3, [sp, #4]
 8014e9c:	f107 0355 	add.w	r3, r7, #85	; 0x55
 8014ea0:	9300      	str	r3, [sp, #0]
 8014ea2:	460b      	mov	r3, r1
 8014ea4:	6839      	ldr	r1, [r7, #0]
 8014ea6:	f7fe fea4 	bl	8013bf2 <RegionCommonIdentifyChannels>
 8014eaa:	4603      	mov	r3, r0
 8014eac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8014eb0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014eb4:	2b00      	cmp	r3, #0
 8014eb6:	d10f      	bne.n	8014ed8 <RegionEU868NextChannel+0x110>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8014eb8:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8014ebc:	3b01      	subs	r3, #1
 8014ebe:	4619      	mov	r1, r3
 8014ec0:	2000      	movs	r0, #0
 8014ec2:	f001 fc63 	bl	801678c <randr>
 8014ec6:	4603      	mov	r3, r0
 8014ec8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8014ecc:	4413      	add	r3, r2
 8014ece:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8014ed2:	68bb      	ldr	r3, [r7, #8]
 8014ed4:	701a      	strb	r2, [r3, #0]
 8014ed6:	e00c      	b.n	8014ef2 <RegionEU868NextChannel+0x12a>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8014ed8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014edc:	2b0c      	cmp	r3, #12
 8014ede:	d108      	bne.n	8014ef2 <RegionEU868NextChannel+0x12a>
    {
        // Datarate not supported by any channel, restore defaults
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8014ee0:	4b08      	ldr	r3, [pc, #32]	; (8014f04 <RegionEU868NextChannel+0x13c>)
 8014ee2:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 8014ee6:	f043 0307 	orr.w	r3, r3, #7
 8014eea:	b29a      	uxth	r2, r3
 8014eec:	4b05      	ldr	r3, [pc, #20]	; (8014f04 <RegionEU868NextChannel+0x13c>)
 8014eee:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }
    return status;
 8014ef2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8014ef6:	4618      	mov	r0, r3
 8014ef8:	3758      	adds	r7, #88	; 0x58
 8014efa:	46bd      	mov	sp, r7
 8014efc:	bd80      	pop	{r7, pc}
 8014efe:	bf00      	nop
 8014f00:	20000ea4 	.word	0x20000ea4
 8014f04:	20000d6c 	.word	0x20000d6c
 8014f08:	20000e2c 	.word	0x20000e2c

08014f0c <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8014f0c:	b580      	push	{r7, lr}
 8014f0e:	b084      	sub	sp, #16
 8014f10:	af00      	add	r7, sp, #0
 8014f12:	6078      	str	r0, [r7, #4]
    uint8_t band = 0;
 8014f14:	2300      	movs	r3, #0
 8014f16:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 8014f18:	2300      	movs	r3, #0
 8014f1a:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8014f1c:	2300      	movs	r3, #0
 8014f1e:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	791b      	ldrb	r3, [r3, #4]
 8014f24:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8014f26:	7b7b      	ldrb	r3, [r7, #13]
 8014f28:	2b02      	cmp	r3, #2
 8014f2a:	d801      	bhi.n	8014f30 <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8014f2c:	2306      	movs	r3, #6
 8014f2e:	e085      	b.n	801503c <RegionEU868ChannelAdd+0x130>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 8014f30:	7b7b      	ldrb	r3, [r7, #13]
 8014f32:	2b0f      	cmp	r3, #15
 8014f34:	d901      	bls.n	8014f3a <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014f36:	2303      	movs	r3, #3
 8014f38:	e080      	b.n	801503c <RegionEU868ChannelAdd+0x130>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	681b      	ldr	r3, [r3, #0]
 8014f3e:	7a1b      	ldrb	r3, [r3, #8]
 8014f40:	f343 0303 	sbfx	r3, r3, #0, #4
 8014f44:	b25b      	sxtb	r3, r3
 8014f46:	2207      	movs	r2, #7
 8014f48:	2100      	movs	r1, #0
 8014f4a:	4618      	mov	r0, r3
 8014f4c:	f7fe fad0 	bl	80134f0 <RegionCommonValueInRange>
 8014f50:	4603      	mov	r3, r0
 8014f52:	2b00      	cmp	r3, #0
 8014f54:	d101      	bne.n	8014f5a <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 8014f56:	2301      	movs	r3, #1
 8014f58:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8014f5a:	687b      	ldr	r3, [r7, #4]
 8014f5c:	681b      	ldr	r3, [r3, #0]
 8014f5e:	7a1b      	ldrb	r3, [r3, #8]
 8014f60:	f343 1303 	sbfx	r3, r3, #4, #4
 8014f64:	b25b      	sxtb	r3, r3
 8014f66:	2207      	movs	r2, #7
 8014f68:	2100      	movs	r1, #0
 8014f6a:	4618      	mov	r0, r3
 8014f6c:	f7fe fac0 	bl	80134f0 <RegionCommonValueInRange>
 8014f70:	4603      	mov	r3, r0
 8014f72:	2b00      	cmp	r3, #0
 8014f74:	d101      	bne.n	8014f7a <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 8014f76:	2301      	movs	r3, #1
 8014f78:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	681b      	ldr	r3, [r3, #0]
 8014f7e:	7a1b      	ldrb	r3, [r3, #8]
 8014f80:	f343 0303 	sbfx	r3, r3, #0, #4
 8014f84:	b25a      	sxtb	r2, r3
 8014f86:	687b      	ldr	r3, [r7, #4]
 8014f88:	681b      	ldr	r3, [r3, #0]
 8014f8a:	7a1b      	ldrb	r3, [r3, #8]
 8014f8c:	f343 1303 	sbfx	r3, r3, #4, #4
 8014f90:	b25b      	sxtb	r3, r3
 8014f92:	429a      	cmp	r2, r3
 8014f94:	dd01      	ble.n	8014f9a <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 8014f96:	2301      	movs	r3, #1
 8014f98:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 8014f9a:	7bbb      	ldrb	r3, [r7, #14]
 8014f9c:	f083 0301 	eor.w	r3, r3, #1
 8014fa0:	b2db      	uxtb	r3, r3
 8014fa2:	2b00      	cmp	r3, #0
 8014fa4:	d010      	beq.n	8014fc8 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8014fa6:	687b      	ldr	r3, [r7, #4]
 8014fa8:	681b      	ldr	r3, [r3, #0]
 8014faa:	681b      	ldr	r3, [r3, #0]
 8014fac:	f107 020c 	add.w	r2, r7, #12
 8014fb0:	4611      	mov	r1, r2
 8014fb2:	4618      	mov	r0, r3
 8014fb4:	f7fe ff2e 	bl	8013e14 <VerifyRfFreq>
 8014fb8:	4603      	mov	r3, r0
 8014fba:	f083 0301 	eor.w	r3, r3, #1
 8014fbe:	b2db      	uxtb	r3, r3
 8014fc0:	2b00      	cmp	r3, #0
 8014fc2:	d001      	beq.n	8014fc8 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 8014fc4:	2301      	movs	r3, #1
 8014fc6:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8014fc8:	7bfb      	ldrb	r3, [r7, #15]
 8014fca:	2b00      	cmp	r3, #0
 8014fcc:	d004      	beq.n	8014fd8 <RegionEU868ChannelAdd+0xcc>
 8014fce:	7bbb      	ldrb	r3, [r7, #14]
 8014fd0:	2b00      	cmp	r3, #0
 8014fd2:	d001      	beq.n	8014fd8 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8014fd4:	2306      	movs	r3, #6
 8014fd6:	e031      	b.n	801503c <RegionEU868ChannelAdd+0x130>
    }
    if( drInvalid == true )
 8014fd8:	7bfb      	ldrb	r3, [r7, #15]
 8014fda:	2b00      	cmp	r3, #0
 8014fdc:	d001      	beq.n	8014fe2 <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 8014fde:	2305      	movs	r3, #5
 8014fe0:	e02c      	b.n	801503c <RegionEU868ChannelAdd+0x130>
    }
    if( freqInvalid == true )
 8014fe2:	7bbb      	ldrb	r3, [r7, #14]
 8014fe4:	2b00      	cmp	r3, #0
 8014fe6:	d001      	beq.n	8014fec <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8014fe8:	2304      	movs	r3, #4
 8014fea:	e027      	b.n	801503c <RegionEU868ChannelAdd+0x130>
    }

    memcpy1( ( uint8_t* ) &(NvmCtx.Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( NvmCtx.Channels[id] ) );
 8014fec:	7b7a      	ldrb	r2, [r7, #13]
 8014fee:	4613      	mov	r3, r2
 8014ff0:	005b      	lsls	r3, r3, #1
 8014ff2:	4413      	add	r3, r2
 8014ff4:	009b      	lsls	r3, r3, #2
 8014ff6:	4a13      	ldr	r2, [pc, #76]	; (8015044 <RegionEU868ChannelAdd+0x138>)
 8014ff8:	1898      	adds	r0, r3, r2
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	681b      	ldr	r3, [r3, #0]
 8014ffe:	220c      	movs	r2, #12
 8015000:	4619      	mov	r1, r3
 8015002:	f001 fbda 	bl	80167ba <memcpy1>
    NvmCtx.Channels[id].Band = band;
 8015006:	7b7a      	ldrb	r2, [r7, #13]
 8015008:	7b38      	ldrb	r0, [r7, #12]
 801500a:	490e      	ldr	r1, [pc, #56]	; (8015044 <RegionEU868ChannelAdd+0x138>)
 801500c:	4613      	mov	r3, r2
 801500e:	005b      	lsls	r3, r3, #1
 8015010:	4413      	add	r3, r2
 8015012:	009b      	lsls	r3, r3, #2
 8015014:	440b      	add	r3, r1
 8015016:	3309      	adds	r3, #9
 8015018:	4602      	mov	r2, r0
 801501a:	701a      	strb	r2, [r3, #0]
    NvmCtx.ChannelsMask[0] |= ( 1 << id );
 801501c:	4b09      	ldr	r3, [pc, #36]	; (8015044 <RegionEU868ChannelAdd+0x138>)
 801501e:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 8015022:	b21a      	sxth	r2, r3
 8015024:	7b7b      	ldrb	r3, [r7, #13]
 8015026:	2101      	movs	r1, #1
 8015028:	fa01 f303 	lsl.w	r3, r1, r3
 801502c:	b21b      	sxth	r3, r3
 801502e:	4313      	orrs	r3, r2
 8015030:	b21b      	sxth	r3, r3
 8015032:	b29a      	uxth	r2, r3
 8015034:	4b03      	ldr	r3, [pc, #12]	; (8015044 <RegionEU868ChannelAdd+0x138>)
 8015036:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    return LORAMAC_STATUS_OK;
 801503a:	2300      	movs	r3, #0
}
 801503c:	4618      	mov	r0, r3
 801503e:	3710      	adds	r7, #16
 8015040:	46bd      	mov	sp, r7
 8015042:	bd80      	pop	{r7, pc}
 8015044:	20000d6c 	.word	0x20000d6c

08015048 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8015048:	b580      	push	{r7, lr}
 801504a:	b086      	sub	sp, #24
 801504c:	af00      	add	r7, sp, #0
 801504e:	6078      	str	r0, [r7, #4]
    uint8_t id = channelRemove->ChannelId;
 8015050:	687b      	ldr	r3, [r7, #4]
 8015052:	781b      	ldrb	r3, [r3, #0]
 8015054:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8015056:	7dfb      	ldrb	r3, [r7, #23]
 8015058:	2b02      	cmp	r3, #2
 801505a:	d801      	bhi.n	8015060 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 801505c:	2300      	movs	r3, #0
 801505e:	e012      	b.n	8015086 <RegionEU868ChannelsRemove+0x3e>
    }

    // Remove the channel from the list of channels
    NvmCtx.Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8015060:	7dfa      	ldrb	r2, [r7, #23]
 8015062:	490b      	ldr	r1, [pc, #44]	; (8015090 <RegionEU868ChannelsRemove+0x48>)
 8015064:	4613      	mov	r3, r2
 8015066:	005b      	lsls	r3, r3, #1
 8015068:	4413      	add	r3, r2
 801506a:	009b      	lsls	r3, r3, #2
 801506c:	440b      	add	r3, r1
 801506e:	461a      	mov	r2, r3
 8015070:	2300      	movs	r3, #0
 8015072:	6013      	str	r3, [r2, #0]
 8015074:	6053      	str	r3, [r2, #4]
 8015076:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( NvmCtx.ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8015078:	7dfb      	ldrb	r3, [r7, #23]
 801507a:	2210      	movs	r2, #16
 801507c:	4619      	mov	r1, r3
 801507e:	4805      	ldr	r0, [pc, #20]	; (8015094 <RegionEU868ChannelsRemove+0x4c>)
 8015080:	f7fe fa53 	bl	801352a <RegionCommonChanDisable>
 8015084:	4603      	mov	r3, r0
}
 8015086:	4618      	mov	r0, r3
 8015088:	3718      	adds	r7, #24
 801508a:	46bd      	mov	sp, r7
 801508c:	bd80      	pop	{r7, pc}
 801508e:	bf00      	nop
 8015090:	20000d6c 	.word	0x20000d6c
 8015094:	20000ea4 	.word	0x20000ea4

08015098 <RegionEU868SetContinuousWave>:

void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8015098:	b580      	push	{r7, lr}
 801509a:	b084      	sub	sp, #16
 801509c:	af00      	add	r7, sp, #0
 801509e:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 80150a0:	687b      	ldr	r3, [r7, #4]
 80150a2:	f993 0002 	ldrsb.w	r0, [r3, #2]
 80150a6:	687b      	ldr	r3, [r7, #4]
 80150a8:	781b      	ldrb	r3, [r3, #0]
 80150aa:	4619      	mov	r1, r3
 80150ac:	4a1e      	ldr	r2, [pc, #120]	; (8015128 <RegionEU868SetContinuousWave+0x90>)
 80150ae:	460b      	mov	r3, r1
 80150b0:	005b      	lsls	r3, r3, #1
 80150b2:	440b      	add	r3, r1
 80150b4:	009b      	lsls	r3, r3, #2
 80150b6:	4413      	add	r3, r2
 80150b8:	3309      	adds	r3, #9
 80150ba:	781b      	ldrb	r3, [r3, #0]
 80150bc:	4619      	mov	r1, r3
 80150be:	4a1a      	ldr	r2, [pc, #104]	; (8015128 <RegionEU868SetContinuousWave+0x90>)
 80150c0:	460b      	mov	r3, r1
 80150c2:	009b      	lsls	r3, r3, #2
 80150c4:	440b      	add	r3, r1
 80150c6:	009b      	lsls	r3, r3, #2
 80150c8:	4413      	add	r3, r2
 80150ca:	33c2      	adds	r3, #194	; 0xc2
 80150cc:	f993 1000 	ldrsb.w	r1, [r3]
 80150d0:	687b      	ldr	r3, [r7, #4]
 80150d2:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80150d6:	4b15      	ldr	r3, [pc, #84]	; (801512c <RegionEU868SetContinuousWave+0x94>)
 80150d8:	f7fe fe80 	bl	8013ddc <LimitTxPower>
 80150dc:	4603      	mov	r3, r0
 80150de:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 80150e0:	2300      	movs	r3, #0
 80150e2:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 80150e4:	687b      	ldr	r3, [r7, #4]
 80150e6:	781b      	ldrb	r3, [r3, #0]
 80150e8:	4619      	mov	r1, r3
 80150ea:	4a0f      	ldr	r2, [pc, #60]	; (8015128 <RegionEU868SetContinuousWave+0x90>)
 80150ec:	460b      	mov	r3, r1
 80150ee:	005b      	lsls	r3, r3, #1
 80150f0:	440b      	add	r3, r1
 80150f2:	009b      	lsls	r3, r3, #2
 80150f4:	4413      	add	r3, r2
 80150f6:	681b      	ldr	r3, [r3, #0]
 80150f8:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 80150fa:	687b      	ldr	r3, [r7, #4]
 80150fc:	6859      	ldr	r1, [r3, #4]
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	689a      	ldr	r2, [r3, #8]
 8015102:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015106:	4618      	mov	r0, r3
 8015108:	f7fe fc88 	bl	8013a1c <RegionCommonComputeTxPower>
 801510c:	4603      	mov	r3, r0
 801510e:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8015110:	4b07      	ldr	r3, [pc, #28]	; (8015130 <RegionEU868SetContinuousWave+0x98>)
 8015112:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015114:	687a      	ldr	r2, [r7, #4]
 8015116:	8992      	ldrh	r2, [r2, #12]
 8015118:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801511c:	68b8      	ldr	r0, [r7, #8]
 801511e:	4798      	blx	r3
}
 8015120:	bf00      	nop
 8015122:	3710      	adds	r7, #16
 8015124:	46bd      	mov	sp, r7
 8015126:	bd80      	pop	{r7, pc}
 8015128:	20000d6c 	.word	0x20000d6c
 801512c:	20000ea4 	.word	0x20000ea4
 8015130:	0801b97c 	.word	0x0801b97c

08015134 <RegionEU868ApplyDrOffset>:

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8015134:	b480      	push	{r7}
 8015136:	b085      	sub	sp, #20
 8015138:	af00      	add	r7, sp, #0
 801513a:	4603      	mov	r3, r0
 801513c:	71fb      	strb	r3, [r7, #7]
 801513e:	460b      	mov	r3, r1
 8015140:	71bb      	strb	r3, [r7, #6]
 8015142:	4613      	mov	r3, r2
 8015144:	717b      	strb	r3, [r7, #5]
    int8_t datarate = dr - drOffset;
 8015146:	79ba      	ldrb	r2, [r7, #6]
 8015148:	797b      	ldrb	r3, [r7, #5]
 801514a:	1ad3      	subs	r3, r2, r3
 801514c:	b2db      	uxtb	r3, r3
 801514e:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8015150:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015154:	2b00      	cmp	r3, #0
 8015156:	da01      	bge.n	801515c <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 8015158:	2300      	movs	r3, #0
 801515a:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801515c:	7bfb      	ldrb	r3, [r7, #15]
}
 801515e:	4618      	mov	r0, r3
 8015160:	3714      	adds	r7, #20
 8015162:	46bd      	mov	sp, r7
 8015164:	bc80      	pop	{r7}
 8015166:	4770      	bx	lr

08015168 <GetNextLowerTxDr>:
 */
static RegionUS915NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 8015168:	b480      	push	{r7}
 801516a:	b085      	sub	sp, #20
 801516c:	af00      	add	r7, sp, #0
 801516e:	4603      	mov	r3, r0
 8015170:	460a      	mov	r2, r1
 8015172:	71fb      	strb	r3, [r7, #7]
 8015174:	4613      	mov	r3, r2
 8015176:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 8015178:	2300      	movs	r3, #0
 801517a:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 801517c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8015180:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015184:	429a      	cmp	r2, r3
 8015186:	d102      	bne.n	801518e <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 8015188:	79bb      	ldrb	r3, [r7, #6]
 801518a:	73fb      	strb	r3, [r7, #15]
 801518c:	e002      	b.n	8015194 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 801518e:	79fb      	ldrb	r3, [r7, #7]
 8015190:	3b01      	subs	r3, #1
 8015192:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 8015194:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015198:	4618      	mov	r0, r3
 801519a:	3714      	adds	r7, #20
 801519c:	46bd      	mov	sp, r7
 801519e:	bc80      	pop	{r7}
 80151a0:	4770      	bx	lr

080151a2 <FindAvailable125kHzChannels>:
 * \param [OUT] availableChannels Number of available 125 kHz channels.
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint8_t* findAvailableChannelsIndex, uint16_t channelMaskRemaining, uint8_t* availableChannels )
{
 80151a2:	b480      	push	{r7}
 80151a4:	b087      	sub	sp, #28
 80151a6:	af00      	add	r7, sp, #0
 80151a8:	60f8      	str	r0, [r7, #12]
 80151aa:	460b      	mov	r3, r1
 80151ac:	607a      	str	r2, [r7, #4]
 80151ae:	817b      	strh	r3, [r7, #10]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 80151b0:	68fb      	ldr	r3, [r7, #12]
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d002      	beq.n	80151bc <FindAvailable125kHzChannels+0x1a>
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	d101      	bne.n	80151c0 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80151bc:	2303      	movs	r3, #3
 80151be:	e021      	b.n	8015204 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 80151c0:	687b      	ldr	r3, [r7, #4]
 80151c2:	2200      	movs	r2, #0
 80151c4:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 80151c6:	2300      	movs	r3, #0
 80151c8:	75fb      	strb	r3, [r7, #23]
 80151ca:	e017      	b.n	80151fc <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( channelMaskRemaining & ( 1 << i ) ) != 0 )
 80151cc:	897a      	ldrh	r2, [r7, #10]
 80151ce:	7dfb      	ldrb	r3, [r7, #23]
 80151d0:	fa42 f303 	asr.w	r3, r2, r3
 80151d4:	f003 0301 	and.w	r3, r3, #1
 80151d8:	2b00      	cmp	r3, #0
 80151da:	d00c      	beq.n	80151f6 <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 80151dc:	687b      	ldr	r3, [r7, #4]
 80151de:	781b      	ldrb	r3, [r3, #0]
 80151e0:	461a      	mov	r2, r3
 80151e2:	68fb      	ldr	r3, [r7, #12]
 80151e4:	4413      	add	r3, r2
 80151e6:	7dfa      	ldrb	r2, [r7, #23]
 80151e8:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 80151ea:	687b      	ldr	r3, [r7, #4]
 80151ec:	781b      	ldrb	r3, [r3, #0]
 80151ee:	3301      	adds	r3, #1
 80151f0:	b2da      	uxtb	r2, r3
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 80151f6:	7dfb      	ldrb	r3, [r7, #23]
 80151f8:	3301      	adds	r3, #1
 80151fa:	75fb      	strb	r3, [r7, #23]
 80151fc:	7dfb      	ldrb	r3, [r7, #23]
 80151fe:	2b07      	cmp	r3, #7
 8015200:	d9e4      	bls.n	80151cc <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 8015202:	2300      	movs	r3, #0
}
 8015204:	4618      	mov	r0, r3
 8015206:	371c      	adds	r7, #28
 8015208:	46bd      	mov	sp, r7
 801520a:	bc80      	pop	{r7}
 801520c:	4770      	bx	lr
	...

08015210 <ComputeNext125kHzJoinChannel>:
 * \param [OUT] newChannelIndex Index of available channel.
 *
 * \retval Status
 */
static LoRaMacStatus_t ComputeNext125kHzJoinChannel( uint8_t* newChannelIndex )
{
 8015210:	b590      	push	{r4, r7, lr}
 8015212:	b087      	sub	sp, #28
 8015214:	af00      	add	r7, sp, #0
 8015216:	6078      	str	r0, [r7, #4]
    uint8_t currentChannelsMaskRemainingIndex;
    uint16_t channelMaskRemaining;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 8015218:	2300      	movs	r3, #0
 801521a:	60fb      	str	r3, [r7, #12]
 801521c:	2300      	movs	r3, #0
 801521e:	613b      	str	r3, [r7, #16]
    uint8_t availableChannels = 0;
 8015220:	2300      	movs	r3, #0
 8015222:	72fb      	strb	r3, [r7, #11]
    uint8_t startIndex = NvmCtx.JoinChannelGroupsCurrentIndex;
 8015224:	4b32      	ldr	r3, [pc, #200]	; (80152f0 <ComputeNext125kHzJoinChannel+0xe0>)
 8015226:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 801522a:	757b      	strb	r3, [r7, #21]

    // Null pointer check
    if( newChannelIndex == NULL )
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	2b00      	cmp	r3, #0
 8015230:	d101      	bne.n	8015236 <ComputeNext125kHzJoinChannel+0x26>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015232:	2303      	movs	r3, #3
 8015234:	e057      	b.n	80152e6 <ComputeNext125kHzJoinChannel+0xd6>
    }

    do {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelsMaskRemainingIndex = (uint8_t) startIndex / 2;
 8015236:	7d7b      	ldrb	r3, [r7, #21]
 8015238:	085b      	lsrs	r3, r3, #1
 801523a:	753b      	strb	r3, [r7, #20]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 801523c:	7d7b      	ldrb	r3, [r7, #21]
 801523e:	f003 0301 	and.w	r3, r3, #1
 8015242:	b2db      	uxtb	r3, r3
 8015244:	2b00      	cmp	r3, #0
 8015246:	d108      	bne.n	801525a <ComputeNext125kHzJoinChannel+0x4a>
        {
            channelMaskRemaining = ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] & 0x00FF );
 8015248:	7d3b      	ldrb	r3, [r7, #20]
 801524a:	4a29      	ldr	r2, [pc, #164]	; (80152f0 <ComputeNext125kHzJoinChannel+0xe0>)
 801524c:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015250:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015254:	b2db      	uxtb	r3, r3
 8015256:	82fb      	strh	r3, [r7, #22]
 8015258:	e007      	b.n	801526a <ComputeNext125kHzJoinChannel+0x5a>
        }
        else
        {
            channelMaskRemaining = ( ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] >> 8 ) & 0x00FF );
 801525a:	7d3b      	ldrb	r3, [r7, #20]
 801525c:	4a24      	ldr	r2, [pc, #144]	; (80152f0 <ComputeNext125kHzJoinChannel+0xe0>)
 801525e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015262:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015266:	0a1b      	lsrs	r3, r3, #8
 8015268:	82fb      	strh	r3, [r7, #22]
        }


        if( FindAvailable125kHzChannels( findAvailableChannelsIndex, channelMaskRemaining, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801526a:	f107 020b 	add.w	r2, r7, #11
 801526e:	8af9      	ldrh	r1, [r7, #22]
 8015270:	f107 030c 	add.w	r3, r7, #12
 8015274:	4618      	mov	r0, r3
 8015276:	f7ff ff94 	bl	80151a2 <FindAvailable125kHzChannels>
 801527a:	4603      	mov	r3, r0
 801527c:	2b03      	cmp	r3, #3
 801527e:	d101      	bne.n	8015284 <ComputeNext125kHzJoinChannel+0x74>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8015280:	2303      	movs	r3, #3
 8015282:	e030      	b.n	80152e6 <ComputeNext125kHzJoinChannel+0xd6>
        }

        if ( availableChannels > 0 )
 8015284:	7afb      	ldrb	r3, [r7, #11]
 8015286:	2b00      	cmp	r3, #0
 8015288:	d012      	beq.n	80152b0 <ComputeNext125kHzJoinChannel+0xa0>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 801528a:	7d7b      	ldrb	r3, [r7, #21]
 801528c:	00db      	lsls	r3, r3, #3
 801528e:	b2dc      	uxtb	r4, r3
 8015290:	7afb      	ldrb	r3, [r7, #11]
 8015292:	3b01      	subs	r3, #1
 8015294:	4619      	mov	r1, r3
 8015296:	2000      	movs	r0, #0
 8015298:	f001 fa78 	bl	801678c <randr>
 801529c:	4603      	mov	r3, r0
 801529e:	f107 0218 	add.w	r2, r7, #24
 80152a2:	4413      	add	r3, r2
 80152a4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80152a8:	4423      	add	r3, r4
 80152aa:	b2da      	uxtb	r2, r3
 80152ac:	687b      	ldr	r3, [r7, #4]
 80152ae:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 80152b0:	7d7b      	ldrb	r3, [r7, #21]
 80152b2:	3301      	adds	r3, #1
 80152b4:	757b      	strb	r3, [r7, #21]
        if ( startIndex > 7 )
 80152b6:	7d7b      	ldrb	r3, [r7, #21]
 80152b8:	2b07      	cmp	r3, #7
 80152ba:	d901      	bls.n	80152c0 <ComputeNext125kHzJoinChannel+0xb0>
        {
            startIndex = 0;
 80152bc:	2300      	movs	r3, #0
 80152be:	757b      	strb	r3, [r7, #21]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != NvmCtx.JoinChannelGroupsCurrentIndex ) );
 80152c0:	7afb      	ldrb	r3, [r7, #11]
 80152c2:	2b00      	cmp	r3, #0
 80152c4:	d105      	bne.n	80152d2 <ComputeNext125kHzJoinChannel+0xc2>
 80152c6:	4b0a      	ldr	r3, [pc, #40]	; (80152f0 <ComputeNext125kHzJoinChannel+0xe0>)
 80152c8:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 80152cc:	7d7a      	ldrb	r2, [r7, #21]
 80152ce:	429a      	cmp	r2, r3
 80152d0:	d1b1      	bne.n	8015236 <ComputeNext125kHzJoinChannel+0x26>

    if ( availableChannels > 0 )
 80152d2:	7afb      	ldrb	r3, [r7, #11]
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	d005      	beq.n	80152e4 <ComputeNext125kHzJoinChannel+0xd4>
    {
        NvmCtx.JoinChannelGroupsCurrentIndex = startIndex;
 80152d8:	4a05      	ldr	r2, [pc, #20]	; (80152f0 <ComputeNext125kHzJoinChannel+0xe0>)
 80152da:	7d7b      	ldrb	r3, [r7, #21]
 80152dc:	f882 3398 	strb.w	r3, [r2, #920]	; 0x398
        return LORAMAC_STATUS_OK;
 80152e0:	2300      	movs	r3, #0
 80152e2:	e000      	b.n	80152e6 <ComputeNext125kHzJoinChannel+0xd6>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 80152e4:	2303      	movs	r3, #3
}
 80152e6:	4618      	mov	r0, r3
 80152e8:	371c      	adds	r7, #28
 80152ea:	46bd      	mov	sp, r7
 80152ec:	bd90      	pop	{r4, r7, pc}
 80152ee:	bf00      	nop
 80152f0:	20000ea8 	.word	0x20000ea8

080152f4 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 80152f4:	b480      	push	{r7}
 80152f6:	b083      	sub	sp, #12
 80152f8:	af00      	add	r7, sp, #0
 80152fa:	6078      	str	r0, [r7, #4]
    switch( BandwidthsUS915[drIndex] )
 80152fc:	4a09      	ldr	r2, [pc, #36]	; (8015324 <GetBandwidth+0x30>)
 80152fe:	687b      	ldr	r3, [r7, #4]
 8015300:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015304:	4a08      	ldr	r2, [pc, #32]	; (8015328 <GetBandwidth+0x34>)
 8015306:	4293      	cmp	r3, r2
 8015308:	d004      	beq.n	8015314 <GetBandwidth+0x20>
 801530a:	4a08      	ldr	r2, [pc, #32]	; (801532c <GetBandwidth+0x38>)
 801530c:	4293      	cmp	r3, r2
 801530e:	d003      	beq.n	8015318 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 8015310:	2300      	movs	r3, #0
 8015312:	e002      	b.n	801531a <GetBandwidth+0x26>
        case 250000:
            return 1;
 8015314:	2301      	movs	r3, #1
 8015316:	e000      	b.n	801531a <GetBandwidth+0x26>
        case 500000:
            return 2;
 8015318:	2302      	movs	r3, #2
    }
}
 801531a:	4618      	mov	r0, r3
 801531c:	370c      	adds	r7, #12
 801531e:	46bd      	mov	sp, r7
 8015320:	bc80      	pop	{r7}
 8015322:	4770      	bx	lr
 8015324:	0801b908 	.word	0x0801b908
 8015328:	0003d090 	.word	0x0003d090
 801532c:	0007a120 	.word	0x0007a120

08015330 <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8015330:	b580      	push	{r7, lr}
 8015332:	b084      	sub	sp, #16
 8015334:	af00      	add	r7, sp, #0
 8015336:	603b      	str	r3, [r7, #0]
 8015338:	4603      	mov	r3, r0
 801533a:	71fb      	strb	r3, [r7, #7]
 801533c:	460b      	mov	r3, r1
 801533e:	71bb      	strb	r3, [r7, #6]
 8015340:	4613      	mov	r3, r2
 8015342:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8015344:	79fb      	ldrb	r3, [r7, #7]
 8015346:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 8015348:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801534c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015350:	4293      	cmp	r3, r2
 8015352:	bfb8      	it	lt
 8015354:	4613      	movlt	r3, r2
 8015356:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 8015358:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801535c:	2b04      	cmp	r3, #4
 801535e:	d106      	bne.n	801536e <LimitTxPower+0x3e>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 8015360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015364:	2b02      	cmp	r3, #2
 8015366:	bfb8      	it	lt
 8015368:	2302      	movlt	r3, #2
 801536a:	73fb      	strb	r3, [r7, #15]
 801536c:	e00d      	b.n	801538a <LimitTxPower+0x5a>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 801536e:	2204      	movs	r2, #4
 8015370:	2100      	movs	r1, #0
 8015372:	6838      	ldr	r0, [r7, #0]
 8015374:	f7fe f90d 	bl	8013592 <RegionCommonCountChannels>
 8015378:	4603      	mov	r3, r0
 801537a:	2b31      	cmp	r3, #49	; 0x31
 801537c:	d805      	bhi.n	801538a <LimitTxPower+0x5a>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 801537e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015382:	2b05      	cmp	r3, #5
 8015384:	bfb8      	it	lt
 8015386:	2305      	movlt	r3, #5
 8015388:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 801538a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801538e:	4618      	mov	r0, r3
 8015390:	3710      	adds	r7, #16
 8015392:	46bd      	mov	sp, r7
 8015394:	bd80      	pop	{r7, pc}
	...

08015398 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 8015398:	b580      	push	{r7, lr}
 801539a:	b082      	sub	sp, #8
 801539c:	af00      	add	r7, sp, #0
 801539e:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 80153a0:	4b18      	ldr	r3, [pc, #96]	; (8015404 <VerifyRfFreq+0x6c>)
 80153a2:	6a1b      	ldr	r3, [r3, #32]
 80153a4:	6878      	ldr	r0, [r7, #4]
 80153a6:	4798      	blx	r3
 80153a8:	4603      	mov	r3, r0
 80153aa:	f083 0301 	eor.w	r3, r3, #1
 80153ae:	b2db      	uxtb	r3, r3
 80153b0:	2b00      	cmp	r3, #0
 80153b2:	d001      	beq.n	80153b8 <VerifyRfFreq+0x20>
    {
        return false;
 80153b4:	2300      	movs	r3, #0
 80153b6:	e021      	b.n	80153fc <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 80153b8:	687b      	ldr	r3, [r7, #4]
 80153ba:	4a13      	ldr	r2, [pc, #76]	; (8015408 <VerifyRfFreq+0x70>)
 80153bc:	4293      	cmp	r3, r2
 80153be:	d910      	bls.n	80153e2 <VerifyRfFreq+0x4a>
 80153c0:	687b      	ldr	r3, [r7, #4]
 80153c2:	4a12      	ldr	r2, [pc, #72]	; (801540c <VerifyRfFreq+0x74>)
 80153c4:	4293      	cmp	r3, r2
 80153c6:	d80c      	bhi.n	80153e2 <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 80153c8:	687a      	ldr	r2, [r7, #4]
 80153ca:	4b11      	ldr	r3, [pc, #68]	; (8015410 <VerifyRfFreq+0x78>)
 80153cc:	4413      	add	r3, r2
 80153ce:	4a11      	ldr	r2, [pc, #68]	; (8015414 <VerifyRfFreq+0x7c>)
 80153d0:	fba2 1203 	umull	r1, r2, r2, r3
 80153d4:	0c92      	lsrs	r2, r2, #18
 80153d6:	4910      	ldr	r1, [pc, #64]	; (8015418 <VerifyRfFreq+0x80>)
 80153d8:	fb01 f202 	mul.w	r2, r1, r2
 80153dc:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 80153de:	2a00      	cmp	r2, #0
 80153e0:	d001      	beq.n	80153e6 <VerifyRfFreq+0x4e>
    {
        return false;
 80153e2:	2300      	movs	r3, #0
 80153e4:	e00a      	b.n	80153fc <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 80153e6:	687b      	ldr	r3, [r7, #4]
 80153e8:	4a0c      	ldr	r2, [pc, #48]	; (801541c <VerifyRfFreq+0x84>)
 80153ea:	4293      	cmp	r3, r2
 80153ec:	d903      	bls.n	80153f6 <VerifyRfFreq+0x5e>
 80153ee:	687b      	ldr	r3, [r7, #4]
 80153f0:	4a06      	ldr	r2, [pc, #24]	; (801540c <VerifyRfFreq+0x74>)
 80153f2:	4293      	cmp	r3, r2
 80153f4:	d901      	bls.n	80153fa <VerifyRfFreq+0x62>
    {
        return false;
 80153f6:	2300      	movs	r3, #0
 80153f8:	e000      	b.n	80153fc <VerifyRfFreq+0x64>
    }
    return true;
 80153fa:	2301      	movs	r3, #1
}
 80153fc:	4618      	mov	r0, r3
 80153fe:	3708      	adds	r7, #8
 8015400:	46bd      	mov	sp, r7
 8015402:	bd80      	pop	{r7, pc}
 8015404:	0801b97c 	.word	0x0801b97c
 8015408:	3708709f 	.word	0x3708709f
 801540c:	374886e0 	.word	0x374886e0
 8015410:	c8f78f60 	.word	0xc8f78f60
 8015414:	6fd91d85 	.word	0x6fd91d85
 8015418:	000927c0 	.word	0x000927c0
 801541c:	35c8015f 	.word	0x35c8015f

08015420 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8015420:	b590      	push	{r4, r7, lr}
 8015422:	b089      	sub	sp, #36	; 0x24
 8015424:	af04      	add	r7, sp, #16
 8015426:	4603      	mov	r3, r0
 8015428:	460a      	mov	r2, r1
 801542a:	71fb      	strb	r3, [r7, #7]
 801542c:	4613      	mov	r3, r2
 801542e:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 8015430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015434:	4a0f      	ldr	r2, [pc, #60]	; (8015474 <GetTimeOnAir+0x54>)
 8015436:	5cd3      	ldrb	r3, [r2, r3]
 8015438:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = GetBandwidth( datarate );
 801543a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801543e:	4618      	mov	r0, r3
 8015440:	f7ff ff58 	bl	80152f4 <GetBandwidth>
 8015444:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8015446:	4b0c      	ldr	r3, [pc, #48]	; (8015478 <GetTimeOnAir+0x58>)
 8015448:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801544a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801544e:	88bb      	ldrh	r3, [r7, #4]
 8015450:	b2db      	uxtb	r3, r3
 8015452:	2101      	movs	r1, #1
 8015454:	9103      	str	r1, [sp, #12]
 8015456:	9302      	str	r3, [sp, #8]
 8015458:	2300      	movs	r3, #0
 801545a:	9301      	str	r3, [sp, #4]
 801545c:	2308      	movs	r3, #8
 801545e:	9300      	str	r3, [sp, #0]
 8015460:	2301      	movs	r3, #1
 8015462:	68b9      	ldr	r1, [r7, #8]
 8015464:	2001      	movs	r0, #1
 8015466:	47a0      	blx	r4
 8015468:	4603      	mov	r3, r0
}
 801546a:	4618      	mov	r0, r3
 801546c:	3714      	adds	r7, #20
 801546e:	46bd      	mov	sp, r7
 8015470:	bd90      	pop	{r4, r7, pc}
 8015472:	bf00      	nop
 8015474:	0801b8f8 	.word	0x0801b8f8
 8015478:	0801b97c 	.word	0x0801b97c

0801547c <RegionUS915GetPhyParam>:

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 801547c:	b580      	push	{r7, lr}
 801547e:	b084      	sub	sp, #16
 8015480:	af00      	add	r7, sp, #0
 8015482:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8015484:	2300      	movs	r3, #0
 8015486:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 8015488:	687b      	ldr	r3, [r7, #4]
 801548a:	781b      	ldrb	r3, [r3, #0]
 801548c:	3b01      	subs	r3, #1
 801548e:	2b38      	cmp	r3, #56	; 0x38
 8015490:	f200 8124 	bhi.w	80156dc <RegionUS915GetPhyParam+0x260>
 8015494:	a201      	add	r2, pc, #4	; (adr r2, 801549c <RegionUS915GetPhyParam+0x20>)
 8015496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801549a:	bf00      	nop
 801549c:	08015581 	.word	0x08015581
 80154a0:	08015587 	.word	0x08015587
 80154a4:	080156dd 	.word	0x080156dd
 80154a8:	080156dd 	.word	0x080156dd
 80154ac:	080156dd 	.word	0x080156dd
 80154b0:	0801558d 	.word	0x0801558d
 80154b4:	080156dd 	.word	0x080156dd
 80154b8:	080155a7 	.word	0x080155a7
 80154bc:	080156dd 	.word	0x080156dd
 80154c0:	080155ad 	.word	0x080155ad
 80154c4:	080155b3 	.word	0x080155b3
 80154c8:	080155b9 	.word	0x080155b9
 80154cc:	080155bf 	.word	0x080155bf
 80154d0:	080155cf 	.word	0x080155cf
 80154d4:	080155df 	.word	0x080155df
 80154d8:	080155e5 	.word	0x080155e5
 80154dc:	080155ed 	.word	0x080155ed
 80154e0:	080155f5 	.word	0x080155f5
 80154e4:	080155fd 	.word	0x080155fd
 80154e8:	08015605 	.word	0x08015605
 80154ec:	0801560d 	.word	0x0801560d
 80154f0:	08015615 	.word	0x08015615
 80154f4:	08015629 	.word	0x08015629
 80154f8:	0801562f 	.word	0x0801562f
 80154fc:	08015635 	.word	0x08015635
 8015500:	0801563b 	.word	0x0801563b
 8015504:	08015641 	.word	0x08015641
 8015508:	08015647 	.word	0x08015647
 801550c:	0801564d 	.word	0x0801564d
 8015510:	08015653 	.word	0x08015653
 8015514:	08015653 	.word	0x08015653
 8015518:	08015659 	.word	0x08015659
 801551c:	0801565f 	.word	0x0801565f
 8015520:	08015593 	.word	0x08015593
 8015524:	080156dd 	.word	0x080156dd
 8015528:	080156dd 	.word	0x080156dd
 801552c:	080156dd 	.word	0x080156dd
 8015530:	080156dd 	.word	0x080156dd
 8015534:	080156dd 	.word	0x080156dd
 8015538:	080156dd 	.word	0x080156dd
 801553c:	080156dd 	.word	0x080156dd
 8015540:	080156dd 	.word	0x080156dd
 8015544:	080156dd 	.word	0x080156dd
 8015548:	080156dd 	.word	0x080156dd
 801554c:	080156dd 	.word	0x080156dd
 8015550:	080156dd 	.word	0x080156dd
 8015554:	080156dd 	.word	0x080156dd
 8015558:	08015667 	.word	0x08015667
 801555c:	0801567b 	.word	0x0801567b
 8015560:	08015689 	.word	0x08015689
 8015564:	0801568f 	.word	0x0801568f
 8015568:	0801569b 	.word	0x0801569b
 801556c:	080156a1 	.word	0x080156a1
 8015570:	080156b5 	.word	0x080156b5
 8015574:	08015695 	.word	0x08015695
 8015578:	080156bb 	.word	0x080156bb
 801557c:	080156cb 	.word	0x080156cb
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 8015580:	2308      	movs	r3, #8
 8015582:	60bb      	str	r3, [r7, #8]
            break;
 8015584:	e0ab      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 8015586:	2300      	movs	r3, #0
 8015588:	60bb      	str	r3, [r7, #8]
            break;
 801558a:	e0a8      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 801558c:	2300      	movs	r3, #0
 801558e:	60bb      	str	r3, [r7, #8]
            break;
 8015590:	e0a5      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, US915_TX_MIN_DATARATE );
 8015592:	687b      	ldr	r3, [r7, #4]
 8015594:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015598:	2100      	movs	r1, #0
 801559a:	4618      	mov	r0, r3
 801559c:	f7ff fde4 	bl	8015168 <GetNextLowerTxDr>
 80155a0:	4603      	mov	r3, r0
 80155a2:	60bb      	str	r3, [r7, #8]
            break;
 80155a4:	e09b      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 80155a6:	2300      	movs	r3, #0
 80155a8:	60bb      	str	r3, [r7, #8]
            break;
 80155aa:	e098      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 80155ac:	2300      	movs	r3, #0
 80155ae:	60bb      	str	r3, [r7, #8]
            break;
 80155b0:	e095      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = US915_ADR_ACK_LIMIT;
 80155b2:	2340      	movs	r3, #64	; 0x40
 80155b4:	60bb      	str	r3, [r7, #8]
            break;
 80155b6:	e092      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = US915_ADR_ACK_DELAY;
 80155b8:	2320      	movs	r3, #32
 80155ba:	60bb      	str	r3, [r7, #8]
            break;
 80155bc:	e08f      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 80155be:	687b      	ldr	r3, [r7, #4]
 80155c0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80155c4:	461a      	mov	r2, r3
 80155c6:	4b4a      	ldr	r3, [pc, #296]	; (80156f0 <RegionUS915GetPhyParam+0x274>)
 80155c8:	5c9b      	ldrb	r3, [r3, r2]
 80155ca:	60bb      	str	r3, [r7, #8]
            break;
 80155cc:	e087      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 80155ce:	687b      	ldr	r3, [r7, #4]
 80155d0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80155d4:	461a      	mov	r2, r3
 80155d6:	4b47      	ldr	r3, [pc, #284]	; (80156f4 <RegionUS915GetPhyParam+0x278>)
 80155d8:	5c9b      	ldrb	r3, [r3, r2]
 80155da:	60bb      	str	r3, [r7, #8]
            break;
 80155dc:	e07f      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 80155de:	2300      	movs	r3, #0
 80155e0:	60bb      	str	r3, [r7, #8]
            break;
 80155e2:	e07c      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 80155e4:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80155e8:	60bb      	str	r3, [r7, #8]
            break;
 80155ea:	e078      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = US915_RECEIVE_DELAY1;
 80155ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80155f0:	60bb      	str	r3, [r7, #8]
            break;
 80155f2:	e074      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = US915_RECEIVE_DELAY2;
 80155f4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80155f8:	60bb      	str	r3, [r7, #8]
            break;
 80155fa:	e070      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY1;
 80155fc:	f241 3388 	movw	r3, #5000	; 0x1388
 8015600:	60bb      	str	r3, [r7, #8]
            break;
 8015602:	e06c      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY2;
 8015604:	f241 7370 	movw	r3, #6000	; 0x1770
 8015608:	60bb      	str	r3, [r7, #8]
            break;
 801560a:	e068      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = US915_MAX_FCNT_GAP;
 801560c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8015610:	60bb      	str	r3, [r7, #8]
            break;
 8015612:	e064      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( US915_ACKTIMEOUT + randr( -US915_ACK_TIMEOUT_RND, US915_ACK_TIMEOUT_RND ) );
 8015614:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8015618:	4837      	ldr	r0, [pc, #220]	; (80156f8 <RegionUS915GetPhyParam+0x27c>)
 801561a:	f001 f8b7 	bl	801678c <randr>
 801561e:	4603      	mov	r3, r0
 8015620:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8015624:	60bb      	str	r3, [r7, #8]
            break;
 8015626:	e05a      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = US915_DEFAULT_RX1_DR_OFFSET;
 8015628:	2300      	movs	r3, #0
 801562a:	60bb      	str	r3, [r7, #8]
            break;
 801562c:	e057      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 801562e:	4b33      	ldr	r3, [pc, #204]	; (80156fc <RegionUS915GetPhyParam+0x280>)
 8015630:	60bb      	str	r3, [r7, #8]
            break;
 8015632:	e054      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 8015634:	2308      	movs	r3, #8
 8015636:	60bb      	str	r3, [r7, #8]
            break;
 8015638:	e051      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 801563a:	4b31      	ldr	r3, [pc, #196]	; (8015700 <RegionUS915GetPhyParam+0x284>)
 801563c:	60bb      	str	r3, [r7, #8]
            break;
 801563e:	e04e      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 8015640:	4b30      	ldr	r3, [pc, #192]	; (8015704 <RegionUS915GetPhyParam+0x288>)
 8015642:	60bb      	str	r3, [r7, #8]
            break;
 8015644:	e04b      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 8015646:	2348      	movs	r3, #72	; 0x48
 8015648:	60bb      	str	r3, [r7, #8]
            break;
 801564a:	e048      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 801564c:	4b2e      	ldr	r3, [pc, #184]	; (8015708 <RegionUS915GetPhyParam+0x28c>)
 801564e:	60bb      	str	r3, [r7, #8]
            break;
 8015650:	e045      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 8015652:	2300      	movs	r3, #0
 8015654:	60bb      	str	r3, [r7, #8]
            break;
 8015656:	e042      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 8015658:	4b2c      	ldr	r3, [pc, #176]	; (801570c <RegionUS915GetPhyParam+0x290>)
 801565a:	60bb      	str	r3, [r7, #8]
            break;
 801565c:	e03f      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 801565e:	f04f 0300 	mov.w	r3, #0
 8015662:	60bb      	str	r3, [r7, #8]
            break;
 8015664:	e03b      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = US915_BEACON_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 8015666:	687b      	ldr	r3, [r7, #4]
 8015668:	791b      	ldrb	r3, [r3, #4]
 801566a:	461a      	mov	r2, r3
 801566c:	4b28      	ldr	r3, [pc, #160]	; (8015710 <RegionUS915GetPhyParam+0x294>)
 801566e:	fb03 f202 	mul.w	r2, r3, r2
 8015672:	4b22      	ldr	r3, [pc, #136]	; (80156fc <RegionUS915GetPhyParam+0x280>)
 8015674:	4413      	add	r3, r2
 8015676:	60bb      	str	r3, [r7, #8]
            break;
 8015678:	e031      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 801567a:	2317      	movs	r3, #23
 801567c:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 801567e:	2305      	movs	r3, #5
 8015680:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 8015682:	2303      	movs	r3, #3
 8015684:	72bb      	strb	r3, [r7, #10]
            break;
 8015686:	e02a      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 8015688:	2308      	movs	r3, #8
 801568a:	60bb      	str	r3, [r7, #8]
            break;
 801568c:	e027      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_STEPWIDTH:
        {
            phyParam.Value = US915_BEACON_CHANNEL_STEPWIDTH;
 801568e:	4b20      	ldr	r3, [pc, #128]	; (8015710 <RegionUS915GetPhyParam+0x294>)
 8015690:	60bb      	str	r3, [r7, #8]
            break;
 8015692:	e024      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_PING_SLOT_NB_CHANNELS;
 8015694:	2308      	movs	r3, #8
 8015696:	60bb      	str	r3, [r7, #8]
            break;
 8015698:	e021      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 801569a:	2308      	movs	r3, #8
 801569c:	60bb      	str	r3, [r7, #8]
            break;
 801569e:	e01e      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 80156a0:	687b      	ldr	r3, [r7, #4]
 80156a2:	791b      	ldrb	r3, [r3, #4]
 80156a4:	461a      	mov	r2, r3
 80156a6:	4b1a      	ldr	r3, [pc, #104]	; (8015710 <RegionUS915GetPhyParam+0x294>)
 80156a8:	fb03 f202 	mul.w	r2, r3, r2
 80156ac:	4b13      	ldr	r3, [pc, #76]	; (80156fc <RegionUS915GetPhyParam+0x280>)
 80156ae:	4413      	add	r3, r2
 80156b0:	60bb      	str	r3, [r7, #8]
            break;
 80156b2:	e014      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 80156b4:	2308      	movs	r3, #8
 80156b6:	60bb      	str	r3, [r7, #8]
            break;
 80156b8:	e011      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 80156ba:	687b      	ldr	r3, [r7, #4]
 80156bc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80156c0:	461a      	mov	r2, r3
 80156c2:	4b14      	ldr	r3, [pc, #80]	; (8015714 <RegionUS915GetPhyParam+0x298>)
 80156c4:	5c9b      	ldrb	r3, [r3, r2]
 80156c6:	60bb      	str	r3, [r7, #8]
            break;
 80156c8:	e009      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 80156ca:	687b      	ldr	r3, [r7, #4]
 80156cc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80156d0:	4618      	mov	r0, r3
 80156d2:	f7ff fe0f 	bl	80152f4 <GetBandwidth>
 80156d6:	4603      	mov	r3, r0
 80156d8:	60bb      	str	r3, [r7, #8]
            break;
 80156da:	e000      	b.n	80156de <RegionUS915GetPhyParam+0x262>
        }
        default:
        {
            break;
 80156dc:	bf00      	nop
        }
    }

    return phyParam;
 80156de:	68bb      	ldr	r3, [r7, #8]
 80156e0:	60fb      	str	r3, [r7, #12]
 80156e2:	2300      	movs	r3, #0
 80156e4:	68fb      	ldr	r3, [r7, #12]
}
 80156e6:	4618      	mov	r0, r3
 80156e8:	3710      	adds	r7, #16
 80156ea:	46bd      	mov	sp, r7
 80156ec:	bd80      	pop	{r7, pc}
 80156ee:	bf00      	nop
 80156f0:	0801b95c 	.word	0x0801b95c
 80156f4:	0801b96c 	.word	0x0801b96c
 80156f8:	fffffc18 	.word	0xfffffc18
 80156fc:	370870a0 	.word	0x370870a0
 8015700:	2000121c 	.word	0x2000121c
 8015704:	20001234 	.word	0x20001234
 8015708:	20000ea8 	.word	0x20000ea8
 801570c:	4200999a 	.word	0x4200999a
 8015710:	000927c0 	.word	0x000927c0
 8015714:	0801b8f8 	.word	0x0801b8f8

08015718 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8015718:	b590      	push	{r4, r7, lr}
 801571a:	b085      	sub	sp, #20
 801571c:	af02      	add	r7, sp, #8
 801571e:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 8015720:	687b      	ldr	r3, [r7, #4]
 8015722:	781b      	ldrb	r3, [r3, #0]
 8015724:	4619      	mov	r1, r3
 8015726:	4a10      	ldr	r2, [pc, #64]	; (8015768 <RegionUS915SetBandTxDone+0x50>)
 8015728:	460b      	mov	r3, r1
 801572a:	005b      	lsls	r3, r3, #1
 801572c:	440b      	add	r3, r1
 801572e:	009b      	lsls	r3, r3, #2
 8015730:	4413      	add	r3, r2
 8015732:	3309      	adds	r3, #9
 8015734:	781b      	ldrb	r3, [r3, #0]
 8015736:	461a      	mov	r2, r3
 8015738:	4613      	mov	r3, r2
 801573a:	009b      	lsls	r3, r3, #2
 801573c:	4413      	add	r3, r2
 801573e:	009b      	lsls	r3, r3, #2
 8015740:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8015744:	4a08      	ldr	r2, [pc, #32]	; (8015768 <RegionUS915SetBandTxDone+0x50>)
 8015746:	1898      	adds	r0, r3, r2
 8015748:	687b      	ldr	r3, [r7, #4]
 801574a:	6899      	ldr	r1, [r3, #8]
 801574c:	687b      	ldr	r3, [r7, #4]
 801574e:	785c      	ldrb	r4, [r3, #1]
 8015750:	687b      	ldr	r3, [r7, #4]
 8015752:	691a      	ldr	r2, [r3, #16]
 8015754:	9200      	str	r2, [sp, #0]
 8015756:	68db      	ldr	r3, [r3, #12]
 8015758:	4622      	mov	r2, r4
 801575a:	f7fd ff6c 	bl	8013636 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 801575e:	bf00      	nop
 8015760:	370c      	adds	r7, #12
 8015762:	46bd      	mov	sp, r7
 8015764:	bd90      	pop	{r4, r7, pc}
 8015766:	bf00      	nop
 8015768:	20000ea8 	.word	0x20000ea8

0801576c <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 801576c:	b580      	push	{r7, lr}
 801576e:	b088      	sub	sp, #32
 8015770:	af00      	add	r7, sp, #0
 8015772:	6078      	str	r0, [r7, #4]
    Band_t bands[US915_MAX_NB_BANDS] =
 8015774:	2301      	movs	r3, #1
 8015776:	813b      	strh	r3, [r7, #8]
 8015778:	2300      	movs	r3, #0
 801577a:	72bb      	strb	r3, [r7, #10]
 801577c:	2300      	movs	r3, #0
 801577e:	60fb      	str	r3, [r7, #12]
 8015780:	2300      	movs	r3, #0
 8015782:	613b      	str	r3, [r7, #16]
 8015784:	2300      	movs	r3, #0
 8015786:	617b      	str	r3, [r7, #20]
 8015788:	2300      	movs	r3, #0
 801578a:	763b      	strb	r3, [r7, #24]
    {
       US915_BAND0
    };

    switch( params->Type )
 801578c:	687b      	ldr	r3, [r7, #4]
 801578e:	791b      	ldrb	r3, [r3, #4]
 8015790:	2b03      	cmp	r3, #3
 8015792:	f000 80c0 	beq.w	8015916 <RegionUS915InitDefaults+0x1aa>
 8015796:	2b03      	cmp	r3, #3
 8015798:	f300 80ca 	bgt.w	8015930 <RegionUS915InitDefaults+0x1c4>
 801579c:	2b00      	cmp	r3, #0
 801579e:	d007      	beq.n	80157b0 <RegionUS915InitDefaults+0x44>
 80157a0:	2b00      	cmp	r3, #0
 80157a2:	f2c0 80c5 	blt.w	8015930 <RegionUS915InitDefaults+0x1c4>
 80157a6:	3b01      	subs	r3, #1
 80157a8:	2b01      	cmp	r3, #1
 80157aa:	f200 80c1 	bhi.w	8015930 <RegionUS915InitDefaults+0x1c4>
 80157ae:	e08e      	b.n	80158ce <RegionUS915InitDefaults+0x162>
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Initialize 8 bit channel groups index
            NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 80157b0:	4b63      	ldr	r3, [pc, #396]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 80157b2:	2200      	movs	r2, #0
 80157b4:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

            // Initialize the join trials counter
            NvmCtx.JoinTrialsCounter = 0;
 80157b8:	4b61      	ldr	r3, [pc, #388]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 80157ba:	2200      	movs	r2, #0
 80157bc:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399

            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 80157c0:	f107 0308 	add.w	r3, r7, #8
 80157c4:	2214      	movs	r2, #20
 80157c6:	4619      	mov	r1, r3
 80157c8:	485e      	ldr	r0, [pc, #376]	; (8015944 <RegionUS915InitDefaults+0x1d8>)
 80157ca:	f000 fff6 	bl	80167ba <memcpy1>

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 80157ce:	2300      	movs	r3, #0
 80157d0:	77fb      	strb	r3, [r7, #31]
 80157d2:	e025      	b.n	8015820 <RegionUS915InitDefaults+0xb4>
            {
                // 125 kHz channels
                NvmCtx.Channels[i].Frequency = 902300000 + i * 200000;
 80157d4:	7ffb      	ldrb	r3, [r7, #31]
 80157d6:	4a5c      	ldr	r2, [pc, #368]	; (8015948 <RegionUS915InitDefaults+0x1dc>)
 80157d8:	fb02 f203 	mul.w	r2, r2, r3
 80157dc:	4b5b      	ldr	r3, [pc, #364]	; (801594c <RegionUS915InitDefaults+0x1e0>)
 80157de:	4413      	add	r3, r2
 80157e0:	7ffa      	ldrb	r2, [r7, #31]
 80157e2:	4618      	mov	r0, r3
 80157e4:	4956      	ldr	r1, [pc, #344]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 80157e6:	4613      	mov	r3, r2
 80157e8:	005b      	lsls	r3, r3, #1
 80157ea:	4413      	add	r3, r2
 80157ec:	009b      	lsls	r3, r3, #2
 80157ee:	440b      	add	r3, r1
 80157f0:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 80157f2:	7ffa      	ldrb	r2, [r7, #31]
 80157f4:	4952      	ldr	r1, [pc, #328]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 80157f6:	4613      	mov	r3, r2
 80157f8:	005b      	lsls	r3, r3, #1
 80157fa:	4413      	add	r3, r2
 80157fc:	009b      	lsls	r3, r3, #2
 80157fe:	440b      	add	r3, r1
 8015800:	3308      	adds	r3, #8
 8015802:	2230      	movs	r2, #48	; 0x30
 8015804:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 8015806:	7ffa      	ldrb	r2, [r7, #31]
 8015808:	494d      	ldr	r1, [pc, #308]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 801580a:	4613      	mov	r3, r2
 801580c:	005b      	lsls	r3, r3, #1
 801580e:	4413      	add	r3, r2
 8015810:	009b      	lsls	r3, r3, #2
 8015812:	440b      	add	r3, r1
 8015814:	3309      	adds	r3, #9
 8015816:	2200      	movs	r2, #0
 8015818:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801581a:	7ffb      	ldrb	r3, [r7, #31]
 801581c:	3301      	adds	r3, #1
 801581e:	77fb      	strb	r3, [r7, #31]
 8015820:	7ffb      	ldrb	r3, [r7, #31]
 8015822:	2b3f      	cmp	r3, #63	; 0x3f
 8015824:	d9d6      	bls.n	80157d4 <RegionUS915InitDefaults+0x68>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8015826:	2340      	movs	r3, #64	; 0x40
 8015828:	77bb      	strb	r3, [r7, #30]
 801582a:	e026      	b.n	801587a <RegionUS915InitDefaults+0x10e>
            {
                // 500 kHz channels
                NvmCtx.Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 801582c:	7fbb      	ldrb	r3, [r7, #30]
 801582e:	3b40      	subs	r3, #64	; 0x40
 8015830:	4a47      	ldr	r2, [pc, #284]	; (8015950 <RegionUS915InitDefaults+0x1e4>)
 8015832:	fb02 f203 	mul.w	r2, r2, r3
 8015836:	4b47      	ldr	r3, [pc, #284]	; (8015954 <RegionUS915InitDefaults+0x1e8>)
 8015838:	4413      	add	r3, r2
 801583a:	7fba      	ldrb	r2, [r7, #30]
 801583c:	4618      	mov	r0, r3
 801583e:	4940      	ldr	r1, [pc, #256]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 8015840:	4613      	mov	r3, r2
 8015842:	005b      	lsls	r3, r3, #1
 8015844:	4413      	add	r3, r2
 8015846:	009b      	lsls	r3, r3, #2
 8015848:	440b      	add	r3, r1
 801584a:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 801584c:	7fba      	ldrb	r2, [r7, #30]
 801584e:	493c      	ldr	r1, [pc, #240]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 8015850:	4613      	mov	r3, r2
 8015852:	005b      	lsls	r3, r3, #1
 8015854:	4413      	add	r3, r2
 8015856:	009b      	lsls	r3, r3, #2
 8015858:	440b      	add	r3, r1
 801585a:	3308      	adds	r3, #8
 801585c:	2244      	movs	r2, #68	; 0x44
 801585e:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 8015860:	7fba      	ldrb	r2, [r7, #30]
 8015862:	4937      	ldr	r1, [pc, #220]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 8015864:	4613      	mov	r3, r2
 8015866:	005b      	lsls	r3, r3, #1
 8015868:	4413      	add	r3, r2
 801586a:	009b      	lsls	r3, r3, #2
 801586c:	440b      	add	r3, r1
 801586e:	3309      	adds	r3, #9
 8015870:	2200      	movs	r2, #0
 8015872:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8015874:	7fbb      	ldrb	r3, [r7, #30]
 8015876:	3301      	adds	r3, #1
 8015878:	77bb      	strb	r3, [r7, #30]
 801587a:	7fbb      	ldrb	r3, [r7, #30]
 801587c:	2b47      	cmp	r3, #71	; 0x47
 801587e:	d9d5      	bls.n	801582c <RegionUS915InitDefaults+0xc0>
            NvmCtx.ChannelsDefaultMask[2] = 0x0000;
            NvmCtx.ChannelsDefaultMask[3] = 0x0000;
            NvmCtx.ChannelsDefaultMask[4] = 0x0001;
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
#else
            NvmCtx.ChannelsDefaultMask[0] = 0xFFFF;
 8015880:	4b2f      	ldr	r3, [pc, #188]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 8015882:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015886:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
            NvmCtx.ChannelsDefaultMask[1] = 0xFFFF;
 801588a:	4b2d      	ldr	r3, [pc, #180]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 801588c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015890:	f8a3 238e 	strh.w	r2, [r3, #910]	; 0x38e
            NvmCtx.ChannelsDefaultMask[2] = 0xFFFF;
 8015894:	4b2a      	ldr	r3, [pc, #168]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 8015896:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801589a:	f8a3 2390 	strh.w	r2, [r3, #912]	; 0x390
            NvmCtx.ChannelsDefaultMask[3] = 0xFFFF;
 801589e:	4b28      	ldr	r3, [pc, #160]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 80158a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80158a4:	f8a3 2392 	strh.w	r2, [r3, #914]	; 0x392
            NvmCtx.ChannelsDefaultMask[4] = 0x00FF;
 80158a8:	4b25      	ldr	r3, [pc, #148]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 80158aa:	22ff      	movs	r2, #255	; 0xff
 80158ac:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 80158b0:	4b23      	ldr	r3, [pc, #140]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 80158b2:	2200      	movs	r2, #0
 80158b4:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396
#endif /* HYBRID_ENABLED == 1 */
            /* ST_WORKAROUND_END */

            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 80158b8:	2206      	movs	r2, #6
 80158ba:	4927      	ldr	r1, [pc, #156]	; (8015958 <RegionUS915InitDefaults+0x1ec>)
 80158bc:	4827      	ldr	r0, [pc, #156]	; (801595c <RegionUS915InitDefaults+0x1f0>)
 80158be:	f7fd fe94 	bl	80135ea <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 6 );
 80158c2:	2206      	movs	r2, #6
 80158c4:	4925      	ldr	r1, [pc, #148]	; (801595c <RegionUS915InitDefaults+0x1f0>)
 80158c6:	4826      	ldr	r0, [pc, #152]	; (8015960 <RegionUS915InitDefaults+0x1f4>)
 80158c8:	f7fd fe8f 	bl	80135ea <RegionCommonChanMaskCopy>
            break;
 80158cc:	e033      	b.n	8015936 <RegionUS915InitDefaults+0x1ca>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 80158ce:	2206      	movs	r2, #6
 80158d0:	4921      	ldr	r1, [pc, #132]	; (8015958 <RegionUS915InitDefaults+0x1ec>)
 80158d2:	4822      	ldr	r0, [pc, #136]	; (801595c <RegionUS915InitDefaults+0x1f0>)
 80158d4:	f7fd fe89 	bl	80135ea <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < 6; i++ )
 80158d8:	2300      	movs	r3, #0
 80158da:	777b      	strb	r3, [r7, #29]
 80158dc:	e017      	b.n	801590e <RegionUS915InitDefaults+0x1a2>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 80158de:	7f7b      	ldrb	r3, [r7, #29]
 80158e0:	4a17      	ldr	r2, [pc, #92]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 80158e2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80158e6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80158ea:	7f7b      	ldrb	r3, [r7, #29]
 80158ec:	4a14      	ldr	r2, [pc, #80]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 80158ee:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80158f2:	005b      	lsls	r3, r3, #1
 80158f4:	4413      	add	r3, r2
 80158f6:	889a      	ldrh	r2, [r3, #4]
 80158f8:	7f7b      	ldrb	r3, [r7, #29]
 80158fa:	400a      	ands	r2, r1
 80158fc:	b291      	uxth	r1, r2
 80158fe:	4a10      	ldr	r2, [pc, #64]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 8015900:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015904:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 8015908:	7f7b      	ldrb	r3, [r7, #29]
 801590a:	3301      	adds	r3, #1
 801590c:	777b      	strb	r3, [r7, #29]
 801590e:	7f7b      	ldrb	r3, [r7, #29]
 8015910:	2b05      	cmp	r3, #5
 8015912:	d9e4      	bls.n	80158de <RegionUS915InitDefaults+0x172>
            }
            break;
 8015914:	e00f      	b.n	8015936 <RegionUS915InitDefaults+0x1ca>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 8015916:	687b      	ldr	r3, [r7, #4]
 8015918:	681b      	ldr	r3, [r3, #0]
 801591a:	2b00      	cmp	r3, #0
 801591c:	d00a      	beq.n	8015934 <RegionUS915InitDefaults+0x1c8>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 801591e:	687b      	ldr	r3, [r7, #4]
 8015920:	681b      	ldr	r3, [r3, #0]
 8015922:	f44f 7267 	mov.w	r2, #924	; 0x39c
 8015926:	4619      	mov	r1, r3
 8015928:	4805      	ldr	r0, [pc, #20]	; (8015940 <RegionUS915InitDefaults+0x1d4>)
 801592a:	f000 ff46 	bl	80167ba <memcpy1>
            }
            break;
 801592e:	e001      	b.n	8015934 <RegionUS915InitDefaults+0x1c8>
        }
        default:
        {
            break;
 8015930:	bf00      	nop
 8015932:	e000      	b.n	8015936 <RegionUS915InitDefaults+0x1ca>
            break;
 8015934:	bf00      	nop
        }
    }
}
 8015936:	bf00      	nop
 8015938:	3720      	adds	r7, #32
 801593a:	46bd      	mov	sp, r7
 801593c:	bd80      	pop	{r7, pc}
 801593e:	bf00      	nop
 8015940:	20000ea8 	.word	0x20000ea8
 8015944:	20001208 	.word	0x20001208
 8015948:	00030d40 	.word	0x00030d40
 801594c:	35c80160 	.word	0x35c80160
 8015950:	00186a00 	.word	0x00186a00
 8015954:	35d2afc0 	.word	0x35d2afc0
 8015958:	20001234 	.word	0x20001234
 801595c:	2000121c 	.word	0x2000121c
 8015960:	20001228 	.word	0x20001228

08015964 <RegionUS915GetNvmCtx>:

void* RegionUS915GetNvmCtx( GetNvmCtxParams_t* params )
{
 8015964:	b480      	push	{r7}
 8015966:	b083      	sub	sp, #12
 8015968:	af00      	add	r7, sp, #0
 801596a:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionUS915NvmCtx_t );
 801596c:	687b      	ldr	r3, [r7, #4]
 801596e:	f44f 7267 	mov.w	r2, #924	; 0x39c
 8015972:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8015974:	4b02      	ldr	r3, [pc, #8]	; (8015980 <RegionUS915GetNvmCtx+0x1c>)
}
 8015976:	4618      	mov	r0, r3
 8015978:	370c      	adds	r7, #12
 801597a:	46bd      	mov	sp, r7
 801597c:	bc80      	pop	{r7}
 801597e:	4770      	bx	lr
 8015980:	20000ea8 	.word	0x20000ea8

08015984 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8015984:	b580      	push	{r7, lr}
 8015986:	b082      	sub	sp, #8
 8015988:	af00      	add	r7, sp, #0
 801598a:	6078      	str	r0, [r7, #4]
 801598c:	460b      	mov	r3, r1
 801598e:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 8015990:	78fb      	ldrb	r3, [r7, #3]
 8015992:	2b0f      	cmp	r3, #15
 8015994:	d867      	bhi.n	8015a66 <RegionUS915Verify+0xe2>
 8015996:	a201      	add	r2, pc, #4	; (adr r2, 801599c <RegionUS915Verify+0x18>)
 8015998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801599c:	080159dd 	.word	0x080159dd
 80159a0:	08015a67 	.word	0x08015a67
 80159a4:	08015a67 	.word	0x08015a67
 80159a8:	08015a67 	.word	0x08015a67
 80159ac:	08015a67 	.word	0x08015a67
 80159b0:	080159eb 	.word	0x080159eb
 80159b4:	08015a09 	.word	0x08015a09
 80159b8:	08015a27 	.word	0x08015a27
 80159bc:	08015a67 	.word	0x08015a67
 80159c0:	08015a45 	.word	0x08015a45
 80159c4:	08015a45 	.word	0x08015a45
 80159c8:	08015a67 	.word	0x08015a67
 80159cc:	08015a67 	.word	0x08015a67
 80159d0:	08015a67 	.word	0x08015a67
 80159d4:	08015a67 	.word	0x08015a67
 80159d8:	08015a63 	.word	0x08015a63
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 80159dc:	687b      	ldr	r3, [r7, #4]
 80159de:	681b      	ldr	r3, [r3, #0]
 80159e0:	4618      	mov	r0, r3
 80159e2:	f7ff fcd9 	bl	8015398 <VerifyRfFreq>
 80159e6:	4603      	mov	r3, r0
 80159e8:	e03e      	b.n	8015a68 <RegionUS915Verify+0xe4>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 80159ea:	687b      	ldr	r3, [r7, #4]
 80159ec:	f993 3000 	ldrsb.w	r3, [r3]
 80159f0:	2204      	movs	r2, #4
 80159f2:	2100      	movs	r1, #0
 80159f4:	4618      	mov	r0, r3
 80159f6:	f7fd fd7b 	bl	80134f0 <RegionCommonValueInRange>
 80159fa:	4603      	mov	r3, r0
 80159fc:	2b00      	cmp	r3, #0
 80159fe:	bf14      	ite	ne
 8015a00:	2301      	movne	r3, #1
 8015a02:	2300      	moveq	r3, #0
 8015a04:	b2db      	uxtb	r3, r3
 8015a06:	e02f      	b.n	8015a68 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8015a08:	687b      	ldr	r3, [r7, #4]
 8015a0a:	f993 3000 	ldrsb.w	r3, [r3]
 8015a0e:	2205      	movs	r2, #5
 8015a10:	2100      	movs	r1, #0
 8015a12:	4618      	mov	r0, r3
 8015a14:	f7fd fd6c 	bl	80134f0 <RegionCommonValueInRange>
 8015a18:	4603      	mov	r3, r0
 8015a1a:	2b00      	cmp	r3, #0
 8015a1c:	bf14      	ite	ne
 8015a1e:	2301      	movne	r3, #1
 8015a20:	2300      	moveq	r3, #0
 8015a22:	b2db      	uxtb	r3, r3
 8015a24:	e020      	b.n	8015a68 <RegionUS915Verify+0xe4>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 8015a26:	687b      	ldr	r3, [r7, #4]
 8015a28:	f993 3000 	ldrsb.w	r3, [r3]
 8015a2c:	220d      	movs	r2, #13
 8015a2e:	2108      	movs	r1, #8
 8015a30:	4618      	mov	r0, r3
 8015a32:	f7fd fd5d 	bl	80134f0 <RegionCommonValueInRange>
 8015a36:	4603      	mov	r3, r0
 8015a38:	2b00      	cmp	r3, #0
 8015a3a:	bf14      	ite	ne
 8015a3c:	2301      	movne	r3, #1
 8015a3e:	2300      	moveq	r3, #0
 8015a40:	b2db      	uxtb	r3, r3
 8015a42:	e011      	b.n	8015a68 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 8015a44:	687b      	ldr	r3, [r7, #4]
 8015a46:	f993 3000 	ldrsb.w	r3, [r3]
 8015a4a:	220e      	movs	r2, #14
 8015a4c:	2100      	movs	r1, #0
 8015a4e:	4618      	mov	r0, r3
 8015a50:	f7fd fd4e 	bl	80134f0 <RegionCommonValueInRange>
 8015a54:	4603      	mov	r3, r0
 8015a56:	2b00      	cmp	r3, #0
 8015a58:	bf14      	ite	ne
 8015a5a:	2301      	movne	r3, #1
 8015a5c:	2300      	moveq	r3, #0
 8015a5e:	b2db      	uxtb	r3, r3
 8015a60:	e002      	b.n	8015a68 <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 8015a62:	2300      	movs	r3, #0
 8015a64:	e000      	b.n	8015a68 <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 8015a66:	2300      	movs	r3, #0
    }
}
 8015a68:	4618      	mov	r0, r3
 8015a6a:	3708      	adds	r7, #8
 8015a6c:	46bd      	mov	sp, r7
 8015a6e:	bd80      	pop	{r7, pc}

08015a70 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8015a70:	b480      	push	{r7}
 8015a72:	b085      	sub	sp, #20
 8015a74:	af00      	add	r7, sp, #0
 8015a76:	6078      	str	r0, [r7, #4]
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	791b      	ldrb	r3, [r3, #4]
 8015a7c:	2b10      	cmp	r3, #16
 8015a7e:	d165      	bne.n	8015b4c <RegionUS915ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8015a80:	687b      	ldr	r3, [r7, #4]
 8015a82:	681b      	ldr	r3, [r3, #0]
 8015a84:	330f      	adds	r3, #15
 8015a86:	781b      	ldrb	r3, [r3, #0]
 8015a88:	2b01      	cmp	r3, #1
 8015a8a:	d161      	bne.n	8015b50 <RegionUS915ApplyCFList+0xe0>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8015a8c:	2300      	movs	r3, #0
 8015a8e:	73fb      	strb	r3, [r7, #15]
 8015a90:	2300      	movs	r3, #0
 8015a92:	73bb      	strb	r3, [r7, #14]
 8015a94:	e056      	b.n	8015b44 <RegionUS915ApplyCFList+0xd4>
    {
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 8015a96:	687b      	ldr	r3, [r7, #4]
 8015a98:	681a      	ldr	r2, [r3, #0]
 8015a9a:	7bbb      	ldrb	r3, [r7, #14]
 8015a9c:	4413      	add	r3, r2
 8015a9e:	781a      	ldrb	r2, [r3, #0]
 8015aa0:	7bfb      	ldrb	r3, [r7, #15]
 8015aa2:	b291      	uxth	r1, r2
 8015aa4:	4a2d      	ldr	r2, [pc, #180]	; (8015b5c <RegionUS915ApplyCFList+0xec>)
 8015aa6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015aaa:	005b      	lsls	r3, r3, #1
 8015aac:	4413      	add	r3, r2
 8015aae:	460a      	mov	r2, r1
 8015ab0:	809a      	strh	r2, [r3, #4]
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 8015ab2:	7bfb      	ldrb	r3, [r7, #15]
 8015ab4:	4a29      	ldr	r2, [pc, #164]	; (8015b5c <RegionUS915ApplyCFList+0xec>)
 8015ab6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015aba:	005b      	lsls	r3, r3, #1
 8015abc:	4413      	add	r3, r2
 8015abe:	8899      	ldrh	r1, [r3, #4]
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	681a      	ldr	r2, [r3, #0]
 8015ac4:	7bbb      	ldrb	r3, [r7, #14]
 8015ac6:	3301      	adds	r3, #1
 8015ac8:	4413      	add	r3, r2
 8015aca:	781b      	ldrb	r3, [r3, #0]
 8015acc:	b29b      	uxth	r3, r3
 8015ace:	021b      	lsls	r3, r3, #8
 8015ad0:	b29a      	uxth	r2, r3
 8015ad2:	7bfb      	ldrb	r3, [r7, #15]
 8015ad4:	430a      	orrs	r2, r1
 8015ad6:	b291      	uxth	r1, r2
 8015ad8:	4a20      	ldr	r2, [pc, #128]	; (8015b5c <RegionUS915ApplyCFList+0xec>)
 8015ada:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015ade:	005b      	lsls	r3, r3, #1
 8015ae0:	4413      	add	r3, r2
 8015ae2:	460a      	mov	r2, r1
 8015ae4:	809a      	strh	r2, [r3, #4]
        if( chMaskItr == 4 )
 8015ae6:	7bfb      	ldrb	r3, [r7, #15]
 8015ae8:	2b04      	cmp	r3, #4
 8015aea:	d110      	bne.n	8015b0e <RegionUS915ApplyCFList+0x9e>
        {
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8015aec:	7bfb      	ldrb	r3, [r7, #15]
 8015aee:	4a1b      	ldr	r2, [pc, #108]	; (8015b5c <RegionUS915ApplyCFList+0xec>)
 8015af0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015af4:	005b      	lsls	r3, r3, #1
 8015af6:	4413      	add	r3, r2
 8015af8:	889a      	ldrh	r2, [r3, #4]
 8015afa:	7bfb      	ldrb	r3, [r7, #15]
 8015afc:	b2d2      	uxtb	r2, r2
 8015afe:	b291      	uxth	r1, r2
 8015b00:	4a16      	ldr	r2, [pc, #88]	; (8015b5c <RegionUS915ApplyCFList+0xec>)
 8015b02:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015b06:	005b      	lsls	r3, r3, #1
 8015b08:	4413      	add	r3, r2
 8015b0a:	460a      	mov	r2, r1
 8015b0c:	809a      	strh	r2, [r3, #4]
        }
        // Set the channel mask to the remaining
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 8015b0e:	7bfb      	ldrb	r3, [r7, #15]
 8015b10:	4a12      	ldr	r2, [pc, #72]	; (8015b5c <RegionUS915ApplyCFList+0xec>)
 8015b12:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015b16:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8015b1a:	7bfb      	ldrb	r3, [r7, #15]
 8015b1c:	4a0f      	ldr	r2, [pc, #60]	; (8015b5c <RegionUS915ApplyCFList+0xec>)
 8015b1e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015b22:	005b      	lsls	r3, r3, #1
 8015b24:	4413      	add	r3, r2
 8015b26:	889a      	ldrh	r2, [r3, #4]
 8015b28:	7bfb      	ldrb	r3, [r7, #15]
 8015b2a:	400a      	ands	r2, r1
 8015b2c:	b291      	uxth	r1, r2
 8015b2e:	4a0b      	ldr	r2, [pc, #44]	; (8015b5c <RegionUS915ApplyCFList+0xec>)
 8015b30:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015b34:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8015b38:	7bfb      	ldrb	r3, [r7, #15]
 8015b3a:	3301      	adds	r3, #1
 8015b3c:	73fb      	strb	r3, [r7, #15]
 8015b3e:	7bbb      	ldrb	r3, [r7, #14]
 8015b40:	3302      	adds	r3, #2
 8015b42:	73bb      	strb	r3, [r7, #14]
 8015b44:	7bfb      	ldrb	r3, [r7, #15]
 8015b46:	2b04      	cmp	r3, #4
 8015b48:	d9a5      	bls.n	8015a96 <RegionUS915ApplyCFList+0x26>
 8015b4a:	e002      	b.n	8015b52 <RegionUS915ApplyCFList+0xe2>
        return;
 8015b4c:	bf00      	nop
 8015b4e:	e000      	b.n	8015b52 <RegionUS915ApplyCFList+0xe2>
        return;
 8015b50:	bf00      	nop
    }
}
 8015b52:	3714      	adds	r7, #20
 8015b54:	46bd      	mov	sp, r7
 8015b56:	bc80      	pop	{r7}
 8015b58:	4770      	bx	lr
 8015b5a:	bf00      	nop
 8015b5c:	20000ea8 	.word	0x20000ea8

08015b60 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8015b60:	b580      	push	{r7, lr}
 8015b62:	b084      	sub	sp, #16
 8015b64:	af00      	add	r7, sp, #0
 8015b66:	6078      	str	r0, [r7, #4]
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 8015b68:	687b      	ldr	r3, [r7, #4]
 8015b6a:	681b      	ldr	r3, [r3, #0]
 8015b6c:	2204      	movs	r2, #4
 8015b6e:	2100      	movs	r1, #0
 8015b70:	4618      	mov	r0, r3
 8015b72:	f7fd fd0e 	bl	8013592 <RegionCommonCountChannels>
 8015b76:	4603      	mov	r3, r0
 8015b78:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 8015b7a:	7bbb      	ldrb	r3, [r7, #14]
 8015b7c:	2b01      	cmp	r3, #1
 8015b7e:	d804      	bhi.n	8015b8a <RegionUS915ChanMaskSet+0x2a>
 8015b80:	7bbb      	ldrb	r3, [r7, #14]
 8015b82:	2b00      	cmp	r3, #0
 8015b84:	d001      	beq.n	8015b8a <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 8015b86:	2300      	movs	r3, #0
 8015b88:	e043      	b.n	8015c12 <RegionUS915ChanMaskSet+0xb2>
    }

    switch( chanMaskSet->ChannelsMaskType )
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	791b      	ldrb	r3, [r3, #4]
 8015b8e:	2b00      	cmp	r3, #0
 8015b90:	d002      	beq.n	8015b98 <RegionUS915ChanMaskSet+0x38>
 8015b92:	2b01      	cmp	r3, #1
 8015b94:	d032      	beq.n	8015bfc <RegionUS915ChanMaskSet+0x9c>
 8015b96:	e039      	b.n	8015c0c <RegionUS915ChanMaskSet+0xac>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8015b98:	687b      	ldr	r3, [r7, #4]
 8015b9a:	681b      	ldr	r3, [r3, #0]
 8015b9c:	2206      	movs	r2, #6
 8015b9e:	4619      	mov	r1, r3
 8015ba0:	481e      	ldr	r0, [pc, #120]	; (8015c1c <RegionUS915ChanMaskSet+0xbc>)
 8015ba2:	f7fd fd22 	bl	80135ea <RegionCommonChanMaskCopy>

            NvmCtx.ChannelsDefaultMask[4] = NvmCtx.ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 8015ba6:	4b1e      	ldr	r3, [pc, #120]	; (8015c20 <RegionUS915ChanMaskSet+0xc0>)
 8015ba8:	f8b3 3394 	ldrh.w	r3, [r3, #916]	; 0x394
 8015bac:	b2db      	uxtb	r3, r3
 8015bae:	b29a      	uxth	r2, r3
 8015bb0:	4b1b      	ldr	r3, [pc, #108]	; (8015c20 <RegionUS915ChanMaskSet+0xc0>)
 8015bb2:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 8015bb6:	4b1a      	ldr	r3, [pc, #104]	; (8015c20 <RegionUS915ChanMaskSet+0xc0>)
 8015bb8:	2200      	movs	r2, #0
 8015bba:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8015bbe:	2300      	movs	r3, #0
 8015bc0:	73fb      	strb	r3, [r7, #15]
 8015bc2:	e017      	b.n	8015bf4 <RegionUS915ChanMaskSet+0x94>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 8015bc4:	7bfb      	ldrb	r3, [r7, #15]
 8015bc6:	4a16      	ldr	r2, [pc, #88]	; (8015c20 <RegionUS915ChanMaskSet+0xc0>)
 8015bc8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015bcc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8015bd0:	7bfb      	ldrb	r3, [r7, #15]
 8015bd2:	4a13      	ldr	r2, [pc, #76]	; (8015c20 <RegionUS915ChanMaskSet+0xc0>)
 8015bd4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015bd8:	005b      	lsls	r3, r3, #1
 8015bda:	4413      	add	r3, r2
 8015bdc:	889a      	ldrh	r2, [r3, #4]
 8015bde:	7bfb      	ldrb	r3, [r7, #15]
 8015be0:	400a      	ands	r2, r1
 8015be2:	b291      	uxth	r1, r2
 8015be4:	4a0e      	ldr	r2, [pc, #56]	; (8015c20 <RegionUS915ChanMaskSet+0xc0>)
 8015be6:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015bea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8015bee:	7bfb      	ldrb	r3, [r7, #15]
 8015bf0:	3301      	adds	r3, #1
 8015bf2:	73fb      	strb	r3, [r7, #15]
 8015bf4:	7bfb      	ldrb	r3, [r7, #15]
 8015bf6:	2b05      	cmp	r3, #5
 8015bf8:	d9e4      	bls.n	8015bc4 <RegionUS915ChanMaskSet+0x64>
            }
            break;
 8015bfa:	e009      	b.n	8015c10 <RegionUS915ChanMaskSet+0xb0>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8015bfc:	687b      	ldr	r3, [r7, #4]
 8015bfe:	681b      	ldr	r3, [r3, #0]
 8015c00:	2206      	movs	r2, #6
 8015c02:	4619      	mov	r1, r3
 8015c04:	4807      	ldr	r0, [pc, #28]	; (8015c24 <RegionUS915ChanMaskSet+0xc4>)
 8015c06:	f7fd fcf0 	bl	80135ea <RegionCommonChanMaskCopy>
            break;
 8015c0a:	e001      	b.n	8015c10 <RegionUS915ChanMaskSet+0xb0>
        }
        default:
            return false;
 8015c0c:	2300      	movs	r3, #0
 8015c0e:	e000      	b.n	8015c12 <RegionUS915ChanMaskSet+0xb2>
    }
    return true;
 8015c10:	2301      	movs	r3, #1
}
 8015c12:	4618      	mov	r0, r3
 8015c14:	3710      	adds	r7, #16
 8015c16:	46bd      	mov	sp, r7
 8015c18:	bd80      	pop	{r7, pc}
 8015c1a:	bf00      	nop
 8015c1c:	2000121c 	.word	0x2000121c
 8015c20:	20000ea8 	.word	0x20000ea8
 8015c24:	20001234 	.word	0x20001234

08015c28 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8015c28:	b580      	push	{r7, lr}
 8015c2a:	b088      	sub	sp, #32
 8015c2c:	af02      	add	r7, sp, #8
 8015c2e:	60ba      	str	r2, [r7, #8]
 8015c30:	607b      	str	r3, [r7, #4]
 8015c32:	4603      	mov	r3, r0
 8015c34:	73fb      	strb	r3, [r7, #15]
 8015c36:	460b      	mov	r3, r1
 8015c38:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 8015c3a:	2300      	movs	r3, #0
 8015c3c:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 8015c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015c42:	2b0d      	cmp	r3, #13
 8015c44:	bfa8      	it	ge
 8015c46:	230d      	movge	r3, #13
 8015c48:	b25a      	sxtb	r2, r3
 8015c4a:	687b      	ldr	r3, [r7, #4]
 8015c4c:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 8015c4e:	687b      	ldr	r3, [r7, #4]
 8015c50:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015c54:	4618      	mov	r0, r3
 8015c56:	f7ff fb4d 	bl	80152f4 <GetBandwidth>
 8015c5a:	4603      	mov	r3, r0
 8015c5c:	b2da      	uxtb	r2, r3
 8015c5e:	687b      	ldr	r3, [r7, #4]
 8015c60:	709a      	strb	r2, [r3, #2]

    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 8015c62:	687b      	ldr	r3, [r7, #4]
 8015c64:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015c68:	461a      	mov	r2, r3
 8015c6a:	4b10      	ldr	r3, [pc, #64]	; (8015cac <RegionUS915ComputeRxWindowParameters+0x84>)
 8015c6c:	5c9a      	ldrb	r2, [r3, r2]
 8015c6e:	687b      	ldr	r3, [r7, #4]
 8015c70:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015c74:	4619      	mov	r1, r3
 8015c76:	4b0e      	ldr	r3, [pc, #56]	; (8015cb0 <RegionUS915ComputeRxWindowParameters+0x88>)
 8015c78:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015c7c:	4619      	mov	r1, r3
 8015c7e:	4610      	mov	r0, r2
 8015c80:	f7fd fe68 	bl	8013954 <RegionCommonComputeSymbolTimeLoRa>
 8015c84:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8015c86:	4b0b      	ldr	r3, [pc, #44]	; (8015cb4 <RegionUS915ComputeRxWindowParameters+0x8c>)
 8015c88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015c8a:	4798      	blx	r3
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	3308      	adds	r3, #8
 8015c90:	687a      	ldr	r2, [r7, #4]
 8015c92:	320c      	adds	r2, #12
 8015c94:	7bb9      	ldrb	r1, [r7, #14]
 8015c96:	9201      	str	r2, [sp, #4]
 8015c98:	9300      	str	r3, [sp, #0]
 8015c9a:	4603      	mov	r3, r0
 8015c9c:	68ba      	ldr	r2, [r7, #8]
 8015c9e:	6978      	ldr	r0, [r7, #20]
 8015ca0:	f7fd fe7a 	bl	8013998 <RegionCommonComputeRxWindowParameters>
}
 8015ca4:	bf00      	nop
 8015ca6:	3718      	adds	r7, #24
 8015ca8:	46bd      	mov	sp, r7
 8015caa:	bd80      	pop	{r7, pc}
 8015cac:	0801b8f8 	.word	0x0801b8f8
 8015cb0:	0801b908 	.word	0x0801b908
 8015cb4:	0801b97c 	.word	0x0801b97c

08015cb8 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8015cb8:	b590      	push	{r4, r7, lr}
 8015cba:	b091      	sub	sp, #68	; 0x44
 8015cbc:	af0a      	add	r7, sp, #40	; 0x28
 8015cbe:	6078      	str	r0, [r7, #4]
 8015cc0:	6039      	str	r1, [r7, #0]
    int8_t dr = rxConfig->Datarate;
 8015cc2:	687b      	ldr	r3, [r7, #4]
 8015cc4:	785b      	ldrb	r3, [r3, #1]
 8015cc6:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8015cc8:	2300      	movs	r3, #0
 8015cca:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 8015ccc:	2300      	movs	r3, #0
 8015cce:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8015cd0:	687b      	ldr	r3, [r7, #4]
 8015cd2:	685b      	ldr	r3, [r3, #4]
 8015cd4:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8015cd6:	4b34      	ldr	r3, [pc, #208]	; (8015da8 <RegionUS915RxConfig+0xf0>)
 8015cd8:	685b      	ldr	r3, [r3, #4]
 8015cda:	4798      	blx	r3
 8015cdc:	4603      	mov	r3, r0
 8015cde:	2b00      	cmp	r3, #0
 8015ce0:	d001      	beq.n	8015ce6 <RegionUS915RxConfig+0x2e>
    {
        return false;
 8015ce2:	2300      	movs	r3, #0
 8015ce4:	e05c      	b.n	8015da0 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8015ce6:	687b      	ldr	r3, [r7, #4]
 8015ce8:	7cdb      	ldrb	r3, [r3, #19]
 8015cea:	2b00      	cmp	r3, #0
 8015cec:	d109      	bne.n	8015d02 <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 8015cee:	687b      	ldr	r3, [r7, #4]
 8015cf0:	781b      	ldrb	r3, [r3, #0]
 8015cf2:	f003 0307 	and.w	r3, r3, #7
 8015cf6:	4a2d      	ldr	r2, [pc, #180]	; (8015dac <RegionUS915RxConfig+0xf4>)
 8015cf8:	fb02 f203 	mul.w	r2, r2, r3
 8015cfc:	4b2c      	ldr	r3, [pc, #176]	; (8015db0 <RegionUS915RxConfig+0xf8>)
 8015cfe:	4413      	add	r3, r2
 8015d00:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 8015d02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015d06:	4a2b      	ldr	r2, [pc, #172]	; (8015db4 <RegionUS915RxConfig+0xfc>)
 8015d08:	5cd3      	ldrb	r3, [r2, r3]
 8015d0a:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8015d0c:	4b26      	ldr	r3, [pc, #152]	; (8015da8 <RegionUS915RxConfig+0xf0>)
 8015d0e:	68db      	ldr	r3, [r3, #12]
 8015d10:	6938      	ldr	r0, [r7, #16]
 8015d12:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8015d14:	4b24      	ldr	r3, [pc, #144]	; (8015da8 <RegionUS915RxConfig+0xf0>)
 8015d16:	699c      	ldr	r4, [r3, #24]
 8015d18:	687b      	ldr	r3, [r7, #4]
 8015d1a:	789b      	ldrb	r3, [r3, #2]
 8015d1c:	4618      	mov	r0, r3
 8015d1e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8015d22:	687b      	ldr	r3, [r7, #4]
 8015d24:	689b      	ldr	r3, [r3, #8]
 8015d26:	b29b      	uxth	r3, r3
 8015d28:	687a      	ldr	r2, [r7, #4]
 8015d2a:	7c92      	ldrb	r2, [r2, #18]
 8015d2c:	9209      	str	r2, [sp, #36]	; 0x24
 8015d2e:	2201      	movs	r2, #1
 8015d30:	9208      	str	r2, [sp, #32]
 8015d32:	2200      	movs	r2, #0
 8015d34:	9207      	str	r2, [sp, #28]
 8015d36:	2200      	movs	r2, #0
 8015d38:	9206      	str	r2, [sp, #24]
 8015d3a:	2200      	movs	r2, #0
 8015d3c:	9205      	str	r2, [sp, #20]
 8015d3e:	2200      	movs	r2, #0
 8015d40:	9204      	str	r2, [sp, #16]
 8015d42:	2200      	movs	r2, #0
 8015d44:	9203      	str	r2, [sp, #12]
 8015d46:	9302      	str	r3, [sp, #8]
 8015d48:	2308      	movs	r3, #8
 8015d4a:	9301      	str	r3, [sp, #4]
 8015d4c:	2300      	movs	r3, #0
 8015d4e:	9300      	str	r3, [sp, #0]
 8015d50:	2301      	movs	r3, #1
 8015d52:	460a      	mov	r2, r1
 8015d54:	4601      	mov	r1, r0
 8015d56:	2001      	movs	r0, #1
 8015d58:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 8015d5a:	687b      	ldr	r3, [r7, #4]
 8015d5c:	7c5b      	ldrb	r3, [r3, #17]
 8015d5e:	2b00      	cmp	r3, #0
 8015d60:	d005      	beq.n	8015d6e <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 8015d62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015d66:	4a14      	ldr	r2, [pc, #80]	; (8015db8 <RegionUS915RxConfig+0x100>)
 8015d68:	5cd3      	ldrb	r3, [r2, r3]
 8015d6a:	75fb      	strb	r3, [r7, #23]
 8015d6c:	e004      	b.n	8015d78 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 8015d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015d72:	4a12      	ldr	r2, [pc, #72]	; (8015dbc <RegionUS915RxConfig+0x104>)
 8015d74:	5cd3      	ldrb	r3, [r2, r3]
 8015d76:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8015d78:	4b0b      	ldr	r3, [pc, #44]	; (8015da8 <RegionUS915RxConfig+0xf0>)
 8015d7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015d7c:	7dfa      	ldrb	r2, [r7, #23]
 8015d7e:	320d      	adds	r2, #13
 8015d80:	b2d2      	uxtb	r2, r2
 8015d82:	4611      	mov	r1, r2
 8015d84:	2001      	movs	r0, #1
 8015d86:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8015d88:	687b      	ldr	r3, [r7, #4]
 8015d8a:	7cdb      	ldrb	r3, [r3, #19]
 8015d8c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8015d90:	6939      	ldr	r1, [r7, #16]
 8015d92:	4618      	mov	r0, r3
 8015d94:	f7fd ff90 	bl	8013cb8 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 8015d98:	683b      	ldr	r3, [r7, #0]
 8015d9a:	7bfa      	ldrb	r2, [r7, #15]
 8015d9c:	701a      	strb	r2, [r3, #0]
    return true;
 8015d9e:	2301      	movs	r3, #1
}
 8015da0:	4618      	mov	r0, r3
 8015da2:	371c      	adds	r7, #28
 8015da4:	46bd      	mov	sp, r7
 8015da6:	bd90      	pop	{r4, r7, pc}
 8015da8:	0801b97c 	.word	0x0801b97c
 8015dac:	000927c0 	.word	0x000927c0
 8015db0:	370870a0 	.word	0x370870a0
 8015db4:	0801b8f8 	.word	0x0801b8f8
 8015db8:	0801b96c 	.word	0x0801b96c
 8015dbc:	0801b95c 	.word	0x0801b95c

08015dc0 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8015dc0:	b590      	push	{r4, r7, lr}
 8015dc2:	b093      	sub	sp, #76	; 0x4c
 8015dc4:	af0a      	add	r7, sp, #40	; 0x28
 8015dc6:	60f8      	str	r0, [r7, #12]
 8015dc8:	60b9      	str	r1, [r7, #8]
 8015dca:	607a      	str	r2, [r7, #4]
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 8015dcc:	68fb      	ldr	r3, [r7, #12]
 8015dce:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015dd2:	461a      	mov	r2, r3
 8015dd4:	4b46      	ldr	r3, [pc, #280]	; (8015ef0 <RegionUS915TxConfig+0x130>)
 8015dd6:	5c9b      	ldrb	r3, [r3, r2]
 8015dd8:	77fb      	strb	r3, [r7, #31]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 8015dda:	68fb      	ldr	r3, [r7, #12]
 8015ddc:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8015de0:	68fb      	ldr	r3, [r7, #12]
 8015de2:	781b      	ldrb	r3, [r3, #0]
 8015de4:	4619      	mov	r1, r3
 8015de6:	4a43      	ldr	r2, [pc, #268]	; (8015ef4 <RegionUS915TxConfig+0x134>)
 8015de8:	460b      	mov	r3, r1
 8015dea:	005b      	lsls	r3, r3, #1
 8015dec:	440b      	add	r3, r1
 8015dee:	009b      	lsls	r3, r3, #2
 8015df0:	4413      	add	r3, r2
 8015df2:	3309      	adds	r3, #9
 8015df4:	781b      	ldrb	r3, [r3, #0]
 8015df6:	4619      	mov	r1, r3
 8015df8:	4a3e      	ldr	r2, [pc, #248]	; (8015ef4 <RegionUS915TxConfig+0x134>)
 8015dfa:	460b      	mov	r3, r1
 8015dfc:	009b      	lsls	r3, r3, #2
 8015dfe:	440b      	add	r3, r1
 8015e00:	009b      	lsls	r3, r3, #2
 8015e02:	4413      	add	r3, r2
 8015e04:	f203 3362 	addw	r3, r3, #866	; 0x362
 8015e08:	f993 1000 	ldrsb.w	r1, [r3]
 8015e0c:	68fb      	ldr	r3, [r7, #12]
 8015e0e:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8015e12:	4b39      	ldr	r3, [pc, #228]	; (8015ef8 <RegionUS915TxConfig+0x138>)
 8015e14:	f7ff fa8c 	bl	8015330 <LimitTxPower>
 8015e18:	4603      	mov	r3, r0
 8015e1a:	77bb      	strb	r3, [r7, #30]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 8015e1c:	68fb      	ldr	r3, [r7, #12]
 8015e1e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015e22:	4618      	mov	r0, r3
 8015e24:	f7ff fa66 	bl	80152f4 <GetBandwidth>
 8015e28:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8015e2a:	2300      	movs	r3, #0
 8015e2c:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 8015e2e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8015e32:	f04f 0200 	mov.w	r2, #0
 8015e36:	4931      	ldr	r1, [pc, #196]	; (8015efc <RegionUS915TxConfig+0x13c>)
 8015e38:	4618      	mov	r0, r3
 8015e3a:	f7fd fdef 	bl	8013a1c <RegionCommonComputeTxPower>
 8015e3e:	4603      	mov	r3, r0
 8015e40:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 8015e42:	4b2f      	ldr	r3, [pc, #188]	; (8015f00 <RegionUS915TxConfig+0x140>)
 8015e44:	68da      	ldr	r2, [r3, #12]
 8015e46:	68fb      	ldr	r3, [r7, #12]
 8015e48:	781b      	ldrb	r3, [r3, #0]
 8015e4a:	4618      	mov	r0, r3
 8015e4c:	4929      	ldr	r1, [pc, #164]	; (8015ef4 <RegionUS915TxConfig+0x134>)
 8015e4e:	4603      	mov	r3, r0
 8015e50:	005b      	lsls	r3, r3, #1
 8015e52:	4403      	add	r3, r0
 8015e54:	009b      	lsls	r3, r3, #2
 8015e56:	440b      	add	r3, r1
 8015e58:	681b      	ldr	r3, [r3, #0]
 8015e5a:	4618      	mov	r0, r3
 8015e5c:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8015e5e:	4b28      	ldr	r3, [pc, #160]	; (8015f00 <RegionUS915TxConfig+0x140>)
 8015e60:	69dc      	ldr	r4, [r3, #28]
 8015e62:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8015e66:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8015e6a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8015e6e:	9208      	str	r2, [sp, #32]
 8015e70:	2200      	movs	r2, #0
 8015e72:	9207      	str	r2, [sp, #28]
 8015e74:	2200      	movs	r2, #0
 8015e76:	9206      	str	r2, [sp, #24]
 8015e78:	2200      	movs	r2, #0
 8015e7a:	9205      	str	r2, [sp, #20]
 8015e7c:	2201      	movs	r2, #1
 8015e7e:	9204      	str	r2, [sp, #16]
 8015e80:	2200      	movs	r2, #0
 8015e82:	9203      	str	r2, [sp, #12]
 8015e84:	2208      	movs	r2, #8
 8015e86:	9202      	str	r2, [sp, #8]
 8015e88:	2201      	movs	r2, #1
 8015e8a:	9201      	str	r2, [sp, #4]
 8015e8c:	9300      	str	r3, [sp, #0]
 8015e8e:	69bb      	ldr	r3, [r7, #24]
 8015e90:	2200      	movs	r2, #0
 8015e92:	2001      	movs	r0, #1
 8015e94:	47a0      	blx	r4
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8015e96:	68fb      	ldr	r3, [r7, #12]
 8015e98:	781b      	ldrb	r3, [r3, #0]
 8015e9a:	4619      	mov	r1, r3
 8015e9c:	4a15      	ldr	r2, [pc, #84]	; (8015ef4 <RegionUS915TxConfig+0x134>)
 8015e9e:	460b      	mov	r3, r1
 8015ea0:	005b      	lsls	r3, r3, #1
 8015ea2:	440b      	add	r3, r1
 8015ea4:	009b      	lsls	r3, r3, #2
 8015ea6:	4413      	add	r3, r2
 8015ea8:	681a      	ldr	r2, [r3, #0]
 8015eaa:	68fb      	ldr	r3, [r7, #12]
 8015eac:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015eb0:	4619      	mov	r1, r3
 8015eb2:	4610      	mov	r0, r2
 8015eb4:	f7fd ff3e 	bl	8013d34 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 8015eb8:	4b11      	ldr	r3, [pc, #68]	; (8015f00 <RegionUS915TxConfig+0x140>)
 8015eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015ebc:	68fa      	ldr	r2, [r7, #12]
 8015ebe:	8992      	ldrh	r2, [r2, #12]
 8015ec0:	b2d2      	uxtb	r2, r2
 8015ec2:	4611      	mov	r1, r2
 8015ec4:	2001      	movs	r0, #1
 8015ec6:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8015ec8:	68fb      	ldr	r3, [r7, #12]
 8015eca:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8015ece:	68fb      	ldr	r3, [r7, #12]
 8015ed0:	899b      	ldrh	r3, [r3, #12]
 8015ed2:	4619      	mov	r1, r3
 8015ed4:	4610      	mov	r0, r2
 8015ed6:	f7ff faa3 	bl	8015420 <GetTimeOnAir>
 8015eda:	4602      	mov	r2, r0
 8015edc:	687b      	ldr	r3, [r7, #4]
 8015ede:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 8015ee0:	68bb      	ldr	r3, [r7, #8]
 8015ee2:	7fba      	ldrb	r2, [r7, #30]
 8015ee4:	701a      	strb	r2, [r3, #0]
    return true;
 8015ee6:	2301      	movs	r3, #1
}
 8015ee8:	4618      	mov	r0, r3
 8015eea:	3724      	adds	r7, #36	; 0x24
 8015eec:	46bd      	mov	sp, r7
 8015eee:	bd90      	pop	{r4, r7, pc}
 8015ef0:	0801b8f8 	.word	0x0801b8f8
 8015ef4:	20000ea8 	.word	0x20000ea8
 8015ef8:	2000121c 	.word	0x2000121c
 8015efc:	41f00000 	.word	0x41f00000
 8015f00:	0801b97c 	.word	0x0801b97c

08015f04 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8015f04:	b590      	push	{r4, r7, lr}
 8015f06:	b097      	sub	sp, #92	; 0x5c
 8015f08:	af00      	add	r7, sp, #0
 8015f0a:	60f8      	str	r0, [r7, #12]
 8015f0c:	60b9      	str	r1, [r7, #8]
 8015f0e:	607a      	str	r2, [r7, #4]
 8015f10:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8015f12:	2307      	movs	r3, #7
 8015f14:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8015f18:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8015f1c:	2200      	movs	r2, #0
 8015f1e:	601a      	str	r2, [r3, #0]
 8015f20:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8015f22:	2300      	movs	r3, #0
 8015f24:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    uint8_t bytesProcessed = 0;
 8015f28:	2300      	movs	r3, #0
 8015f2a:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 8015f2e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8015f32:	2200      	movs	r2, #0
 8015f34:	601a      	str	r2, [r3, #0]
 8015f36:	605a      	str	r2, [r3, #4]
 8015f38:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 8015f3a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8015f3e:	2206      	movs	r2, #6
 8015f40:	4998      	ldr	r1, [pc, #608]	; (80161a4 <RegionUS915LinkAdrReq+0x2a0>)
 8015f42:	4618      	mov	r0, r3
 8015f44:	f7fd fb51 	bl	80135ea <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8015f48:	e124      	b.n	8016194 <RegionUS915LinkAdrReq+0x290>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8015f4a:	68fb      	ldr	r3, [r7, #12]
 8015f4c:	685a      	ldr	r2, [r3, #4]
 8015f4e:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8015f52:	4413      	add	r3, r2
 8015f54:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8015f58:	4611      	mov	r1, r2
 8015f5a:	4618      	mov	r0, r3
 8015f5c:	f7fd fc30 	bl	80137c0 <RegionCommonParseLinkAdrReq>
 8015f60:	4603      	mov	r3, r0
 8015f62:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

        if( nextIndex == 0 )
 8015f66:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8015f6a:	2b00      	cmp	r3, #0
 8015f6c:	f000 811c 	beq.w	80161a8 <RegionUS915LinkAdrReq+0x2a4>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8015f70:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8015f74:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8015f78:	4413      	add	r3, r2
 8015f7a:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8015f7e:	2307      	movs	r3, #7
 8015f80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 8015f84:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015f88:	2b06      	cmp	r3, #6
 8015f8a:	d116      	bne.n	8015fba <RegionUS915LinkAdrReq+0xb6>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 8015f8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015f90:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0xFFFF;
 8015f94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015f98:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0xFFFF;
 8015f9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015fa0:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0xFFFF;
 8015fa4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015fa8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8015fac:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8015fb0:	b2db      	uxtb	r3, r3
 8015fb2:	b29b      	uxth	r3, r3
 8015fb4:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8015fb8:	e0ec      	b.n	8016194 <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 8015fba:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015fbe:	2b07      	cmp	r3, #7
 8015fc0:	d112      	bne.n	8015fe8 <RegionUS915LinkAdrReq+0xe4>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 8015fc2:	2300      	movs	r3, #0
 8015fc4:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0x0000;
 8015fc8:	2300      	movs	r3, #0
 8015fca:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0x0000;
 8015fce:	2300      	movs	r3, #0
 8015fd0:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0x0000;
 8015fd4:	2300      	movs	r3, #0
 8015fd6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8015fda:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8015fde:	b2db      	uxtb	r3, r3
 8015fe0:	b29b      	uxth	r3, r3
 8015fe2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8015fe6:	e0d5      	b.n	8016194 <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 8015fe8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015fec:	2b05      	cmp	r3, #5
 8015fee:	f040 80c7 	bne.w	8016180 <RegionUS915LinkAdrReq+0x27c>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 8015ff2:	2301      	movs	r3, #1
 8015ff4:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 8015ff8:	2300      	movs	r3, #0
 8015ffa:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 8015ffe:	2300      	movs	r3, #0
 8016000:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 8016004:	e0b6      	b.n	8016174 <RegionUS915LinkAdrReq+0x270>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8016006:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801600a:	b2da      	uxtb	r2, r3
 801600c:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8016010:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016014:	fa01 f303 	lsl.w	r3, r1, r3
 8016018:	4013      	ands	r3, r2
 801601a:	2b00      	cmp	r3, #0
 801601c:	d051      	beq.n	80160c2 <RegionUS915LinkAdrReq+0x1be>
                {
                    if( ( i % 2 ) == 0 )
 801601e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016022:	f003 0301 	and.w	r3, r3, #1
 8016026:	b2db      	uxtb	r3, r3
 8016028:	2b00      	cmp	r3, #0
 801602a:	d122      	bne.n	8016072 <RegionUS915LinkAdrReq+0x16e>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 801602c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8016030:	005b      	lsls	r3, r3, #1
 8016032:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8016036:	4413      	add	r3, r2
 8016038:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801603c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8016040:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 8016044:	b292      	uxth	r2, r2
 8016046:	005b      	lsls	r3, r3, #1
 8016048:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801604c:	440b      	add	r3, r1
 801604e:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8016052:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8016056:	b21a      	sxth	r2, r3
 8016058:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801605c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016060:	fa01 f303 	lsl.w	r3, r1, r3
 8016064:	b21b      	sxth	r3, r3
 8016066:	4313      	orrs	r3, r2
 8016068:	b21b      	sxth	r3, r3
 801606a:	b29b      	uxth	r3, r3
 801606c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8016070:	e07b      	b.n	801616a <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 8016072:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8016076:	005b      	lsls	r3, r3, #1
 8016078:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801607c:	4413      	add	r3, r2
 801607e:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8016082:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8016086:	f062 02ff 	orn	r2, r2, #255	; 0xff
 801608a:	b292      	uxth	r2, r2
 801608c:	005b      	lsls	r3, r3, #1
 801608e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8016092:	440b      	add	r3, r1
 8016094:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8016098:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801609c:	b21a      	sxth	r2, r3
 801609e:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 80160a2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80160a6:	fa01 f303 	lsl.w	r3, r1, r3
 80160aa:	b21b      	sxth	r3, r3
 80160ac:	4313      	orrs	r3, r2
 80160ae:	b21b      	sxth	r3, r3
 80160b0:	b29b      	uxth	r3, r3
 80160b2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 80160b6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80160ba:	3301      	adds	r3, #1
 80160bc:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 80160c0:	e053      	b.n	801616a <RegionUS915LinkAdrReq+0x266>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 80160c2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80160c6:	f003 0301 	and.w	r3, r3, #1
 80160ca:	b2db      	uxtb	r3, r3
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	d124      	bne.n	801611a <RegionUS915LinkAdrReq+0x216>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 80160d0:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80160d4:	005b      	lsls	r3, r3, #1
 80160d6:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80160da:	4413      	add	r3, r2
 80160dc:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80160e0:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80160e4:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80160e8:	b292      	uxth	r2, r2
 80160ea:	005b      	lsls	r3, r3, #1
 80160ec:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80160f0:	440b      	add	r3, r1
 80160f2:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 80160f6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80160fa:	b21a      	sxth	r2, r3
 80160fc:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8016100:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016104:	fa01 f303 	lsl.w	r3, r1, r3
 8016108:	b21b      	sxth	r3, r3
 801610a:	43db      	mvns	r3, r3
 801610c:	b21b      	sxth	r3, r3
 801610e:	4013      	ands	r3, r2
 8016110:	b21b      	sxth	r3, r3
 8016112:	b29b      	uxth	r3, r3
 8016114:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8016118:	e027      	b.n	801616a <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 801611a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801611e:	005b      	lsls	r3, r3, #1
 8016120:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8016124:	4413      	add	r3, r2
 8016126:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801612a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801612e:	b2d2      	uxtb	r2, r2
 8016130:	b292      	uxth	r2, r2
 8016132:	005b      	lsls	r3, r3, #1
 8016134:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8016138:	440b      	add	r3, r1
 801613a:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801613e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8016142:	b21a      	sxth	r2, r3
 8016144:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8016148:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801614c:	fa01 f303 	lsl.w	r3, r1, r3
 8016150:	b21b      	sxth	r3, r3
 8016152:	43db      	mvns	r3, r3
 8016154:	b21b      	sxth	r3, r3
 8016156:	4013      	ands	r3, r2
 8016158:	b21b      	sxth	r3, r3
 801615a:	b29b      	uxth	r3, r3
 801615c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8016160:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8016164:	3301      	adds	r3, #1
 8016166:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 801616a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801616e:	3301      	adds	r3, #1
 8016170:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 8016174:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016178:	2b07      	cmp	r3, #7
 801617a:	f67f af44 	bls.w	8016006 <RegionUS915LinkAdrReq+0x102>
 801617e:	e009      	b.n	8016194 <RegionUS915LinkAdrReq+0x290>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 8016180:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8016184:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8016188:	005b      	lsls	r3, r3, #1
 801618a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801618e:	440b      	add	r3, r1
 8016190:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8016194:	68fb      	ldr	r3, [r7, #12]
 8016196:	7a1b      	ldrb	r3, [r3, #8]
 8016198:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801619c:	429a      	cmp	r2, r3
 801619e:	f4ff aed4 	bcc.w	8015f4a <RegionUS915LinkAdrReq+0x46>
 80161a2:	e002      	b.n	80161aa <RegionUS915LinkAdrReq+0x2a6>
 80161a4:	2000121c 	.word	0x2000121c
            break; // break loop, since no more request has been found
 80161a8:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 80161aa:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 80161ae:	2b03      	cmp	r3, #3
 80161b0:	dc0f      	bgt.n	80161d2 <RegionUS915LinkAdrReq+0x2ce>
 80161b2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80161b6:	2204      	movs	r2, #4
 80161b8:	2100      	movs	r1, #0
 80161ba:	4618      	mov	r0, r3
 80161bc:	f7fd f9e9 	bl	8013592 <RegionCommonCountChannels>
 80161c0:	4603      	mov	r3, r0
 80161c2:	2b01      	cmp	r3, #1
 80161c4:	d805      	bhi.n	80161d2 <RegionUS915LinkAdrReq+0x2ce>
    {
        status &= 0xFE; // Channel mask KO
 80161c6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80161ca:	f023 0301 	bic.w	r3, r3, #1
 80161ce:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 80161d2:	2302      	movs	r3, #2
 80161d4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 80161d8:	68fb      	ldr	r3, [r7, #12]
 80161da:	7a5b      	ldrb	r3, [r3, #9]
 80161dc:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 80161e0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80161e4:	4618      	mov	r0, r3
 80161e6:	f7ff f949 	bl	801547c <RegionUS915GetPhyParam>
 80161ea:	4603      	mov	r3, r0
 80161ec:	637b      	str	r3, [r7, #52]	; 0x34

    linkAdrVerifyParams.Status = status;
 80161ee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80161f2:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 80161f4:	68fb      	ldr	r3, [r7, #12]
 80161f6:	7a9b      	ldrb	r3, [r3, #10]
 80161f8:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 80161fa:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 80161fe:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8016200:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8016204:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8016206:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 801620a:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801620c:	68fb      	ldr	r3, [r7, #12]
 801620e:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8016212:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8016214:	68fb      	ldr	r3, [r7, #12]
 8016216:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801621a:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801621c:	68fb      	ldr	r3, [r7, #12]
 801621e:	7b5b      	ldrb	r3, [r3, #13]
 8016220:	b25b      	sxtb	r3, r3
 8016222:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 8016224:	2348      	movs	r3, #72	; 0x48
 8016226:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 801622a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801622e:	627b      	str	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8016230:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016232:	b25b      	sxtb	r3, r3
 8016234:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 8016238:	2304      	movs	r3, #4
 801623a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 801623e:	4b3a      	ldr	r3, [pc, #232]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 8016240:	62fb      	str	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 8016242:	230e      	movs	r3, #14
 8016244:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 8016248:	2300      	movs	r3, #0
 801624a:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801624e:	68fb      	ldr	r3, [r7, #12]
 8016250:	681b      	ldr	r3, [r3, #0]
 8016252:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8016254:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8016258:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801625c:	1c9a      	adds	r2, r3, #2
 801625e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8016262:	1c59      	adds	r1, r3, #1
 8016264:	f107 0014 	add.w	r0, r7, #20
 8016268:	4623      	mov	r3, r4
 801626a:	f7fd fafa 	bl	8013862 <RegionCommonLinkAdrReqVerifyParams>
 801626e:	4603      	mov	r3, r0
 8016270:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8016274:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016278:	2b07      	cmp	r3, #7
 801627a:	d13e      	bne.n	80162fa <RegionUS915LinkAdrReq+0x3f6>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, channelsMask, 6 );
 801627c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8016280:	2206      	movs	r2, #6
 8016282:	4619      	mov	r1, r3
 8016284:	4829      	ldr	r0, [pc, #164]	; (801632c <RegionUS915LinkAdrReq+0x428>)
 8016286:	f7fd f9b0 	bl	80135ea <RegionCommonChanMaskCopy>

        NvmCtx.ChannelsMaskRemaining[0] &= NvmCtx.ChannelsMask[0];
 801628a:	4b27      	ldr	r3, [pc, #156]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 801628c:	f8b3 2380 	ldrh.w	r2, [r3, #896]	; 0x380
 8016290:	4b25      	ldr	r3, [pc, #148]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 8016292:	f8b3 3374 	ldrh.w	r3, [r3, #884]	; 0x374
 8016296:	4013      	ands	r3, r2
 8016298:	b29a      	uxth	r2, r3
 801629a:	4b23      	ldr	r3, [pc, #140]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 801629c:	f8a3 2380 	strh.w	r2, [r3, #896]	; 0x380
        NvmCtx.ChannelsMaskRemaining[1] &= NvmCtx.ChannelsMask[1];
 80162a0:	4b21      	ldr	r3, [pc, #132]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 80162a2:	f8b3 2382 	ldrh.w	r2, [r3, #898]	; 0x382
 80162a6:	4b20      	ldr	r3, [pc, #128]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 80162a8:	f8b3 3376 	ldrh.w	r3, [r3, #886]	; 0x376
 80162ac:	4013      	ands	r3, r2
 80162ae:	b29a      	uxth	r2, r3
 80162b0:	4b1d      	ldr	r3, [pc, #116]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 80162b2:	f8a3 2382 	strh.w	r2, [r3, #898]	; 0x382
        NvmCtx.ChannelsMaskRemaining[2] &= NvmCtx.ChannelsMask[2];
 80162b6:	4b1c      	ldr	r3, [pc, #112]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 80162b8:	f8b3 2384 	ldrh.w	r2, [r3, #900]	; 0x384
 80162bc:	4b1a      	ldr	r3, [pc, #104]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 80162be:	f8b3 3378 	ldrh.w	r3, [r3, #888]	; 0x378
 80162c2:	4013      	ands	r3, r2
 80162c4:	b29a      	uxth	r2, r3
 80162c6:	4b18      	ldr	r3, [pc, #96]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 80162c8:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
        NvmCtx.ChannelsMaskRemaining[3] &= NvmCtx.ChannelsMask[3];
 80162cc:	4b16      	ldr	r3, [pc, #88]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 80162ce:	f8b3 2386 	ldrh.w	r2, [r3, #902]	; 0x386
 80162d2:	4b15      	ldr	r3, [pc, #84]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 80162d4:	f8b3 337a 	ldrh.w	r3, [r3, #890]	; 0x37a
 80162d8:	4013      	ands	r3, r2
 80162da:	b29a      	uxth	r2, r3
 80162dc:	4b12      	ldr	r3, [pc, #72]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 80162de:	f8a3 2386 	strh.w	r2, [r3, #902]	; 0x386
        NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 80162e2:	4b11      	ldr	r3, [pc, #68]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 80162e4:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 80162e8:	4b0f      	ldr	r3, [pc, #60]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 80162ea:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        NvmCtx.ChannelsMaskRemaining[5] = NvmCtx.ChannelsMask[5];
 80162ee:	4b0e      	ldr	r3, [pc, #56]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 80162f0:	f8b3 237e 	ldrh.w	r2, [r3, #894]	; 0x37e
 80162f4:	4b0c      	ldr	r3, [pc, #48]	; (8016328 <RegionUS915LinkAdrReq+0x424>)
 80162f6:	f8a3 238a 	strh.w	r2, [r3, #906]	; 0x38a
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 80162fa:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 80162fe:	68bb      	ldr	r3, [r7, #8]
 8016300:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8016302:	f997 204e 	ldrsb.w	r2, [r7, #78]	; 0x4e
 8016306:	687b      	ldr	r3, [r7, #4]
 8016308:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801630a:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 801630e:	683b      	ldr	r3, [r7, #0]
 8016310:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8016312:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8016314:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8016318:	701a      	strb	r2, [r3, #0]

    return status;
 801631a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801631e:	4618      	mov	r0, r3
 8016320:	375c      	adds	r7, #92	; 0x5c
 8016322:	46bd      	mov	sp, r7
 8016324:	bd90      	pop	{r4, r7, pc}
 8016326:	bf00      	nop
 8016328:	20000ea8 	.word	0x20000ea8
 801632c:	2000121c 	.word	0x2000121c

08016330 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8016330:	b580      	push	{r7, lr}
 8016332:	b084      	sub	sp, #16
 8016334:	af00      	add	r7, sp, #0
 8016336:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8016338:	2307      	movs	r3, #7
 801633a:	73fb      	strb	r3, [r7, #15]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801633c:	687b      	ldr	r3, [r7, #4]
 801633e:	685b      	ldr	r3, [r3, #4]
 8016340:	4618      	mov	r0, r3
 8016342:	f7ff f829 	bl	8015398 <VerifyRfFreq>
 8016346:	4603      	mov	r3, r0
 8016348:	f083 0301 	eor.w	r3, r3, #1
 801634c:	b2db      	uxtb	r3, r3
 801634e:	2b00      	cmp	r3, #0
 8016350:	d003      	beq.n	801635a <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 8016352:	7bfb      	ldrb	r3, [r7, #15]
 8016354:	f023 0301 	bic.w	r3, r3, #1
 8016358:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	f993 3000 	ldrsb.w	r3, [r3]
 8016360:	220d      	movs	r2, #13
 8016362:	2108      	movs	r1, #8
 8016364:	4618      	mov	r0, r3
 8016366:	f7fd f8c3 	bl	80134f0 <RegionCommonValueInRange>
 801636a:	4603      	mov	r3, r0
 801636c:	2b00      	cmp	r3, #0
 801636e:	d103      	bne.n	8016378 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8016370:	7bfb      	ldrb	r3, [r7, #15]
 8016372:	f023 0302 	bic.w	r3, r3, #2
 8016376:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8016378:	687b      	ldr	r3, [r7, #4]
 801637a:	f993 3000 	ldrsb.w	r3, [r3]
 801637e:	2207      	movs	r2, #7
 8016380:	2105      	movs	r1, #5
 8016382:	4618      	mov	r0, r3
 8016384:	f7fd f8b4 	bl	80134f0 <RegionCommonValueInRange>
 8016388:	4603      	mov	r3, r0
 801638a:	2b01      	cmp	r3, #1
 801638c:	d004      	beq.n	8016398 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801638e:	687b      	ldr	r3, [r7, #4]
 8016390:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8016394:	2b0d      	cmp	r3, #13
 8016396:	dd03      	ble.n	80163a0 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 8016398:	7bfb      	ldrb	r3, [r7, #15]
 801639a:	f023 0302 	bic.w	r3, r3, #2
 801639e:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 80163a0:	687b      	ldr	r3, [r7, #4]
 80163a2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80163a6:	2203      	movs	r2, #3
 80163a8:	2100      	movs	r1, #0
 80163aa:	4618      	mov	r0, r3
 80163ac:	f7fd f8a0 	bl	80134f0 <RegionCommonValueInRange>
 80163b0:	4603      	mov	r3, r0
 80163b2:	2b00      	cmp	r3, #0
 80163b4:	d103      	bne.n	80163be <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 80163b6:	7bfb      	ldrb	r3, [r7, #15]
 80163b8:	f023 0304 	bic.w	r3, r3, #4
 80163bc:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80163be:	7bfb      	ldrb	r3, [r7, #15]
}
 80163c0:	4618      	mov	r0, r3
 80163c2:	3710      	adds	r7, #16
 80163c4:	46bd      	mov	sp, r7
 80163c6:	bd80      	pop	{r7, pc}

080163c8 <RegionUS915NewChannelReq>:

uint8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 80163c8:	b480      	push	{r7}
 80163ca:	b083      	sub	sp, #12
 80163cc:	af00      	add	r7, sp, #0
 80163ce:	6078      	str	r0, [r7, #4]
    // Datarate and frequency KO
    return 0;
 80163d0:	2300      	movs	r3, #0
}
 80163d2:	4618      	mov	r0, r3
 80163d4:	370c      	adds	r7, #12
 80163d6:	46bd      	mov	sp, r7
 80163d8:	bc80      	pop	{r7}
 80163da:	4770      	bx	lr

080163dc <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 80163dc:	b480      	push	{r7}
 80163de:	b083      	sub	sp, #12
 80163e0:	af00      	add	r7, sp, #0
 80163e2:	6078      	str	r0, [r7, #4]
    return -1;
 80163e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80163e8:	4618      	mov	r0, r3
 80163ea:	370c      	adds	r7, #12
 80163ec:	46bd      	mov	sp, r7
 80163ee:	bc80      	pop	{r7}
 80163f0:	4770      	bx	lr

080163f2 <RegionUS915DlChannelReq>:

uint8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 80163f2:	b480      	push	{r7}
 80163f4:	b083      	sub	sp, #12
 80163f6:	af00      	add	r7, sp, #0
 80163f8:	6078      	str	r0, [r7, #4]
    return 0;
 80163fa:	2300      	movs	r3, #0
}
 80163fc:	4618      	mov	r0, r3
 80163fe:	370c      	adds	r7, #12
 8016400:	46bd      	mov	sp, r7
 8016402:	bc80      	pop	{r7}
 8016404:	4770      	bx	lr
	...

08016408 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8016408:	b480      	push	{r7}
 801640a:	b083      	sub	sp, #12
 801640c:	af00      	add	r7, sp, #0
 801640e:	4603      	mov	r3, r0
 8016410:	460a      	mov	r2, r1
 8016412:	71fb      	strb	r3, [r7, #7]
 8016414:	4613      	mov	r3, r2
 8016416:	71bb      	strb	r3, [r7, #6]
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 8016418:	79bb      	ldrb	r3, [r7, #6]
 801641a:	2b00      	cmp	r3, #0
 801641c:	d108      	bne.n	8016430 <RegionUS915AlternateDr+0x28>
    {
        NvmCtx.JoinTrialsCounter++;
 801641e:	4b15      	ldr	r3, [pc, #84]	; (8016474 <RegionUS915AlternateDr+0x6c>)
 8016420:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 8016424:	3301      	adds	r3, #1
 8016426:	b2da      	uxtb	r2, r3
 8016428:	4b12      	ldr	r3, [pc, #72]	; (8016474 <RegionUS915AlternateDr+0x6c>)
 801642a:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 801642e:	e007      	b.n	8016440 <RegionUS915AlternateDr+0x38>
    }
    else
    {
        NvmCtx.JoinTrialsCounter--;
 8016430:	4b10      	ldr	r3, [pc, #64]	; (8016474 <RegionUS915AlternateDr+0x6c>)
 8016432:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 8016436:	3b01      	subs	r3, #1
 8016438:	b2da      	uxtb	r2, r3
 801643a:	4b0e      	ldr	r3, [pc, #56]	; (8016474 <RegionUS915AlternateDr+0x6c>)
 801643c:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
    }

    if( NvmCtx.JoinTrialsCounter % 9 == 0 )
 8016440:	4b0c      	ldr	r3, [pc, #48]	; (8016474 <RegionUS915AlternateDr+0x6c>)
 8016442:	f893 2399 	ldrb.w	r2, [r3, #921]	; 0x399
 8016446:	4b0c      	ldr	r3, [pc, #48]	; (8016478 <RegionUS915AlternateDr+0x70>)
 8016448:	fba3 1302 	umull	r1, r3, r3, r2
 801644c:	0859      	lsrs	r1, r3, #1
 801644e:	460b      	mov	r3, r1
 8016450:	00db      	lsls	r3, r3, #3
 8016452:	440b      	add	r3, r1
 8016454:	1ad3      	subs	r3, r2, r3
 8016456:	b2db      	uxtb	r3, r3
 8016458:	2b00      	cmp	r3, #0
 801645a:	d102      	bne.n	8016462 <RegionUS915AlternateDr+0x5a>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 801645c:	2304      	movs	r3, #4
 801645e:	71fb      	strb	r3, [r7, #7]
 8016460:	e001      	b.n	8016466 <RegionUS915AlternateDr+0x5e>
    }
    else
    {
        currentDr = DR_0;
 8016462:	2300      	movs	r3, #0
 8016464:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 8016466:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801646a:	4618      	mov	r0, r3
 801646c:	370c      	adds	r7, #12
 801646e:	46bd      	mov	sp, r7
 8016470:	bc80      	pop	{r7}
 8016472:	4770      	bx	lr
 8016474:	20000ea8 	.word	0x20000ea8
 8016478:	38e38e39 	.word	0x38e38e39

0801647c <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801647c:	b580      	push	{r7, lr}
 801647e:	b0a8      	sub	sp, #160	; 0xa0
 8016480:	af02      	add	r7, sp, #8
 8016482:	60f8      	str	r0, [r7, #12]
 8016484:	60b9      	str	r1, [r7, #8]
 8016486:	607a      	str	r2, [r7, #4]
 8016488:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 801648a:	2300      	movs	r3, #0
 801648c:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
    uint8_t nbRestrictedChannels = 0;
 8016490:	2300      	movs	r3, #0
 8016492:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 8016496:	2300      	movs	r3, #0
 8016498:	64fb      	str	r3, [r7, #76]	; 0x4c
 801649a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801649e:	2244      	movs	r2, #68	; 0x44
 80164a0:	2100      	movs	r1, #0
 80164a2:	4618      	mov	r0, r3
 80164a4:	f004 fb2a 	bl	801aafc <memset>
    uint8_t newChannelIndex = 0;
 80164a8:	2300      	movs	r3, #0
 80164aa:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 80164ae:	230c      	movs	r3, #12
 80164b0:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( NvmCtx.ChannelsMaskRemaining, 0, 4 ) == 0 )
 80164b4:	2204      	movs	r2, #4
 80164b6:	2100      	movs	r1, #0
 80164b8:	485f      	ldr	r0, [pc, #380]	; (8016638 <RegionUS915NextChannel+0x1bc>)
 80164ba:	f7fd f86a 	bl	8013592 <RegionCommonCountChannels>
 80164be:	4603      	mov	r3, r0
 80164c0:	2b00      	cmp	r3, #0
 80164c2:	d108      	bne.n	80164d6 <RegionUS915NextChannel+0x5a>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 4  );
 80164c4:	2204      	movs	r2, #4
 80164c6:	495d      	ldr	r1, [pc, #372]	; (801663c <RegionUS915NextChannel+0x1c0>)
 80164c8:	485b      	ldr	r0, [pc, #364]	; (8016638 <RegionUS915NextChannel+0x1bc>)
 80164ca:	f7fd f88e 	bl	80135ea <RegionCommonChanMaskCopy>

        NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 80164ce:	4b5c      	ldr	r3, [pc, #368]	; (8016640 <RegionUS915NextChannel+0x1c4>)
 80164d0:	2200      	movs	r2, #0
 80164d2:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 80164d6:	68fb      	ldr	r3, [r7, #12]
 80164d8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80164dc:	2b03      	cmp	r3, #3
 80164de:	dd0b      	ble.n	80164f8 <RegionUS915NextChannel+0x7c>
    {
        if( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 80164e0:	4b57      	ldr	r3, [pc, #348]	; (8016640 <RegionUS915NextChannel+0x1c4>)
 80164e2:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 80164e6:	b2db      	uxtb	r3, r3
 80164e8:	2b00      	cmp	r3, #0
 80164ea:	d105      	bne.n	80164f8 <RegionUS915NextChannel+0x7c>
        {
            NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 80164ec:	4b54      	ldr	r3, [pc, #336]	; (8016640 <RegionUS915NextChannel+0x1c4>)
 80164ee:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 80164f2:	4b53      	ldr	r3, [pc, #332]	; (8016640 <RegionUS915NextChannel+0x1c4>)
 80164f4:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 80164f8:	68fb      	ldr	r3, [r7, #12]
 80164fa:	7a5b      	ldrb	r3, [r3, #9]
 80164fc:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 80164fe:	68fb      	ldr	r3, [r7, #12]
 8016500:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8016504:	b2db      	uxtb	r3, r3
 8016506:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMaskRemaining;
 8016508:	4b4b      	ldr	r3, [pc, #300]	; (8016638 <RegionUS915NextChannel+0x1bc>)
 801650a:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = NvmCtx.Channels;
 801650c:	4b4c      	ldr	r3, [pc, #304]	; (8016640 <RegionUS915NextChannel+0x1c4>)
 801650e:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = NvmCtx.Bands;
 8016510:	4b4c      	ldr	r3, [pc, #304]	; (8016644 <RegionUS915NextChannel+0x1c8>)
 8016512:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 8016514:	2348      	movs	r3, #72	; 0x48
 8016516:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = 0;
 8016518:	2300      	movs	r3, #0
 801651a:	84fb      	strh	r3, [r7, #38]	; 0x26

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801651c:	68fb      	ldr	r3, [r7, #12]
 801651e:	681b      	ldr	r3, [r3, #0]
 8016520:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8016522:	68fb      	ldr	r3, [r7, #12]
 8016524:	685b      	ldr	r3, [r3, #4]
 8016526:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8016528:	68fb      	ldr	r3, [r7, #12]
 801652a:	7a9b      	ldrb	r3, [r3, #10]
 801652c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 8016530:	2301      	movs	r3, #1
 8016532:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8016536:	f107 0314 	add.w	r3, r7, #20
 801653a:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801653c:	68fa      	ldr	r2, [r7, #12]
 801653e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8016542:	320c      	adds	r2, #12
 8016544:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016548:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801654c:	68fb      	ldr	r3, [r7, #12]
 801654e:	7d1b      	ldrb	r3, [r3, #20]
 8016550:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8016554:	68fb      	ldr	r3, [r7, #12]
 8016556:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801655a:	68fb      	ldr	r3, [r7, #12]
 801655c:	8adb      	ldrh	r3, [r3, #22]
 801655e:	4619      	mov	r1, r3
 8016560:	4610      	mov	r0, r2
 8016562:	f7fe ff5d 	bl	8015420 <GetTimeOnAir>
 8016566:	4603      	mov	r3, r0
 8016568:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801656a:	f107 0195 	add.w	r1, r7, #149	; 0x95
 801656e:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8016572:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8016576:	687b      	ldr	r3, [r7, #4]
 8016578:	9301      	str	r3, [sp, #4]
 801657a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 801657e:	9300      	str	r3, [sp, #0]
 8016580:	460b      	mov	r3, r1
 8016582:	6839      	ldr	r1, [r7, #0]
 8016584:	f7fd fb35 	bl	8013bf2 <RegionCommonIdentifyChannels>
 8016588:	4603      	mov	r3, r0
 801658a:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801658e:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8016592:	2b00      	cmp	r3, #0
 8016594:	d149      	bne.n	801662a <RegionUS915NextChannel+0x1ae>
    {
        if( nextChanParams->Joined == true )
 8016596:	68fb      	ldr	r3, [r7, #12]
 8016598:	7a5b      	ldrb	r3, [r3, #9]
 801659a:	2b00      	cmp	r3, #0
 801659c:	d00f      	beq.n	80165be <RegionUS915NextChannel+0x142>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801659e:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 80165a2:	3b01      	subs	r3, #1
 80165a4:	4619      	mov	r1, r3
 80165a6:	2000      	movs	r0, #0
 80165a8:	f000 f8f0 	bl	801678c <randr>
 80165ac:	4603      	mov	r3, r0
 80165ae:	f107 0298 	add.w	r2, r7, #152	; 0x98
 80165b2:	4413      	add	r3, r2
 80165b4:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 80165b8:	68bb      	ldr	r3, [r7, #8]
 80165ba:	701a      	strb	r2, [r3, #0]
 80165bc:	e02e      	b.n	801661c <RegionUS915NextChannel+0x1a0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 80165be:	68fb      	ldr	r3, [r7, #12]
 80165c0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80165c4:	2b00      	cmp	r3, #0
 80165c6:	d10e      	bne.n	80165e6 <RegionUS915NextChannel+0x16a>
            {
                if( ComputeNext125kHzJoinChannel( &newChannelIndex ) == LORAMAC_STATUS_PARAMETER_INVALID )
 80165c8:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 80165cc:	4618      	mov	r0, r3
 80165ce:	f7fe fe1f 	bl	8015210 <ComputeNext125kHzJoinChannel>
 80165d2:	4603      	mov	r3, r0
 80165d4:	2b03      	cmp	r3, #3
 80165d6:	d101      	bne.n	80165dc <RegionUS915NextChannel+0x160>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 80165d8:	2303      	movs	r3, #3
 80165da:	e028      	b.n	801662e <RegionUS915NextChannel+0x1b2>
                }
                *channel = newChannelIndex;
 80165dc:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 80165e0:	68bb      	ldr	r3, [r7, #8]
 80165e2:	701a      	strb	r2, [r3, #0]
 80165e4:	e01a      	b.n	801661c <RegionUS915NextChannel+0x1a0>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 80165e6:	2300      	movs	r3, #0
 80165e8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 80165ec:	e004      	b.n	80165f8 <RegionUS915NextChannel+0x17c>
                {
                    i++;
 80165ee:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80165f2:	3301      	adds	r3, #1
 80165f4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 80165f8:	4b11      	ldr	r3, [pc, #68]	; (8016640 <RegionUS915NextChannel+0x1c4>)
 80165fa:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 80165fe:	b2da      	uxtb	r2, r3
 8016600:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8016604:	fa42 f303 	asr.w	r3, r2, r3
 8016608:	f003 0301 	and.w	r3, r3, #1
 801660c:	2b00      	cmp	r3, #0
 801660e:	d0ee      	beq.n	80165ee <RegionUS915NextChannel+0x172>
                }
                *channel = 64 + i;
 8016610:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8016614:	3340      	adds	r3, #64	; 0x40
 8016616:	b2da      	uxtb	r2, r3
 8016618:	68bb      	ldr	r3, [r7, #8]
 801661a:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( NvmCtx.ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 801661c:	68bb      	ldr	r3, [r7, #8]
 801661e:	781b      	ldrb	r3, [r3, #0]
 8016620:	2248      	movs	r2, #72	; 0x48
 8016622:	4619      	mov	r1, r3
 8016624:	4804      	ldr	r0, [pc, #16]	; (8016638 <RegionUS915NextChannel+0x1bc>)
 8016626:	f7fc ff80 	bl	801352a <RegionCommonChanDisable>
    }
    return status;
 801662a:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
}
 801662e:	4618      	mov	r0, r3
 8016630:	3798      	adds	r7, #152	; 0x98
 8016632:	46bd      	mov	sp, r7
 8016634:	bd80      	pop	{r7, pc}
 8016636:	bf00      	nop
 8016638:	20001228 	.word	0x20001228
 801663c:	2000121c 	.word	0x2000121c
 8016640:	20000ea8 	.word	0x20000ea8
 8016644:	20001208 	.word	0x20001208

08016648 <RegionUS915SetContinuousWave>:
{
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

void RegionUS915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8016648:	b580      	push	{r7, lr}
 801664a:	b084      	sub	sp, #16
 801664c:	af00      	add	r7, sp, #0
 801664e:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 8016650:	687b      	ldr	r3, [r7, #4]
 8016652:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8016656:	687b      	ldr	r3, [r7, #4]
 8016658:	781b      	ldrb	r3, [r3, #0]
 801665a:	4619      	mov	r1, r3
 801665c:	4a1e      	ldr	r2, [pc, #120]	; (80166d8 <RegionUS915SetContinuousWave+0x90>)
 801665e:	460b      	mov	r3, r1
 8016660:	005b      	lsls	r3, r3, #1
 8016662:	440b      	add	r3, r1
 8016664:	009b      	lsls	r3, r3, #2
 8016666:	4413      	add	r3, r2
 8016668:	3309      	adds	r3, #9
 801666a:	781b      	ldrb	r3, [r3, #0]
 801666c:	4619      	mov	r1, r3
 801666e:	4a1a      	ldr	r2, [pc, #104]	; (80166d8 <RegionUS915SetContinuousWave+0x90>)
 8016670:	460b      	mov	r3, r1
 8016672:	009b      	lsls	r3, r3, #2
 8016674:	440b      	add	r3, r1
 8016676:	009b      	lsls	r3, r3, #2
 8016678:	4413      	add	r3, r2
 801667a:	f203 3362 	addw	r3, r3, #866	; 0x362
 801667e:	f993 1000 	ldrsb.w	r1, [r3]
 8016682:	687b      	ldr	r3, [r7, #4]
 8016684:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8016688:	4b14      	ldr	r3, [pc, #80]	; (80166dc <RegionUS915SetContinuousWave+0x94>)
 801668a:	f7fe fe51 	bl	8015330 <LimitTxPower>
 801668e:	4603      	mov	r3, r0
 8016690:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8016692:	2300      	movs	r3, #0
 8016694:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 8016696:	687b      	ldr	r3, [r7, #4]
 8016698:	781b      	ldrb	r3, [r3, #0]
 801669a:	4619      	mov	r1, r3
 801669c:	4a0e      	ldr	r2, [pc, #56]	; (80166d8 <RegionUS915SetContinuousWave+0x90>)
 801669e:	460b      	mov	r3, r1
 80166a0:	005b      	lsls	r3, r3, #1
 80166a2:	440b      	add	r3, r1
 80166a4:	009b      	lsls	r3, r3, #2
 80166a6:	4413      	add	r3, r2
 80166a8:	681b      	ldr	r3, [r3, #0]
 80166aa:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 80166ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80166b0:	f04f 0200 	mov.w	r2, #0
 80166b4:	490a      	ldr	r1, [pc, #40]	; (80166e0 <RegionUS915SetContinuousWave+0x98>)
 80166b6:	4618      	mov	r0, r3
 80166b8:	f7fd f9b0 	bl	8013a1c <RegionCommonComputeTxPower>
 80166bc:	4603      	mov	r3, r0
 80166be:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 80166c0:	4b08      	ldr	r3, [pc, #32]	; (80166e4 <RegionUS915SetContinuousWave+0x9c>)
 80166c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80166c4:	687a      	ldr	r2, [r7, #4]
 80166c6:	8992      	ldrh	r2, [r2, #12]
 80166c8:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80166cc:	68b8      	ldr	r0, [r7, #8]
 80166ce:	4798      	blx	r3
}
 80166d0:	bf00      	nop
 80166d2:	3710      	adds	r7, #16
 80166d4:	46bd      	mov	sp, r7
 80166d6:	bd80      	pop	{r7, pc}
 80166d8:	20000ea8 	.word	0x20000ea8
 80166dc:	2000121c 	.word	0x2000121c
 80166e0:	41f00000 	.word	0x41f00000
 80166e4:	0801b97c 	.word	0x0801b97c

080166e8 <RegionUS915ApplyDrOffset>:

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 80166e8:	b480      	push	{r7}
 80166ea:	b085      	sub	sp, #20
 80166ec:	af00      	add	r7, sp, #0
 80166ee:	4603      	mov	r3, r0
 80166f0:	71fb      	strb	r3, [r7, #7]
 80166f2:	460b      	mov	r3, r1
 80166f4:	71bb      	strb	r3, [r7, #6]
 80166f6:	4613      	mov	r3, r2
 80166f8:	717b      	strb	r3, [r7, #5]
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 80166fa:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80166fe:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8016702:	4909      	ldr	r1, [pc, #36]	; (8016728 <RegionUS915ApplyDrOffset+0x40>)
 8016704:	0092      	lsls	r2, r2, #2
 8016706:	440a      	add	r2, r1
 8016708:	4413      	add	r3, r2
 801670a:	781b      	ldrb	r3, [r3, #0]
 801670c:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801670e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016712:	2b00      	cmp	r3, #0
 8016714:	da01      	bge.n	801671a <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 8016716:	2300      	movs	r3, #0
 8016718:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801671a:	7bfb      	ldrb	r3, [r7, #15]
}
 801671c:	4618      	mov	r0, r3
 801671e:	3714      	adds	r7, #20
 8016720:	46bd      	mov	sp, r7
 8016722:	bc80      	pop	{r7}
 8016724:	4770      	bx	lr
 8016726:	bf00      	nop
 8016728:	0801b948 	.word	0x0801b948

0801672c <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 801672c:	b480      	push	{r7}
 801672e:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8016730:	4b0d      	ldr	r3, [pc, #52]	; (8016768 <rand1+0x3c>)
 8016732:	681b      	ldr	r3, [r3, #0]
 8016734:	4a0d      	ldr	r2, [pc, #52]	; (801676c <rand1+0x40>)
 8016736:	fb02 f303 	mul.w	r3, r2, r3
 801673a:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 801673e:	3339      	adds	r3, #57	; 0x39
 8016740:	4a09      	ldr	r2, [pc, #36]	; (8016768 <rand1+0x3c>)
 8016742:	6013      	str	r3, [r2, #0]
 8016744:	4b08      	ldr	r3, [pc, #32]	; (8016768 <rand1+0x3c>)
 8016746:	681a      	ldr	r2, [r3, #0]
 8016748:	2303      	movs	r3, #3
 801674a:	fba3 1302 	umull	r1, r3, r3, r2
 801674e:	1ad1      	subs	r1, r2, r3
 8016750:	0849      	lsrs	r1, r1, #1
 8016752:	440b      	add	r3, r1
 8016754:	0f99      	lsrs	r1, r3, #30
 8016756:	460b      	mov	r3, r1
 8016758:	07db      	lsls	r3, r3, #31
 801675a:	1a5b      	subs	r3, r3, r1
 801675c:	1ad1      	subs	r1, r2, r3
 801675e:	460b      	mov	r3, r1
}
 8016760:	4618      	mov	r0, r3
 8016762:	46bd      	mov	sp, r7
 8016764:	bc80      	pop	{r7}
 8016766:	4770      	bx	lr
 8016768:	200001b0 	.word	0x200001b0
 801676c:	41c64e6d 	.word	0x41c64e6d

08016770 <srand1>:

void srand1( uint32_t seed )
{
 8016770:	b480      	push	{r7}
 8016772:	b083      	sub	sp, #12
 8016774:	af00      	add	r7, sp, #0
 8016776:	6078      	str	r0, [r7, #4]
    next = seed;
 8016778:	4a03      	ldr	r2, [pc, #12]	; (8016788 <srand1+0x18>)
 801677a:	687b      	ldr	r3, [r7, #4]
 801677c:	6013      	str	r3, [r2, #0]
}
 801677e:	bf00      	nop
 8016780:	370c      	adds	r7, #12
 8016782:	46bd      	mov	sp, r7
 8016784:	bc80      	pop	{r7}
 8016786:	4770      	bx	lr
 8016788:	200001b0 	.word	0x200001b0

0801678c <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801678c:	b580      	push	{r7, lr}
 801678e:	b082      	sub	sp, #8
 8016790:	af00      	add	r7, sp, #0
 8016792:	6078      	str	r0, [r7, #4]
 8016794:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 8016796:	f7ff ffc9 	bl	801672c <rand1>
 801679a:	4602      	mov	r2, r0
 801679c:	6839      	ldr	r1, [r7, #0]
 801679e:	687b      	ldr	r3, [r7, #4]
 80167a0:	1acb      	subs	r3, r1, r3
 80167a2:	3301      	adds	r3, #1
 80167a4:	fb92 f1f3 	sdiv	r1, r2, r3
 80167a8:	fb03 f301 	mul.w	r3, r3, r1
 80167ac:	1ad2      	subs	r2, r2, r3
 80167ae:	687b      	ldr	r3, [r7, #4]
 80167b0:	4413      	add	r3, r2
}
 80167b2:	4618      	mov	r0, r3
 80167b4:	3708      	adds	r7, #8
 80167b6:	46bd      	mov	sp, r7
 80167b8:	bd80      	pop	{r7, pc}

080167ba <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 80167ba:	b480      	push	{r7}
 80167bc:	b085      	sub	sp, #20
 80167be:	af00      	add	r7, sp, #0
 80167c0:	60f8      	str	r0, [r7, #12]
 80167c2:	60b9      	str	r1, [r7, #8]
 80167c4:	4613      	mov	r3, r2
 80167c6:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 80167c8:	e007      	b.n	80167da <memcpy1+0x20>
    {
        *dst++ = *src++;
 80167ca:	68ba      	ldr	r2, [r7, #8]
 80167cc:	1c53      	adds	r3, r2, #1
 80167ce:	60bb      	str	r3, [r7, #8]
 80167d0:	68fb      	ldr	r3, [r7, #12]
 80167d2:	1c59      	adds	r1, r3, #1
 80167d4:	60f9      	str	r1, [r7, #12]
 80167d6:	7812      	ldrb	r2, [r2, #0]
 80167d8:	701a      	strb	r2, [r3, #0]
    while( size-- )
 80167da:	88fb      	ldrh	r3, [r7, #6]
 80167dc:	1e5a      	subs	r2, r3, #1
 80167de:	80fa      	strh	r2, [r7, #6]
 80167e0:	2b00      	cmp	r3, #0
 80167e2:	d1f2      	bne.n	80167ca <memcpy1+0x10>
    }
}
 80167e4:	bf00      	nop
 80167e6:	bf00      	nop
 80167e8:	3714      	adds	r7, #20
 80167ea:	46bd      	mov	sp, r7
 80167ec:	bc80      	pop	{r7}
 80167ee:	4770      	bx	lr

080167f0 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 80167f0:	b480      	push	{r7}
 80167f2:	b085      	sub	sp, #20
 80167f4:	af00      	add	r7, sp, #0
 80167f6:	60f8      	str	r0, [r7, #12]
 80167f8:	60b9      	str	r1, [r7, #8]
 80167fa:	4613      	mov	r3, r2
 80167fc:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 80167fe:	88fb      	ldrh	r3, [r7, #6]
 8016800:	3b01      	subs	r3, #1
 8016802:	68fa      	ldr	r2, [r7, #12]
 8016804:	4413      	add	r3, r2
 8016806:	60fb      	str	r3, [r7, #12]
    while( size-- )
 8016808:	e007      	b.n	801681a <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801680a:	68ba      	ldr	r2, [r7, #8]
 801680c:	1c53      	adds	r3, r2, #1
 801680e:	60bb      	str	r3, [r7, #8]
 8016810:	68fb      	ldr	r3, [r7, #12]
 8016812:	1e59      	subs	r1, r3, #1
 8016814:	60f9      	str	r1, [r7, #12]
 8016816:	7812      	ldrb	r2, [r2, #0]
 8016818:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801681a:	88fb      	ldrh	r3, [r7, #6]
 801681c:	1e5a      	subs	r2, r3, #1
 801681e:	80fa      	strh	r2, [r7, #6]
 8016820:	2b00      	cmp	r3, #0
 8016822:	d1f2      	bne.n	801680a <memcpyr+0x1a>
    }
}
 8016824:	bf00      	nop
 8016826:	bf00      	nop
 8016828:	3714      	adds	r7, #20
 801682a:	46bd      	mov	sp, r7
 801682c:	bc80      	pop	{r7}
 801682e:	4770      	bx	lr

08016830 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 8016830:	b480      	push	{r7}
 8016832:	b083      	sub	sp, #12
 8016834:	af00      	add	r7, sp, #0
 8016836:	6078      	str	r0, [r7, #4]
 8016838:	460b      	mov	r3, r1
 801683a:	70fb      	strb	r3, [r7, #3]
 801683c:	4613      	mov	r3, r2
 801683e:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8016840:	e004      	b.n	801684c <memset1+0x1c>
    {
        *dst++ = value;
 8016842:	687b      	ldr	r3, [r7, #4]
 8016844:	1c5a      	adds	r2, r3, #1
 8016846:	607a      	str	r2, [r7, #4]
 8016848:	78fa      	ldrb	r2, [r7, #3]
 801684a:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801684c:	883b      	ldrh	r3, [r7, #0]
 801684e:	1e5a      	subs	r2, r3, #1
 8016850:	803a      	strh	r2, [r7, #0]
 8016852:	2b00      	cmp	r3, #0
 8016854:	d1f5      	bne.n	8016842 <memset1+0x12>
    }
}
 8016856:	bf00      	nop
 8016858:	bf00      	nop
 801685a:	370c      	adds	r7, #12
 801685c:	46bd      	mov	sp, r7
 801685e:	bc80      	pop	{r7}
 8016860:	4770      	bx	lr
	...

08016864 <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 8016864:	b580      	push	{r7, lr}
 8016866:	b08a      	sub	sp, #40	; 0x28
 8016868:	af00      	add	r7, sp, #0
 801686a:	60b9      	str	r1, [r7, #8]
 801686c:	607a      	str	r2, [r7, #4]
 801686e:	603b      	str	r3, [r7, #0]
 8016870:	4603      	mov	r3, r0
 8016872:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 8016874:	2300      	movs	r3, #0
 8016876:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 8016878:	2300      	movs	r3, #0
 801687a:	617b      	str	r3, [r7, #20]
 801687c:	2300      	movs	r3, #0
 801687e:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 8016880:	687b      	ldr	r3, [r7, #4]
 8016882:	2b00      	cmp	r3, #0
 8016884:	d001      	beq.n	801688a <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 8016886:	2300      	movs	r3, #0
 8016888:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 801688a:	687b      	ldr	r3, [r7, #4]
 801688c:	2b00      	cmp	r3, #0
 801688e:	bf14      	ite	ne
 8016890:	2301      	movne	r3, #1
 8016892:	2300      	moveq	r3, #0
 8016894:	b2da      	uxtb	r2, r3
 8016896:	4bb3      	ldr	r3, [pc, #716]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016898:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801689a:	7bfb      	ldrb	r3, [r7, #15]
 801689c:	2b00      	cmp	r3, #0
 801689e:	d003      	beq.n	80168a8 <RadioSetRxGenericConfig+0x44>
 80168a0:	2b01      	cmp	r3, #1
 80168a2:	f000 80aa 	beq.w	80169fa <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 80168a6:	e158      	b.n	8016b5a <RadioSetRxGenericConfig+0x2f6>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 80168a8:	68bb      	ldr	r3, [r7, #8]
 80168aa:	68db      	ldr	r3, [r3, #12]
 80168ac:	2b00      	cmp	r3, #0
 80168ae:	d003      	beq.n	80168b8 <RadioSetRxGenericConfig+0x54>
 80168b0:	68bb      	ldr	r3, [r7, #8]
 80168b2:	691b      	ldr	r3, [r3, #16]
 80168b4:	2b00      	cmp	r3, #0
 80168b6:	d102      	bne.n	80168be <RadioSetRxGenericConfig+0x5a>
                return -1;
 80168b8:	f04f 33ff 	mov.w	r3, #4294967295
 80168bc:	e14e      	b.n	8016b5c <RadioSetRxGenericConfig+0x2f8>
            if ( config->fsk.SyncWordLength>8)
 80168be:	68bb      	ldr	r3, [r7, #8]
 80168c0:	7d5b      	ldrb	r3, [r3, #21]
 80168c2:	2b08      	cmp	r3, #8
 80168c4:	d902      	bls.n	80168cc <RadioSetRxGenericConfig+0x68>
                return -1;
 80168c6:	f04f 33ff 	mov.w	r3, #4294967295
 80168ca:	e147      	b.n	8016b5c <RadioSetRxGenericConfig+0x2f8>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 80168cc:	2300      	movs	r3, #0
 80168ce:	623b      	str	r3, [r7, #32]
 80168d0:	e00d      	b.n	80168ee <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 80168d2:	68bb      	ldr	r3, [r7, #8]
 80168d4:	699a      	ldr	r2, [r3, #24]
 80168d6:	6a3b      	ldr	r3, [r7, #32]
 80168d8:	4413      	add	r3, r2
 80168da:	7819      	ldrb	r1, [r3, #0]
 80168dc:	f107 0214 	add.w	r2, r7, #20
 80168e0:	6a3b      	ldr	r3, [r7, #32]
 80168e2:	4413      	add	r3, r2
 80168e4:	460a      	mov	r2, r1
 80168e6:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 80168e8:	6a3b      	ldr	r3, [r7, #32]
 80168ea:	3301      	adds	r3, #1
 80168ec:	623b      	str	r3, [r7, #32]
 80168ee:	68bb      	ldr	r3, [r7, #8]
 80168f0:	7d5b      	ldrb	r3, [r3, #21]
 80168f2:	461a      	mov	r2, r3
 80168f4:	6a3b      	ldr	r3, [r7, #32]
 80168f6:	4293      	cmp	r3, r2
 80168f8:	dbeb      	blt.n	80168d2 <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 80168fa:	68bb      	ldr	r3, [r7, #8]
 80168fc:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8016900:	2b00      	cmp	r3, #0
 8016902:	d104      	bne.n	801690e <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8016904:	68bb      	ldr	r3, [r7, #8]
 8016906:	69db      	ldr	r3, [r3, #28]
 8016908:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801690c:	e002      	b.n	8016914 <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 801690e:	23ff      	movs	r3, #255	; 0xff
 8016910:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 8016914:	68bb      	ldr	r3, [r7, #8]
 8016916:	681b      	ldr	r3, [r3, #0]
 8016918:	2b00      	cmp	r3, #0
 801691a:	bf14      	ite	ne
 801691c:	2301      	movne	r3, #1
 801691e:	2300      	moveq	r3, #0
 8016920:	b2db      	uxtb	r3, r3
 8016922:	4618      	mov	r0, r3
 8016924:	f001 fff0 	bl	8018908 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8016928:	4b8e      	ldr	r3, [pc, #568]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 801692a:	2200      	movs	r2, #0
 801692c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8016930:	68bb      	ldr	r3, [r7, #8]
 8016932:	68db      	ldr	r3, [r3, #12]
 8016934:	4a8b      	ldr	r2, [pc, #556]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016936:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8016938:	68bb      	ldr	r3, [r7, #8]
 801693a:	791a      	ldrb	r2, [r3, #4]
 801693c:	4b89      	ldr	r3, [pc, #548]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 801693e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 8016942:	68bb      	ldr	r3, [r7, #8]
 8016944:	689b      	ldr	r3, [r3, #8]
 8016946:	4618      	mov	r0, r3
 8016948:	f000 fa78 	bl	8016e3c <RadioGetFskBandwidthRegValue>
 801694c:	4603      	mov	r3, r0
 801694e:	461a      	mov	r2, r3
 8016950:	4b84      	ldr	r3, [pc, #528]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016952:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8016956:	4b83      	ldr	r3, [pc, #524]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016958:	2200      	movs	r2, #0
 801695a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 801695c:	68bb      	ldr	r3, [r7, #8]
 801695e:	691b      	ldr	r3, [r3, #16]
 8016960:	b29b      	uxth	r3, r3
 8016962:	00db      	lsls	r3, r3, #3
 8016964:	b29a      	uxth	r2, r3
 8016966:	4b7f      	ldr	r3, [pc, #508]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016968:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 801696a:	68bb      	ldr	r3, [r7, #8]
 801696c:	7d1a      	ldrb	r2, [r3, #20]
 801696e:	4b7d      	ldr	r3, [pc, #500]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016970:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 8016972:	68bb      	ldr	r3, [r7, #8]
 8016974:	7d5b      	ldrb	r3, [r3, #21]
 8016976:	00db      	lsls	r3, r3, #3
 8016978:	b2da      	uxtb	r2, r3
 801697a:	4b7a      	ldr	r3, [pc, #488]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 801697c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 801697e:	68bb      	ldr	r3, [r7, #8]
 8016980:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8016984:	4b77      	ldr	r3, [pc, #476]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016986:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 8016988:	68bb      	ldr	r3, [r7, #8]
 801698a:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 801698e:	4b75      	ldr	r3, [pc, #468]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016990:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8016992:	4a74      	ldr	r2, [pc, #464]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016994:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016998:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 801699a:	68bb      	ldr	r3, [r7, #8]
 801699c:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 80169a0:	4b70      	ldr	r3, [pc, #448]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 80169a2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 80169a4:	68bb      	ldr	r3, [r7, #8]
 80169a6:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80169aa:	4b6e      	ldr	r3, [pc, #440]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 80169ac:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80169ae:	f001 f910 	bl	8017bd2 <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 80169b2:	2000      	movs	r0, #0
 80169b4:	f000 fad8 	bl	8016f68 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80169b8:	486b      	ldr	r0, [pc, #428]	; (8016b68 <RadioSetRxGenericConfig+0x304>)
 80169ba:	f002 f9eb 	bl	8018d94 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80169be:	486b      	ldr	r0, [pc, #428]	; (8016b6c <RadioSetRxGenericConfig+0x308>)
 80169c0:	f002 fab6 	bl	8018f30 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 80169c4:	f107 0314 	add.w	r3, r7, #20
 80169c8:	4618      	mov	r0, r3
 80169ca:	f001 fdc0 	bl	801854e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80169ce:	68bb      	ldr	r3, [r7, #8]
 80169d0:	8c1b      	ldrh	r3, [r3, #32]
 80169d2:	4618      	mov	r0, r3
 80169d4:	f001 fe0a 	bl	80185ec <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 80169d8:	68bb      	ldr	r3, [r7, #8]
 80169da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80169dc:	4618      	mov	r0, r3
 80169de:	f001 fde5 	bl	80185ac <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 80169e2:	683b      	ldr	r3, [r7, #0]
 80169e4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80169e8:	fb02 f203 	mul.w	r2, r2, r3
 80169ec:	68bb      	ldr	r3, [r7, #8]
 80169ee:	68db      	ldr	r3, [r3, #12]
 80169f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80169f4:	4a5b      	ldr	r2, [pc, #364]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 80169f6:	6093      	str	r3, [r2, #8]
            break;
 80169f8:	e0af      	b.n	8016b5a <RadioSetRxGenericConfig+0x2f6>
            if  (config->lora.PreambleLen== 0)
 80169fa:	68bb      	ldr	r3, [r7, #8]
 80169fc:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80169fe:	2b00      	cmp	r3, #0
 8016a00:	d102      	bne.n	8016a08 <RadioSetRxGenericConfig+0x1a4>
                return -1;
 8016a02:	f04f 33ff 	mov.w	r3, #4294967295
 8016a06:	e0a9      	b.n	8016b5c <RadioSetRxGenericConfig+0x2f8>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8016a08:	68bb      	ldr	r3, [r7, #8]
 8016a0a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8016a0e:	2b01      	cmp	r3, #1
 8016a10:	d104      	bne.n	8016a1c <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8016a12:	68bb      	ldr	r3, [r7, #8]
 8016a14:	69db      	ldr	r3, [r3, #28]
 8016a16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016a1a:	e002      	b.n	8016a22 <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 8016a1c:	23ff      	movs	r3, #255	; 0xff
 8016a1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 8016a22:	68bb      	ldr	r3, [r7, #8]
 8016a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016a26:	2b00      	cmp	r3, #0
 8016a28:	bf14      	ite	ne
 8016a2a:	2301      	movne	r3, #1
 8016a2c:	2300      	moveq	r3, #0
 8016a2e:	b2db      	uxtb	r3, r3
 8016a30:	4618      	mov	r0, r3
 8016a32:	f001 ff69 	bl	8018908 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8016a36:	683b      	ldr	r3, [r7, #0]
 8016a38:	b2db      	uxtb	r3, r3
 8016a3a:	4618      	mov	r0, r3
 8016a3c:	f001 ff76 	bl	801892c <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8016a40:	4b48      	ldr	r3, [pc, #288]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016a42:	2201      	movs	r2, #1
 8016a44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 8016a48:	68bb      	ldr	r3, [r7, #8]
 8016a4a:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8016a4e:	4b45      	ldr	r3, [pc, #276]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016a50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8016a54:	68bb      	ldr	r3, [r7, #8]
 8016a56:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8016a5a:	4b42      	ldr	r3, [pc, #264]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016a5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 8016a60:	68bb      	ldr	r3, [r7, #8]
 8016a62:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 8016a66:	4b3f      	ldr	r3, [pc, #252]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016a68:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8016a6c:	68bb      	ldr	r3, [r7, #8]
 8016a6e:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8016a72:	2b02      	cmp	r3, #2
 8016a74:	d010      	beq.n	8016a98 <RadioSetRxGenericConfig+0x234>
 8016a76:	2b02      	cmp	r3, #2
 8016a78:	dc22      	bgt.n	8016ac0 <RadioSetRxGenericConfig+0x25c>
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	d002      	beq.n	8016a84 <RadioSetRxGenericConfig+0x220>
 8016a7e:	2b01      	cmp	r3, #1
 8016a80:	d005      	beq.n	8016a8e <RadioSetRxGenericConfig+0x22a>
                break;
 8016a82:	e01d      	b.n	8016ac0 <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8016a84:	4b37      	ldr	r3, [pc, #220]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016a86:	2200      	movs	r2, #0
 8016a88:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016a8c:	e019      	b.n	8016ac2 <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8016a8e:	4b35      	ldr	r3, [pc, #212]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016a90:	2201      	movs	r2, #1
 8016a92:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016a96:	e014      	b.n	8016ac2 <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8016a98:	68bb      	ldr	r3, [r7, #8]
 8016a9a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016a9e:	2b0b      	cmp	r3, #11
 8016aa0:	d004      	beq.n	8016aac <RadioSetRxGenericConfig+0x248>
 8016aa2:	68bb      	ldr	r3, [r7, #8]
 8016aa4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016aa8:	2b0c      	cmp	r3, #12
 8016aaa:	d104      	bne.n	8016ab6 <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8016aac:	4b2d      	ldr	r3, [pc, #180]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016aae:	2201      	movs	r2, #1
 8016ab0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016ab4:	e005      	b.n	8016ac2 <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8016ab6:	4b2b      	ldr	r3, [pc, #172]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016ab8:	2200      	movs	r2, #0
 8016aba:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016abe:	e000      	b.n	8016ac2 <RadioSetRxGenericConfig+0x25e>
                break;
 8016ac0:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8016ac2:	4b28      	ldr	r3, [pc, #160]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016ac4:	2201      	movs	r2, #1
 8016ac6:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8016ac8:	68bb      	ldr	r3, [r7, #8]
 8016aca:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8016acc:	4b25      	ldr	r3, [pc, #148]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016ace:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8016ad0:	68bb      	ldr	r3, [r7, #8]
 8016ad2:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8016ad6:	4b23      	ldr	r3, [pc, #140]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016ad8:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8016ada:	4a22      	ldr	r2, [pc, #136]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016adc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016ae0:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8016ae2:	68bb      	ldr	r3, [r7, #8]
 8016ae4:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8016ae8:	4b1e      	ldr	r3, [pc, #120]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016aea:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8016aee:	68bb      	ldr	r3, [r7, #8]
 8016af0:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8016af4:	4b1b      	ldr	r3, [pc, #108]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016af6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8016afa:	f001 f86a 	bl	8017bd2 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8016afe:	2001      	movs	r0, #1
 8016b00:	f000 fa32 	bl	8016f68 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016b04:	4818      	ldr	r0, [pc, #96]	; (8016b68 <RadioSetRxGenericConfig+0x304>)
 8016b06:	f002 f945 	bl	8018d94 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016b0a:	4818      	ldr	r0, [pc, #96]	; (8016b6c <RadioSetRxGenericConfig+0x308>)
 8016b0c:	f002 fa10 	bl	8018f30 <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8016b10:	4b14      	ldr	r3, [pc, #80]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016b12:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8016b16:	2b01      	cmp	r3, #1
 8016b18:	d10d      	bne.n	8016b36 <RadioSetRxGenericConfig+0x2d2>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8016b1a:	f240 7036 	movw	r0, #1846	; 0x736
 8016b1e:	f002 fb6f 	bl	8019200 <SUBGRF_ReadRegister>
 8016b22:	4603      	mov	r3, r0
 8016b24:	f023 0304 	bic.w	r3, r3, #4
 8016b28:	b2db      	uxtb	r3, r3
 8016b2a:	4619      	mov	r1, r3
 8016b2c:	f240 7036 	movw	r0, #1846	; 0x736
 8016b30:	f002 fb52 	bl	80191d8 <SUBGRF_WriteRegister>
 8016b34:	e00c      	b.n	8016b50 <RadioSetRxGenericConfig+0x2ec>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8016b36:	f240 7036 	movw	r0, #1846	; 0x736
 8016b3a:	f002 fb61 	bl	8019200 <SUBGRF_ReadRegister>
 8016b3e:	4603      	mov	r3, r0
 8016b40:	f043 0304 	orr.w	r3, r3, #4
 8016b44:	b2db      	uxtb	r3, r3
 8016b46:	4619      	mov	r1, r3
 8016b48:	f240 7036 	movw	r0, #1846	; 0x736
 8016b4c:	f002 fb44 	bl	80191d8 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8016b50:	4b04      	ldr	r3, [pc, #16]	; (8016b64 <RadioSetRxGenericConfig+0x300>)
 8016b52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016b56:	609a      	str	r2, [r3, #8]
            break;
 8016b58:	bf00      	nop
    }
    return status;
 8016b5a:	69fb      	ldr	r3, [r7, #28]
}
 8016b5c:	4618      	mov	r0, r3
 8016b5e:	3728      	adds	r7, #40	; 0x28
 8016b60:	46bd      	mov	sp, r7
 8016b62:	bd80      	pop	{r7, pc}
 8016b64:	200018e8 	.word	0x200018e8
 8016b68:	20001920 	.word	0x20001920
 8016b6c:	200018f6 	.word	0x200018f6

08016b70 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 8016b70:	b580      	push	{r7, lr}
 8016b72:	b088      	sub	sp, #32
 8016b74:	af00      	add	r7, sp, #0
 8016b76:	60b9      	str	r1, [r7, #8]
 8016b78:	607b      	str	r3, [r7, #4]
 8016b7a:	4603      	mov	r3, r0
 8016b7c:	73fb      	strb	r3, [r7, #15]
 8016b7e:	4613      	mov	r3, r2
 8016b80:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 8016b82:	2300      	movs	r3, #0
 8016b84:	617b      	str	r3, [r7, #20]
 8016b86:	2300      	movs	r3, #0
 8016b88:	61bb      	str	r3, [r7, #24]
    switch( modem )
 8016b8a:	7bfb      	ldrb	r3, [r7, #15]
 8016b8c:	2b02      	cmp	r3, #2
 8016b8e:	f000 811c 	beq.w	8016dca <RadioSetTxGenericConfig+0x25a>
 8016b92:	2b02      	cmp	r3, #2
 8016b94:	f300 8138 	bgt.w	8016e08 <RadioSetTxGenericConfig+0x298>
 8016b98:	2b00      	cmp	r3, #0
 8016b9a:	d003      	beq.n	8016ba4 <RadioSetTxGenericConfig+0x34>
 8016b9c:	2b01      	cmp	r3, #1
 8016b9e:	f000 8083 	beq.w	8016ca8 <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 8016ba2:	e131      	b.n	8016e08 <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 8016ba4:	68bb      	ldr	r3, [r7, #8]
 8016ba6:	689b      	ldr	r3, [r3, #8]
 8016ba8:	2b00      	cmp	r3, #0
 8016baa:	d003      	beq.n	8016bb4 <RadioSetTxGenericConfig+0x44>
 8016bac:	68bb      	ldr	r3, [r7, #8]
 8016bae:	691b      	ldr	r3, [r3, #16]
 8016bb0:	2b00      	cmp	r3, #0
 8016bb2:	d102      	bne.n	8016bba <RadioSetTxGenericConfig+0x4a>
                return -1;
 8016bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8016bb8:	e135      	b.n	8016e26 <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 8016bba:	68bb      	ldr	r3, [r7, #8]
 8016bbc:	7d1b      	ldrb	r3, [r3, #20]
 8016bbe:	2b08      	cmp	r3, #8
 8016bc0:	d902      	bls.n	8016bc8 <RadioSetTxGenericConfig+0x58>
                return -1;
 8016bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8016bc6:	e12e      	b.n	8016e26 <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8016bc8:	2300      	movs	r3, #0
 8016bca:	61fb      	str	r3, [r7, #28]
 8016bcc:	e00d      	b.n	8016bea <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 8016bce:	68bb      	ldr	r3, [r7, #8]
 8016bd0:	699a      	ldr	r2, [r3, #24]
 8016bd2:	69fb      	ldr	r3, [r7, #28]
 8016bd4:	4413      	add	r3, r2
 8016bd6:	7819      	ldrb	r1, [r3, #0]
 8016bd8:	f107 0214 	add.w	r2, r7, #20
 8016bdc:	69fb      	ldr	r3, [r7, #28]
 8016bde:	4413      	add	r3, r2
 8016be0:	460a      	mov	r2, r1
 8016be2:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8016be4:	69fb      	ldr	r3, [r7, #28]
 8016be6:	3301      	adds	r3, #1
 8016be8:	61fb      	str	r3, [r7, #28]
 8016bea:	68bb      	ldr	r3, [r7, #8]
 8016bec:	7d1b      	ldrb	r3, [r3, #20]
 8016bee:	461a      	mov	r2, r3
 8016bf0:	69fb      	ldr	r3, [r7, #28]
 8016bf2:	4293      	cmp	r3, r2
 8016bf4:	dbeb      	blt.n	8016bce <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8016bf6:	4b8e      	ldr	r3, [pc, #568]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016bf8:	2200      	movs	r2, #0
 8016bfa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8016bfe:	68bb      	ldr	r3, [r7, #8]
 8016c00:	689b      	ldr	r3, [r3, #8]
 8016c02:	4a8b      	ldr	r2, [pc, #556]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016c04:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8016c06:	68bb      	ldr	r3, [r7, #8]
 8016c08:	781a      	ldrb	r2, [r3, #0]
 8016c0a:	4b89      	ldr	r3, [pc, #548]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016c0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 8016c10:	68bb      	ldr	r3, [r7, #8]
 8016c12:	685b      	ldr	r3, [r3, #4]
 8016c14:	4618      	mov	r0, r3
 8016c16:	f000 f911 	bl	8016e3c <RadioGetFskBandwidthRegValue>
 8016c1a:	4603      	mov	r3, r0
 8016c1c:	461a      	mov	r2, r3
 8016c1e:	4b84      	ldr	r3, [pc, #528]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016c20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8016c24:	68bb      	ldr	r3, [r7, #8]
 8016c26:	68db      	ldr	r3, [r3, #12]
 8016c28:	4a81      	ldr	r2, [pc, #516]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016c2a:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8016c2c:	4b80      	ldr	r3, [pc, #512]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016c2e:	2200      	movs	r2, #0
 8016c30:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 8016c32:	68bb      	ldr	r3, [r7, #8]
 8016c34:	691b      	ldr	r3, [r3, #16]
 8016c36:	b29b      	uxth	r3, r3
 8016c38:	00db      	lsls	r3, r3, #3
 8016c3a:	b29a      	uxth	r2, r3
 8016c3c:	4b7c      	ldr	r3, [pc, #496]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016c3e:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 8016c40:	4b7b      	ldr	r3, [pc, #492]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016c42:	2204      	movs	r2, #4
 8016c44:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 8016c46:	68bb      	ldr	r3, [r7, #8]
 8016c48:	7d1b      	ldrb	r3, [r3, #20]
 8016c4a:	00db      	lsls	r3, r3, #3
 8016c4c:	b2da      	uxtb	r2, r3
 8016c4e:	4b78      	ldr	r3, [pc, #480]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016c50:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 8016c52:	4b77      	ldr	r3, [pc, #476]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016c54:	2200      	movs	r2, #0
 8016c56:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 8016c58:	68bb      	ldr	r3, [r7, #8]
 8016c5a:	7f9a      	ldrb	r2, [r3, #30]
 8016c5c:	4b74      	ldr	r3, [pc, #464]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016c5e:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 8016c60:	68bb      	ldr	r3, [r7, #8]
 8016c62:	7fda      	ldrb	r2, [r3, #31]
 8016c64:	4b72      	ldr	r3, [pc, #456]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016c66:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8016c68:	68bb      	ldr	r3, [r7, #8]
 8016c6a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8016c6e:	4b70      	ldr	r3, [pc, #448]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016c70:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8016c72:	f000 ffae 	bl	8017bd2 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8016c76:	2000      	movs	r0, #0
 8016c78:	f000 f976 	bl	8016f68 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016c7c:	486d      	ldr	r0, [pc, #436]	; (8016e34 <RadioSetTxGenericConfig+0x2c4>)
 8016c7e:	f002 f889 	bl	8018d94 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016c82:	486d      	ldr	r0, [pc, #436]	; (8016e38 <RadioSetTxGenericConfig+0x2c8>)
 8016c84:	f002 f954 	bl	8018f30 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8016c88:	f107 0314 	add.w	r3, r7, #20
 8016c8c:	4618      	mov	r0, r3
 8016c8e:	f001 fc5e 	bl	801854e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8016c92:	68bb      	ldr	r3, [r7, #8]
 8016c94:	8b9b      	ldrh	r3, [r3, #28]
 8016c96:	4618      	mov	r0, r3
 8016c98:	f001 fca8 	bl	80185ec <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8016c9c:	68bb      	ldr	r3, [r7, #8]
 8016c9e:	8c1b      	ldrh	r3, [r3, #32]
 8016ca0:	4618      	mov	r0, r3
 8016ca2:	f001 fc83 	bl	80185ac <SUBGRF_SetCrcPolynomial>
            break;
 8016ca6:	e0b0      	b.n	8016e0a <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8016ca8:	4b61      	ldr	r3, [pc, #388]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016caa:	2201      	movs	r2, #1
 8016cac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8016cb0:	68bb      	ldr	r3, [r7, #8]
 8016cb2:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8016cb6:	4b5e      	ldr	r3, [pc, #376]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016cb8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8016cbc:	68bb      	ldr	r3, [r7, #8]
 8016cbe:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8016cc2:	4b5b      	ldr	r3, [pc, #364]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016cc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 8016cc8:	68bb      	ldr	r3, [r7, #8]
 8016cca:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8016cce:	4b58      	ldr	r3, [pc, #352]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016cd0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8016cd4:	68bb      	ldr	r3, [r7, #8]
 8016cd6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8016cda:	2b02      	cmp	r3, #2
 8016cdc:	d010      	beq.n	8016d00 <RadioSetTxGenericConfig+0x190>
 8016cde:	2b02      	cmp	r3, #2
 8016ce0:	dc22      	bgt.n	8016d28 <RadioSetTxGenericConfig+0x1b8>
 8016ce2:	2b00      	cmp	r3, #0
 8016ce4:	d002      	beq.n	8016cec <RadioSetTxGenericConfig+0x17c>
 8016ce6:	2b01      	cmp	r3, #1
 8016ce8:	d005      	beq.n	8016cf6 <RadioSetTxGenericConfig+0x186>
                break;
 8016cea:	e01d      	b.n	8016d28 <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8016cec:	4b50      	ldr	r3, [pc, #320]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016cee:	2200      	movs	r2, #0
 8016cf0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016cf4:	e019      	b.n	8016d2a <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8016cf6:	4b4e      	ldr	r3, [pc, #312]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016cf8:	2201      	movs	r2, #1
 8016cfa:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016cfe:	e014      	b.n	8016d2a <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8016d00:	68bb      	ldr	r3, [r7, #8]
 8016d02:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8016d06:	2b0b      	cmp	r3, #11
 8016d08:	d004      	beq.n	8016d14 <RadioSetTxGenericConfig+0x1a4>
 8016d0a:	68bb      	ldr	r3, [r7, #8]
 8016d0c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8016d10:	2b0c      	cmp	r3, #12
 8016d12:	d104      	bne.n	8016d1e <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8016d14:	4b46      	ldr	r3, [pc, #280]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016d16:	2201      	movs	r2, #1
 8016d18:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016d1c:	e005      	b.n	8016d2a <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8016d1e:	4b44      	ldr	r3, [pc, #272]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016d20:	2200      	movs	r2, #0
 8016d22:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016d26:	e000      	b.n	8016d2a <RadioSetTxGenericConfig+0x1ba>
                break;
 8016d28:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 8016d2a:	68bb      	ldr	r3, [r7, #8]
 8016d2c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8016d30:	2b00      	cmp	r3, #0
 8016d32:	bf14      	ite	ne
 8016d34:	2301      	movne	r3, #1
 8016d36:	2300      	moveq	r3, #0
 8016d38:	b2db      	uxtb	r3, r3
 8016d3a:	461a      	mov	r2, r3
 8016d3c:	4b3c      	ldr	r3, [pc, #240]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016d3e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8016d42:	4b3b      	ldr	r3, [pc, #236]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016d44:	2201      	movs	r2, #1
 8016d46:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8016d48:	68bb      	ldr	r3, [r7, #8]
 8016d4a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8016d4c:	4b38      	ldr	r3, [pc, #224]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016d4e:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8016d50:	68bb      	ldr	r3, [r7, #8]
 8016d52:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8016d56:	4b36      	ldr	r3, [pc, #216]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016d58:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8016d5a:	68bb      	ldr	r3, [r7, #8]
 8016d5c:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8016d60:	4b33      	ldr	r3, [pc, #204]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016d62:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8016d66:	68bb      	ldr	r3, [r7, #8]
 8016d68:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8016d6c:	4b30      	ldr	r3, [pc, #192]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016d6e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8016d72:	f000 ff2e 	bl	8017bd2 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8016d76:	2001      	movs	r0, #1
 8016d78:	f000 f8f6 	bl	8016f68 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016d7c:	482d      	ldr	r0, [pc, #180]	; (8016e34 <RadioSetTxGenericConfig+0x2c4>)
 8016d7e:	f002 f809 	bl	8018d94 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016d82:	482d      	ldr	r0, [pc, #180]	; (8016e38 <RadioSetTxGenericConfig+0x2c8>)
 8016d84:	f002 f8d4 	bl	8018f30 <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8016d88:	4b29      	ldr	r3, [pc, #164]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016d8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8016d8e:	2b06      	cmp	r3, #6
 8016d90:	d10d      	bne.n	8016dae <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8016d92:	f640 0089 	movw	r0, #2185	; 0x889
 8016d96:	f002 fa33 	bl	8019200 <SUBGRF_ReadRegister>
 8016d9a:	4603      	mov	r3, r0
 8016d9c:	f023 0304 	bic.w	r3, r3, #4
 8016da0:	b2db      	uxtb	r3, r3
 8016da2:	4619      	mov	r1, r3
 8016da4:	f640 0089 	movw	r0, #2185	; 0x889
 8016da8:	f002 fa16 	bl	80191d8 <SUBGRF_WriteRegister>
            break;
 8016dac:	e02d      	b.n	8016e0a <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8016dae:	f640 0089 	movw	r0, #2185	; 0x889
 8016db2:	f002 fa25 	bl	8019200 <SUBGRF_ReadRegister>
 8016db6:	4603      	mov	r3, r0
 8016db8:	f043 0304 	orr.w	r3, r3, #4
 8016dbc:	b2db      	uxtb	r3, r3
 8016dbe:	4619      	mov	r1, r3
 8016dc0:	f640 0089 	movw	r0, #2185	; 0x889
 8016dc4:	f002 fa08 	bl	80191d8 <SUBGRF_WriteRegister>
            break;
 8016dc8:	e01f      	b.n	8016e0a <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 8016dca:	68bb      	ldr	r3, [r7, #8]
 8016dcc:	689b      	ldr	r3, [r3, #8]
 8016dce:	2b00      	cmp	r3, #0
 8016dd0:	d004      	beq.n	8016ddc <RadioSetTxGenericConfig+0x26c>
 8016dd2:	68bb      	ldr	r3, [r7, #8]
 8016dd4:	689b      	ldr	r3, [r3, #8]
 8016dd6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8016dda:	d902      	bls.n	8016de2 <RadioSetTxGenericConfig+0x272>
                return -1;
 8016ddc:	f04f 33ff 	mov.w	r3, #4294967295
 8016de0:	e021      	b.n	8016e26 <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 8016de2:	2002      	movs	r0, #2
 8016de4:	f000 f8c0 	bl	8016f68 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8016de8:	4b11      	ldr	r3, [pc, #68]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016dea:	2202      	movs	r2, #2
 8016dec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 8016df0:	68bb      	ldr	r3, [r7, #8]
 8016df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016df4:	4a0e      	ldr	r2, [pc, #56]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016df6:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8016df8:	4b0d      	ldr	r3, [pc, #52]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016dfa:	2216      	movs	r2, #22
 8016dfc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016e00:	480c      	ldr	r0, [pc, #48]	; (8016e34 <RadioSetTxGenericConfig+0x2c4>)
 8016e02:	f001 ffc7 	bl	8018d94 <SUBGRF_SetModulationParams>
            break;
 8016e06:	e000      	b.n	8016e0a <RadioSetTxGenericConfig+0x29a>
            break;
 8016e08:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8016e0a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016e0e:	4618      	mov	r0, r3
 8016e10:	f002 fa86 	bl	8019320 <SUBGRF_SetRfTxPower>
 8016e14:	4603      	mov	r3, r0
 8016e16:	461a      	mov	r2, r3
 8016e18:	4b05      	ldr	r3, [pc, #20]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016e1a:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 8016e1e:	4a04      	ldr	r2, [pc, #16]	; (8016e30 <RadioSetTxGenericConfig+0x2c0>)
 8016e20:	687b      	ldr	r3, [r7, #4]
 8016e22:	6053      	str	r3, [r2, #4]
    return 0;
 8016e24:	2300      	movs	r3, #0
}
 8016e26:	4618      	mov	r0, r3
 8016e28:	3720      	adds	r7, #32
 8016e2a:	46bd      	mov	sp, r7
 8016e2c:	bd80      	pop	{r7, pc}
 8016e2e:	bf00      	nop
 8016e30:	200018e8 	.word	0x200018e8
 8016e34:	20001920 	.word	0x20001920
 8016e38:	200018f6 	.word	0x200018f6

08016e3c <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 8016e3c:	b480      	push	{r7}
 8016e3e:	b085      	sub	sp, #20
 8016e40:	af00      	add	r7, sp, #0
 8016e42:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	2b00      	cmp	r3, #0
 8016e48:	d101      	bne.n	8016e4e <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 8016e4a:	231f      	movs	r3, #31
 8016e4c:	e016      	b.n	8016e7c <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8016e4e:	2300      	movs	r3, #0
 8016e50:	73fb      	strb	r3, [r7, #15]
 8016e52:	e00f      	b.n	8016e74 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8016e54:	7bfb      	ldrb	r3, [r7, #15]
 8016e56:	4a0c      	ldr	r2, [pc, #48]	; (8016e88 <RadioGetFskBandwidthRegValue+0x4c>)
 8016e58:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8016e5c:	687a      	ldr	r2, [r7, #4]
 8016e5e:	429a      	cmp	r2, r3
 8016e60:	d205      	bcs.n	8016e6e <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 8016e62:	7bfb      	ldrb	r3, [r7, #15]
 8016e64:	4a08      	ldr	r2, [pc, #32]	; (8016e88 <RadioGetFskBandwidthRegValue+0x4c>)
 8016e66:	00db      	lsls	r3, r3, #3
 8016e68:	4413      	add	r3, r2
 8016e6a:	791b      	ldrb	r3, [r3, #4]
 8016e6c:	e006      	b.n	8016e7c <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8016e6e:	7bfb      	ldrb	r3, [r7, #15]
 8016e70:	3301      	adds	r3, #1
 8016e72:	73fb      	strb	r3, [r7, #15]
 8016e74:	7bfb      	ldrb	r3, [r7, #15]
 8016e76:	2b15      	cmp	r3, #21
 8016e78:	d9ec      	bls.n	8016e54 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 8016e7a:	e7fe      	b.n	8016e7a <RadioGetFskBandwidthRegValue+0x3e>
}
 8016e7c:	4618      	mov	r0, r3
 8016e7e:	3714      	adds	r7, #20
 8016e80:	46bd      	mov	sp, r7
 8016e82:	bc80      	pop	{r7}
 8016e84:	4770      	bx	lr
 8016e86:	bf00      	nop
 8016e88:	0801b9f8 	.word	0x0801b9f8

08016e8c <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 8016e8c:	b580      	push	{r7, lr}
 8016e8e:	b084      	sub	sp, #16
 8016e90:	af02      	add	r7, sp, #8
 8016e92:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8016e94:	4a21      	ldr	r2, [pc, #132]	; (8016f1c <RadioInit+0x90>)
 8016e96:	687b      	ldr	r3, [r7, #4]
 8016e98:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8016e9a:	4b21      	ldr	r3, [pc, #132]	; (8016f20 <RadioInit+0x94>)
 8016e9c:	2200      	movs	r2, #0
 8016e9e:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8016ea0:	4b1f      	ldr	r3, [pc, #124]	; (8016f20 <RadioInit+0x94>)
 8016ea2:	2200      	movs	r2, #0
 8016ea4:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8016ea6:	4b1e      	ldr	r3, [pc, #120]	; (8016f20 <RadioInit+0x94>)
 8016ea8:	2200      	movs	r2, #0
 8016eaa:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 8016eac:	481d      	ldr	r0, [pc, #116]	; (8016f24 <RadioInit+0x98>)
 8016eae:	f001 fab9 	bl	8018424 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 8016eb2:	2000      	movs	r0, #0
 8016eb4:	f000 ffce 	bl	8017e54 <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 8016eb8:	f001 fd6a 	bl	8018990 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8016ebc:	2100      	movs	r1, #0
 8016ebe:	2000      	movs	r0, #0
 8016ec0:	f002 f8d6 	bl	8019070 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 8016ec4:	2204      	movs	r2, #4
 8016ec6:	2100      	movs	r1, #0
 8016ec8:	2001      	movs	r0, #1
 8016eca:	f001 fefb 	bl	8018cc4 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8016ece:	2300      	movs	r3, #0
 8016ed0:	2200      	movs	r2, #0
 8016ed2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8016ed6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8016eda:	f001 fe27 	bl	8018b2c <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8016ede:	f000 fe65 	bl	8017bac <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8016ee2:	2300      	movs	r3, #0
 8016ee4:	9300      	str	r3, [sp, #0]
 8016ee6:	4b10      	ldr	r3, [pc, #64]	; (8016f28 <RadioInit+0x9c>)
 8016ee8:	2200      	movs	r2, #0
 8016eea:	f04f 31ff 	mov.w	r1, #4294967295
 8016eee:	480f      	ldr	r0, [pc, #60]	; (8016f2c <RadioInit+0xa0>)
 8016ef0:	f003 f8ce 	bl	801a090 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8016ef4:	2300      	movs	r3, #0
 8016ef6:	9300      	str	r3, [sp, #0]
 8016ef8:	4b0d      	ldr	r3, [pc, #52]	; (8016f30 <RadioInit+0xa4>)
 8016efa:	2200      	movs	r2, #0
 8016efc:	f04f 31ff 	mov.w	r1, #4294967295
 8016f00:	480c      	ldr	r0, [pc, #48]	; (8016f34 <RadioInit+0xa8>)
 8016f02:	f003 f8c5 	bl	801a090 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8016f06:	4809      	ldr	r0, [pc, #36]	; (8016f2c <RadioInit+0xa0>)
 8016f08:	f003 f966 	bl	801a1d8 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8016f0c:	4809      	ldr	r0, [pc, #36]	; (8016f34 <RadioInit+0xa8>)
 8016f0e:	f003 f963 	bl	801a1d8 <UTIL_TIMER_Stop>
}
 8016f12:	bf00      	nop
 8016f14:	3708      	adds	r7, #8
 8016f16:	46bd      	mov	sp, r7
 8016f18:	bd80      	pop	{r7, pc}
 8016f1a:	bf00      	nop
 8016f1c:	20001344 	.word	0x20001344
 8016f20:	200018e8 	.word	0x200018e8
 8016f24:	08017f21 	.word	0x08017f21
 8016f28:	08017ec1 	.word	0x08017ec1
 8016f2c:	20001940 	.word	0x20001940
 8016f30:	08017ef1 	.word	0x08017ef1
 8016f34:	20001958 	.word	0x20001958

08016f38 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8016f38:	b580      	push	{r7, lr}
 8016f3a:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8016f3c:	f001 fab8 	bl	80184b0 <SUBGRF_GetOperatingMode>
 8016f40:	4603      	mov	r3, r0
 8016f42:	2b07      	cmp	r3, #7
 8016f44:	d00a      	beq.n	8016f5c <RadioGetStatus+0x24>
 8016f46:	2b07      	cmp	r3, #7
 8016f48:	dc0a      	bgt.n	8016f60 <RadioGetStatus+0x28>
 8016f4a:	2b04      	cmp	r3, #4
 8016f4c:	d002      	beq.n	8016f54 <RadioGetStatus+0x1c>
 8016f4e:	2b05      	cmp	r3, #5
 8016f50:	d002      	beq.n	8016f58 <RadioGetStatus+0x20>
 8016f52:	e005      	b.n	8016f60 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8016f54:	2302      	movs	r3, #2
 8016f56:	e004      	b.n	8016f62 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8016f58:	2301      	movs	r3, #1
 8016f5a:	e002      	b.n	8016f62 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8016f5c:	2303      	movs	r3, #3
 8016f5e:	e000      	b.n	8016f62 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8016f60:	2300      	movs	r3, #0
    }
}
 8016f62:	4618      	mov	r0, r3
 8016f64:	bd80      	pop	{r7, pc}
	...

08016f68 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8016f68:	b580      	push	{r7, lr}
 8016f6a:	b082      	sub	sp, #8
 8016f6c:	af00      	add	r7, sp, #0
 8016f6e:	4603      	mov	r3, r0
 8016f70:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8016f72:	4a19      	ldr	r2, [pc, #100]	; (8016fd8 <RadioSetModem+0x70>)
 8016f74:	79fb      	ldrb	r3, [r7, #7]
 8016f76:	7013      	strb	r3, [r2, #0]
    switch( modem )
 8016f78:	79fb      	ldrb	r3, [r7, #7]
 8016f7a:	2b04      	cmp	r3, #4
 8016f7c:	d023      	beq.n	8016fc6 <RadioSetModem+0x5e>
 8016f7e:	2b04      	cmp	r3, #4
 8016f80:	dc03      	bgt.n	8016f8a <RadioSetModem+0x22>
 8016f82:	2b01      	cmp	r3, #1
 8016f84:	d008      	beq.n	8016f98 <RadioSetModem+0x30>
 8016f86:	2b03      	cmp	r3, #3
 8016f88:	d019      	beq.n	8016fbe <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8016f8a:	2000      	movs	r0, #0
 8016f8c:	f001 fe72 	bl	8018c74 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 8016f90:	4b11      	ldr	r3, [pc, #68]	; (8016fd8 <RadioSetModem+0x70>)
 8016f92:	2200      	movs	r2, #0
 8016f94:	735a      	strb	r2, [r3, #13]
            break;
 8016f96:	e01b      	b.n	8016fd0 <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8016f98:	2001      	movs	r0, #1
 8016f9a:	f001 fe6b 	bl	8018c74 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8016f9e:	4b0e      	ldr	r3, [pc, #56]	; (8016fd8 <RadioSetModem+0x70>)
 8016fa0:	7b5a      	ldrb	r2, [r3, #13]
 8016fa2:	4b0d      	ldr	r3, [pc, #52]	; (8016fd8 <RadioSetModem+0x70>)
 8016fa4:	7b1b      	ldrb	r3, [r3, #12]
 8016fa6:	429a      	cmp	r2, r3
 8016fa8:	d011      	beq.n	8016fce <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8016faa:	4b0b      	ldr	r3, [pc, #44]	; (8016fd8 <RadioSetModem+0x70>)
 8016fac:	7b1a      	ldrb	r2, [r3, #12]
 8016fae:	4b0a      	ldr	r3, [pc, #40]	; (8016fd8 <RadioSetModem+0x70>)
 8016fb0:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8016fb2:	4b09      	ldr	r3, [pc, #36]	; (8016fd8 <RadioSetModem+0x70>)
 8016fb4:	7b5b      	ldrb	r3, [r3, #13]
 8016fb6:	4618      	mov	r0, r3
 8016fb8:	f000 ff4c 	bl	8017e54 <RadioSetPublicNetwork>
            }
            break;
 8016fbc:	e007      	b.n	8016fce <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8016fbe:	2002      	movs	r0, #2
 8016fc0:	f001 fe58 	bl	8018c74 <SUBGRF_SetPacketType>
            break;
 8016fc4:	e004      	b.n	8016fd0 <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8016fc6:	2000      	movs	r0, #0
 8016fc8:	f001 fe54 	bl	8018c74 <SUBGRF_SetPacketType>
            break;
 8016fcc:	e000      	b.n	8016fd0 <RadioSetModem+0x68>
            break;
 8016fce:	bf00      	nop
    }
}
 8016fd0:	bf00      	nop
 8016fd2:	3708      	adds	r7, #8
 8016fd4:	46bd      	mov	sp, r7
 8016fd6:	bd80      	pop	{r7, pc}
 8016fd8:	200018e8 	.word	0x200018e8

08016fdc <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8016fdc:	b580      	push	{r7, lr}
 8016fde:	b082      	sub	sp, #8
 8016fe0:	af00      	add	r7, sp, #0
 8016fe2:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8016fe4:	6878      	ldr	r0, [r7, #4]
 8016fe6:	f001 fe01 	bl	8018bec <SUBGRF_SetRfFrequency>
}
 8016fea:	bf00      	nop
 8016fec:	3708      	adds	r7, #8
 8016fee:	46bd      	mov	sp, r7
 8016ff0:	bd80      	pop	{r7, pc}

08016ff2 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8016ff2:	b580      	push	{r7, lr}
 8016ff4:	b090      	sub	sp, #64	; 0x40
 8016ff6:	af0a      	add	r7, sp, #40	; 0x28
 8016ff8:	60f8      	str	r0, [r7, #12]
 8016ffa:	60b9      	str	r1, [r7, #8]
 8016ffc:	603b      	str	r3, [r7, #0]
 8016ffe:	4613      	mov	r3, r2
 8017000:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8017002:	2301      	movs	r3, #1
 8017004:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8017006:	2300      	movs	r3, #0
 8017008:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801700a:	2300      	movs	r3, #0
 801700c:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801700e:	f000 fde0 	bl	8017bd2 <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 8017012:	2000      	movs	r0, #0
 8017014:	f7ff ffa8 	bl	8016f68 <RadioSetModem>

    RadioSetChannel( freq );
 8017018:	68f8      	ldr	r0, [r7, #12]
 801701a:	f7ff ffdf 	bl	8016fdc <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801701e:	2301      	movs	r3, #1
 8017020:	9309      	str	r3, [sp, #36]	; 0x24
 8017022:	2300      	movs	r3, #0
 8017024:	9308      	str	r3, [sp, #32]
 8017026:	2300      	movs	r3, #0
 8017028:	9307      	str	r3, [sp, #28]
 801702a:	2300      	movs	r3, #0
 801702c:	9306      	str	r3, [sp, #24]
 801702e:	2300      	movs	r3, #0
 8017030:	9305      	str	r3, [sp, #20]
 8017032:	2300      	movs	r3, #0
 8017034:	9304      	str	r3, [sp, #16]
 8017036:	2300      	movs	r3, #0
 8017038:	9303      	str	r3, [sp, #12]
 801703a:	2300      	movs	r3, #0
 801703c:	9302      	str	r3, [sp, #8]
 801703e:	2303      	movs	r3, #3
 8017040:	9301      	str	r3, [sp, #4]
 8017042:	68bb      	ldr	r3, [r7, #8]
 8017044:	9300      	str	r3, [sp, #0]
 8017046:	2300      	movs	r3, #0
 8017048:	f44f 7216 	mov.w	r2, #600	; 0x258
 801704c:	68b9      	ldr	r1, [r7, #8]
 801704e:	2000      	movs	r0, #0
 8017050:	f000 f840 	bl	80170d4 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8017054:	2000      	movs	r0, #0
 8017056:	f000 fdc3 	bl	8017be0 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801705a:	f000 ff29 	bl	8017eb0 <RadioGetWakeupTime>
 801705e:	4603      	mov	r3, r0
 8017060:	4618      	mov	r0, r3
 8017062:	f7ea fe30 	bl	8001cc6 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8017066:	f003 f9d1 	bl	801a40c <UTIL_TIMER_GetCurrentTime>
 801706a:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801706c:	e00d      	b.n	801708a <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 801706e:	2000      	movs	r0, #0
 8017070:	f000 fe6e 	bl	8017d50 <RadioRssi>
 8017074:	4603      	mov	r3, r0
 8017076:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8017078:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801707c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8017080:	429a      	cmp	r2, r3
 8017082:	dd02      	ble.n	801708a <RadioIsChannelFree+0x98>
        {
            status = false;
 8017084:	2300      	movs	r3, #0
 8017086:	75fb      	strb	r3, [r7, #23]
            break;
 8017088:	e006      	b.n	8017098 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801708a:	6938      	ldr	r0, [r7, #16]
 801708c:	f003 f9d0 	bl	801a430 <UTIL_TIMER_GetElapsedTime>
 8017090:	4602      	mov	r2, r0
 8017092:	683b      	ldr	r3, [r7, #0]
 8017094:	4293      	cmp	r3, r2
 8017096:	d8ea      	bhi.n	801706e <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8017098:	f000 fd9b 	bl	8017bd2 <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 801709c:	7dfb      	ldrb	r3, [r7, #23]
}
 801709e:	4618      	mov	r0, r3
 80170a0:	3718      	adds	r7, #24
 80170a2:	46bd      	mov	sp, r7
 80170a4:	bd80      	pop	{r7, pc}

080170a6 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 80170a6:	b580      	push	{r7, lr}
 80170a8:	b082      	sub	sp, #8
 80170aa:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 80170ac:	2300      	movs	r3, #0
 80170ae:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 80170b0:	2001      	movs	r0, #1
 80170b2:	f7ff ff59 	bl	8016f68 <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80170b6:	2300      	movs	r3, #0
 80170b8:	2200      	movs	r2, #0
 80170ba:	2100      	movs	r1, #0
 80170bc:	2000      	movs	r0, #0
 80170be:	f001 fd35 	bl	8018b2c <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 80170c2:	f001 fac6 	bl	8018652 <SUBGRF_GetRandom>
 80170c6:	6078      	str	r0, [r7, #4]

    return rnd;
 80170c8:	687b      	ldr	r3, [r7, #4]
}
 80170ca:	4618      	mov	r0, r3
 80170cc:	3708      	adds	r7, #8
 80170ce:	46bd      	mov	sp, r7
 80170d0:	bd80      	pop	{r7, pc}
	...

080170d4 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 80170d4:	b580      	push	{r7, lr}
 80170d6:	b08a      	sub	sp, #40	; 0x28
 80170d8:	af00      	add	r7, sp, #0
 80170da:	60b9      	str	r1, [r7, #8]
 80170dc:	607a      	str	r2, [r7, #4]
 80170de:	461a      	mov	r2, r3
 80170e0:	4603      	mov	r3, r0
 80170e2:	73fb      	strb	r3, [r7, #15]
 80170e4:	4613      	mov	r3, r2
 80170e6:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 80170e8:	4abc      	ldr	r2, [pc, #752]	; (80173dc <RadioSetRxConfig+0x308>)
 80170ea:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80170ee:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 80170f0:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80170f4:	2b00      	cmp	r3, #0
 80170f6:	d001      	beq.n	80170fc <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 80170f8:	2300      	movs	r3, #0
 80170fa:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 80170fc:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8017100:	2b00      	cmp	r3, #0
 8017102:	d004      	beq.n	801710e <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 8017104:	4ab6      	ldr	r2, [pc, #728]	; (80173e0 <RadioSetRxConfig+0x30c>)
 8017106:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801710a:	7013      	strb	r3, [r2, #0]
 801710c:	e002      	b.n	8017114 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801710e:	4bb4      	ldr	r3, [pc, #720]	; (80173e0 <RadioSetRxConfig+0x30c>)
 8017110:	22ff      	movs	r2, #255	; 0xff
 8017112:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8017114:	7bfb      	ldrb	r3, [r7, #15]
 8017116:	2b04      	cmp	r3, #4
 8017118:	d009      	beq.n	801712e <RadioSetRxConfig+0x5a>
 801711a:	2b04      	cmp	r3, #4
 801711c:	f300 81da 	bgt.w	80174d4 <RadioSetRxConfig+0x400>
 8017120:	2b00      	cmp	r3, #0
 8017122:	f000 80bf 	beq.w	80172a4 <RadioSetRxConfig+0x1d0>
 8017126:	2b01      	cmp	r3, #1
 8017128:	f000 812c 	beq.w	8017384 <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801712c:	e1d2      	b.n	80174d4 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801712e:	2001      	movs	r0, #1
 8017130:	f001 fbea 	bl	8018908 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8017134:	4ba9      	ldr	r3, [pc, #676]	; (80173dc <RadioSetRxConfig+0x308>)
 8017136:	2200      	movs	r2, #0
 8017138:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801713c:	4aa7      	ldr	r2, [pc, #668]	; (80173dc <RadioSetRxConfig+0x308>)
 801713e:	687b      	ldr	r3, [r7, #4]
 8017140:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8017142:	4ba6      	ldr	r3, [pc, #664]	; (80173dc <RadioSetRxConfig+0x308>)
 8017144:	2209      	movs	r2, #9
 8017146:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 801714a:	4ba4      	ldr	r3, [pc, #656]	; (80173dc <RadioSetRxConfig+0x308>)
 801714c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8017150:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8017152:	68b8      	ldr	r0, [r7, #8]
 8017154:	f7ff fe72 	bl	8016e3c <RadioGetFskBandwidthRegValue>
 8017158:	4603      	mov	r3, r0
 801715a:	461a      	mov	r2, r3
 801715c:	4b9f      	ldr	r3, [pc, #636]	; (80173dc <RadioSetRxConfig+0x308>)
 801715e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8017162:	4b9e      	ldr	r3, [pc, #632]	; (80173dc <RadioSetRxConfig+0x308>)
 8017164:	2200      	movs	r2, #0
 8017166:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8017168:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801716a:	00db      	lsls	r3, r3, #3
 801716c:	b29a      	uxth	r2, r3
 801716e:	4b9b      	ldr	r3, [pc, #620]	; (80173dc <RadioSetRxConfig+0x308>)
 8017170:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8017172:	4b9a      	ldr	r3, [pc, #616]	; (80173dc <RadioSetRxConfig+0x308>)
 8017174:	2200      	movs	r2, #0
 8017176:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8017178:	4b98      	ldr	r3, [pc, #608]	; (80173dc <RadioSetRxConfig+0x308>)
 801717a:	2210      	movs	r2, #16
 801717c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801717e:	4b97      	ldr	r3, [pc, #604]	; (80173dc <RadioSetRxConfig+0x308>)
 8017180:	2200      	movs	r2, #0
 8017182:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8017184:	4b95      	ldr	r3, [pc, #596]	; (80173dc <RadioSetRxConfig+0x308>)
 8017186:	2200      	movs	r2, #0
 8017188:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801718a:	4b95      	ldr	r3, [pc, #596]	; (80173e0 <RadioSetRxConfig+0x30c>)
 801718c:	781a      	ldrb	r2, [r3, #0]
 801718e:	4b93      	ldr	r3, [pc, #588]	; (80173dc <RadioSetRxConfig+0x308>)
 8017190:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8017192:	4b92      	ldr	r3, [pc, #584]	; (80173dc <RadioSetRxConfig+0x308>)
 8017194:	2201      	movs	r2, #1
 8017196:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8017198:	4b90      	ldr	r3, [pc, #576]	; (80173dc <RadioSetRxConfig+0x308>)
 801719a:	2200      	movs	r2, #0
 801719c:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801719e:	2004      	movs	r0, #4
 80171a0:	f7ff fee2 	bl	8016f68 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80171a4:	488f      	ldr	r0, [pc, #572]	; (80173e4 <RadioSetRxConfig+0x310>)
 80171a6:	f001 fdf5 	bl	8018d94 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80171aa:	488f      	ldr	r0, [pc, #572]	; (80173e8 <RadioSetRxConfig+0x314>)
 80171ac:	f001 fec0 	bl	8018f30 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80171b0:	4a8e      	ldr	r2, [pc, #568]	; (80173ec <RadioSetRxConfig+0x318>)
 80171b2:	f107 031c 	add.w	r3, r7, #28
 80171b6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80171ba:	e883 0003 	stmia.w	r3, {r0, r1}
 80171be:	f107 031c 	add.w	r3, r7, #28
 80171c2:	4618      	mov	r0, r3
 80171c4:	f001 f9c3 	bl	801854e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80171c8:	f240 10ff 	movw	r0, #511	; 0x1ff
 80171cc:	f001 fa0e 	bl	80185ec <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 80171d0:	f640 00b8 	movw	r0, #2232	; 0x8b8
 80171d4:	f000 fddb 	bl	8017d8e <RadioRead>
 80171d8:	4603      	mov	r3, r0
 80171da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 80171de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80171e2:	f023 0310 	bic.w	r3, r3, #16
 80171e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 80171ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80171ee:	4619      	mov	r1, r3
 80171f0:	f640 00b8 	movw	r0, #2232	; 0x8b8
 80171f4:	f000 fdb9 	bl	8017d6a <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 80171f8:	2104      	movs	r1, #4
 80171fa:	f640 00b9 	movw	r0, #2233	; 0x8b9
 80171fe:	f000 fdb4 	bl	8017d6a <RadioWrite>
            modReg= RadioRead(0x89b);
 8017202:	f640 009b 	movw	r0, #2203	; 0x89b
 8017206:	f000 fdc2 	bl	8017d8e <RadioRead>
 801720a:	4603      	mov	r3, r0
 801720c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8017210:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017214:	f023 031c 	bic.w	r3, r3, #28
 8017218:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 801721c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017220:	f043 0308 	orr.w	r3, r3, #8
 8017224:	b2db      	uxtb	r3, r3
 8017226:	4619      	mov	r1, r3
 8017228:	f640 009b 	movw	r0, #2203	; 0x89b
 801722c:	f000 fd9d 	bl	8017d6a <RadioWrite>
            modReg= RadioRead(0x6d1);
 8017230:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8017234:	f000 fdab 	bl	8017d8e <RadioRead>
 8017238:	4603      	mov	r3, r0
 801723a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801723e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017242:	f023 0318 	bic.w	r3, r3, #24
 8017246:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 801724a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801724e:	f043 0318 	orr.w	r3, r3, #24
 8017252:	b2db      	uxtb	r3, r3
 8017254:	4619      	mov	r1, r3
 8017256:	f240 60d1 	movw	r0, #1745	; 0x6d1
 801725a:	f000 fd86 	bl	8017d6a <RadioWrite>
            modReg= RadioRead(0x6ac);
 801725e:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8017262:	f000 fd94 	bl	8017d8e <RadioRead>
 8017266:	4603      	mov	r3, r0
 8017268:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 801726c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017270:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8017274:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 8017278:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801727c:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8017280:	b2db      	uxtb	r3, r3
 8017282:	4619      	mov	r1, r3
 8017284:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8017288:	f000 fd6f 	bl	8017d6a <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801728c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801728e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8017292:	fb02 f303 	mul.w	r3, r2, r3
 8017296:	461a      	mov	r2, r3
 8017298:	687b      	ldr	r3, [r7, #4]
 801729a:	fbb2 f3f3 	udiv	r3, r2, r3
 801729e:	4a4f      	ldr	r2, [pc, #316]	; (80173dc <RadioSetRxConfig+0x308>)
 80172a0:	6093      	str	r3, [r2, #8]
            break;
 80172a2:	e118      	b.n	80174d6 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80172a4:	2000      	movs	r0, #0
 80172a6:	f001 fb2f 	bl	8018908 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80172aa:	4b4c      	ldr	r3, [pc, #304]	; (80173dc <RadioSetRxConfig+0x308>)
 80172ac:	2200      	movs	r2, #0
 80172ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80172b2:	4a4a      	ldr	r2, [pc, #296]	; (80173dc <RadioSetRxConfig+0x308>)
 80172b4:	687b      	ldr	r3, [r7, #4]
 80172b6:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80172b8:	4b48      	ldr	r3, [pc, #288]	; (80173dc <RadioSetRxConfig+0x308>)
 80172ba:	220b      	movs	r2, #11
 80172bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 80172c0:	68b8      	ldr	r0, [r7, #8]
 80172c2:	f7ff fdbb 	bl	8016e3c <RadioGetFskBandwidthRegValue>
 80172c6:	4603      	mov	r3, r0
 80172c8:	461a      	mov	r2, r3
 80172ca:	4b44      	ldr	r3, [pc, #272]	; (80173dc <RadioSetRxConfig+0x308>)
 80172cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80172d0:	4b42      	ldr	r3, [pc, #264]	; (80173dc <RadioSetRxConfig+0x308>)
 80172d2:	2200      	movs	r2, #0
 80172d4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80172d6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80172d8:	00db      	lsls	r3, r3, #3
 80172da:	b29a      	uxth	r2, r3
 80172dc:	4b3f      	ldr	r3, [pc, #252]	; (80173dc <RadioSetRxConfig+0x308>)
 80172de:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80172e0:	4b3e      	ldr	r3, [pc, #248]	; (80173dc <RadioSetRxConfig+0x308>)
 80172e2:	2204      	movs	r2, #4
 80172e4:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 80172e6:	4b3d      	ldr	r3, [pc, #244]	; (80173dc <RadioSetRxConfig+0x308>)
 80172e8:	2218      	movs	r2, #24
 80172ea:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80172ec:	4b3b      	ldr	r3, [pc, #236]	; (80173dc <RadioSetRxConfig+0x308>)
 80172ee:	2200      	movs	r2, #0
 80172f0:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80172f2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80172f6:	f083 0301 	eor.w	r3, r3, #1
 80172fa:	b2db      	uxtb	r3, r3
 80172fc:	461a      	mov	r2, r3
 80172fe:	4b37      	ldr	r3, [pc, #220]	; (80173dc <RadioSetRxConfig+0x308>)
 8017300:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8017302:	4b37      	ldr	r3, [pc, #220]	; (80173e0 <RadioSetRxConfig+0x30c>)
 8017304:	781a      	ldrb	r2, [r3, #0]
 8017306:	4b35      	ldr	r3, [pc, #212]	; (80173dc <RadioSetRxConfig+0x308>)
 8017308:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801730a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801730e:	2b00      	cmp	r3, #0
 8017310:	d003      	beq.n	801731a <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8017312:	4b32      	ldr	r3, [pc, #200]	; (80173dc <RadioSetRxConfig+0x308>)
 8017314:	22f2      	movs	r2, #242	; 0xf2
 8017316:	75da      	strb	r2, [r3, #23]
 8017318:	e002      	b.n	8017320 <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801731a:	4b30      	ldr	r3, [pc, #192]	; (80173dc <RadioSetRxConfig+0x308>)
 801731c:	2201      	movs	r2, #1
 801731e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8017320:	4b2e      	ldr	r3, [pc, #184]	; (80173dc <RadioSetRxConfig+0x308>)
 8017322:	2201      	movs	r2, #1
 8017324:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8017326:	f000 fc54 	bl	8017bd2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801732a:	4b2c      	ldr	r3, [pc, #176]	; (80173dc <RadioSetRxConfig+0x308>)
 801732c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8017330:	2b00      	cmp	r3, #0
 8017332:	bf14      	ite	ne
 8017334:	2301      	movne	r3, #1
 8017336:	2300      	moveq	r3, #0
 8017338:	b2db      	uxtb	r3, r3
 801733a:	4618      	mov	r0, r3
 801733c:	f7ff fe14 	bl	8016f68 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8017340:	4828      	ldr	r0, [pc, #160]	; (80173e4 <RadioSetRxConfig+0x310>)
 8017342:	f001 fd27 	bl	8018d94 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017346:	4828      	ldr	r0, [pc, #160]	; (80173e8 <RadioSetRxConfig+0x314>)
 8017348:	f001 fdf2 	bl	8018f30 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801734c:	4a28      	ldr	r2, [pc, #160]	; (80173f0 <RadioSetRxConfig+0x31c>)
 801734e:	f107 0314 	add.w	r3, r7, #20
 8017352:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017356:	e883 0003 	stmia.w	r3, {r0, r1}
 801735a:	f107 0314 	add.w	r3, r7, #20
 801735e:	4618      	mov	r0, r3
 8017360:	f001 f8f5 	bl	801854e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8017364:	f240 10ff 	movw	r0, #511	; 0x1ff
 8017368:	f001 f940 	bl	80185ec <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801736c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801736e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8017372:	fb02 f303 	mul.w	r3, r2, r3
 8017376:	461a      	mov	r2, r3
 8017378:	687b      	ldr	r3, [r7, #4]
 801737a:	fbb2 f3f3 	udiv	r3, r2, r3
 801737e:	4a17      	ldr	r2, [pc, #92]	; (80173dc <RadioSetRxConfig+0x308>)
 8017380:	6093      	str	r3, [r2, #8]
            break;
 8017382:	e0a8      	b.n	80174d6 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8017384:	2000      	movs	r0, #0
 8017386:	f001 fabf 	bl	8018908 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801738a:	4b14      	ldr	r3, [pc, #80]	; (80173dc <RadioSetRxConfig+0x308>)
 801738c:	2201      	movs	r2, #1
 801738e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8017392:	687b      	ldr	r3, [r7, #4]
 8017394:	b2da      	uxtb	r2, r3
 8017396:	4b11      	ldr	r3, [pc, #68]	; (80173dc <RadioSetRxConfig+0x308>)
 8017398:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801739c:	4a15      	ldr	r2, [pc, #84]	; (80173f4 <RadioSetRxConfig+0x320>)
 801739e:	68bb      	ldr	r3, [r7, #8]
 80173a0:	4413      	add	r3, r2
 80173a2:	781a      	ldrb	r2, [r3, #0]
 80173a4:	4b0d      	ldr	r3, [pc, #52]	; (80173dc <RadioSetRxConfig+0x308>)
 80173a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 80173aa:	4a0c      	ldr	r2, [pc, #48]	; (80173dc <RadioSetRxConfig+0x308>)
 80173ac:	7bbb      	ldrb	r3, [r7, #14]
 80173ae:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80173b2:	68bb      	ldr	r3, [r7, #8]
 80173b4:	2b00      	cmp	r3, #0
 80173b6:	d105      	bne.n	80173c4 <RadioSetRxConfig+0x2f0>
 80173b8:	687b      	ldr	r3, [r7, #4]
 80173ba:	2b0b      	cmp	r3, #11
 80173bc:	d008      	beq.n	80173d0 <RadioSetRxConfig+0x2fc>
 80173be:	687b      	ldr	r3, [r7, #4]
 80173c0:	2b0c      	cmp	r3, #12
 80173c2:	d005      	beq.n	80173d0 <RadioSetRxConfig+0x2fc>
 80173c4:	68bb      	ldr	r3, [r7, #8]
 80173c6:	2b01      	cmp	r3, #1
 80173c8:	d116      	bne.n	80173f8 <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80173ca:	687b      	ldr	r3, [r7, #4]
 80173cc:	2b0c      	cmp	r3, #12
 80173ce:	d113      	bne.n	80173f8 <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80173d0:	4b02      	ldr	r3, [pc, #8]	; (80173dc <RadioSetRxConfig+0x308>)
 80173d2:	2201      	movs	r2, #1
 80173d4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 80173d8:	e012      	b.n	8017400 <RadioSetRxConfig+0x32c>
 80173da:	bf00      	nop
 80173dc:	200018e8 	.word	0x200018e8
 80173e0:	200001b4 	.word	0x200001b4
 80173e4:	20001920 	.word	0x20001920
 80173e8:	200018f6 	.word	0x200018f6
 80173ec:	0801b318 	.word	0x0801b318
 80173f0:	0801b320 	.word	0x0801b320
 80173f4:	0801baa8 	.word	0x0801baa8
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80173f8:	4b39      	ldr	r3, [pc, #228]	; (80174e0 <RadioSetRxConfig+0x40c>)
 80173fa:	2200      	movs	r2, #0
 80173fc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8017400:	4b37      	ldr	r3, [pc, #220]	; (80174e0 <RadioSetRxConfig+0x40c>)
 8017402:	2201      	movs	r2, #1
 8017404:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8017406:	4b36      	ldr	r3, [pc, #216]	; (80174e0 <RadioSetRxConfig+0x40c>)
 8017408:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801740c:	2b05      	cmp	r3, #5
 801740e:	d004      	beq.n	801741a <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8017410:	4b33      	ldr	r3, [pc, #204]	; (80174e0 <RadioSetRxConfig+0x40c>)
 8017412:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8017416:	2b06      	cmp	r3, #6
 8017418:	d10a      	bne.n	8017430 <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 801741a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801741c:	2b0b      	cmp	r3, #11
 801741e:	d803      	bhi.n	8017428 <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8017420:	4b2f      	ldr	r3, [pc, #188]	; (80174e0 <RadioSetRxConfig+0x40c>)
 8017422:	220c      	movs	r2, #12
 8017424:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8017426:	e006      	b.n	8017436 <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8017428:	4a2d      	ldr	r2, [pc, #180]	; (80174e0 <RadioSetRxConfig+0x40c>)
 801742a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801742c:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801742e:	e002      	b.n	8017436 <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8017430:	4a2b      	ldr	r2, [pc, #172]	; (80174e0 <RadioSetRxConfig+0x40c>)
 8017432:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8017434:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8017436:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801743a:	4b29      	ldr	r3, [pc, #164]	; (80174e0 <RadioSetRxConfig+0x40c>)
 801743c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801743e:	4b29      	ldr	r3, [pc, #164]	; (80174e4 <RadioSetRxConfig+0x410>)
 8017440:	781a      	ldrb	r2, [r3, #0]
 8017442:	4b27      	ldr	r3, [pc, #156]	; (80174e0 <RadioSetRxConfig+0x40c>)
 8017444:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8017446:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 801744a:	4b25      	ldr	r3, [pc, #148]	; (80174e0 <RadioSetRxConfig+0x40c>)
 801744c:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8017450:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8017454:	4b22      	ldr	r3, [pc, #136]	; (80174e0 <RadioSetRxConfig+0x40c>)
 8017456:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801745a:	f000 fbba 	bl	8017bd2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801745e:	4b20      	ldr	r3, [pc, #128]	; (80174e0 <RadioSetRxConfig+0x40c>)
 8017460:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8017464:	2b00      	cmp	r3, #0
 8017466:	bf14      	ite	ne
 8017468:	2301      	movne	r3, #1
 801746a:	2300      	moveq	r3, #0
 801746c:	b2db      	uxtb	r3, r3
 801746e:	4618      	mov	r0, r3
 8017470:	f7ff fd7a 	bl	8016f68 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8017474:	481c      	ldr	r0, [pc, #112]	; (80174e8 <RadioSetRxConfig+0x414>)
 8017476:	f001 fc8d 	bl	8018d94 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801747a:	481c      	ldr	r0, [pc, #112]	; (80174ec <RadioSetRxConfig+0x418>)
 801747c:	f001 fd58 	bl	8018f30 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8017480:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8017482:	b2db      	uxtb	r3, r3
 8017484:	4618      	mov	r0, r3
 8017486:	f001 fa51 	bl	801892c <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801748a:	4b15      	ldr	r3, [pc, #84]	; (80174e0 <RadioSetRxConfig+0x40c>)
 801748c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8017490:	2b01      	cmp	r3, #1
 8017492:	d10d      	bne.n	80174b0 <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8017494:	f240 7036 	movw	r0, #1846	; 0x736
 8017498:	f001 feb2 	bl	8019200 <SUBGRF_ReadRegister>
 801749c:	4603      	mov	r3, r0
 801749e:	f023 0304 	bic.w	r3, r3, #4
 80174a2:	b2db      	uxtb	r3, r3
 80174a4:	4619      	mov	r1, r3
 80174a6:	f240 7036 	movw	r0, #1846	; 0x736
 80174aa:	f001 fe95 	bl	80191d8 <SUBGRF_WriteRegister>
 80174ae:	e00c      	b.n	80174ca <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 80174b0:	f240 7036 	movw	r0, #1846	; 0x736
 80174b4:	f001 fea4 	bl	8019200 <SUBGRF_ReadRegister>
 80174b8:	4603      	mov	r3, r0
 80174ba:	f043 0304 	orr.w	r3, r3, #4
 80174be:	b2db      	uxtb	r3, r3
 80174c0:	4619      	mov	r1, r3
 80174c2:	f240 7036 	movw	r0, #1846	; 0x736
 80174c6:	f001 fe87 	bl	80191d8 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 80174ca:	4b05      	ldr	r3, [pc, #20]	; (80174e0 <RadioSetRxConfig+0x40c>)
 80174cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80174d0:	609a      	str	r2, [r3, #8]
            break;
 80174d2:	e000      	b.n	80174d6 <RadioSetRxConfig+0x402>
            break;
 80174d4:	bf00      	nop
    }
}
 80174d6:	bf00      	nop
 80174d8:	3728      	adds	r7, #40	; 0x28
 80174da:	46bd      	mov	sp, r7
 80174dc:	bd80      	pop	{r7, pc}
 80174de:	bf00      	nop
 80174e0:	200018e8 	.word	0x200018e8
 80174e4:	200001b4 	.word	0x200001b4
 80174e8:	20001920 	.word	0x20001920
 80174ec:	200018f6 	.word	0x200018f6

080174f0 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 80174f0:	b580      	push	{r7, lr}
 80174f2:	b086      	sub	sp, #24
 80174f4:	af00      	add	r7, sp, #0
 80174f6:	60ba      	str	r2, [r7, #8]
 80174f8:	607b      	str	r3, [r7, #4]
 80174fa:	4603      	mov	r3, r0
 80174fc:	73fb      	strb	r3, [r7, #15]
 80174fe:	460b      	mov	r3, r1
 8017500:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 8017502:	7bfb      	ldrb	r3, [r7, #15]
 8017504:	2b03      	cmp	r3, #3
 8017506:	d007      	beq.n	8017518 <RadioSetTxConfig+0x28>
 8017508:	2b03      	cmp	r3, #3
 801750a:	f300 80e5 	bgt.w	80176d8 <RadioSetTxConfig+0x1e8>
 801750e:	2b00      	cmp	r3, #0
 8017510:	d014      	beq.n	801753c <RadioSetTxConfig+0x4c>
 8017512:	2b01      	cmp	r3, #1
 8017514:	d073      	beq.n	80175fe <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 8017516:	e0df      	b.n	80176d8 <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 8017518:	2003      	movs	r0, #3
 801751a:	f7ff fd25 	bl	8016f68 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801751e:	4b89      	ldr	r3, [pc, #548]	; (8017744 <RadioSetTxConfig+0x254>)
 8017520:	2202      	movs	r2, #2
 8017522:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8017526:	4a87      	ldr	r2, [pc, #540]	; (8017744 <RadioSetTxConfig+0x254>)
 8017528:	6a3b      	ldr	r3, [r7, #32]
 801752a:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801752c:	4b85      	ldr	r3, [pc, #532]	; (8017744 <RadioSetTxConfig+0x254>)
 801752e:	2216      	movs	r2, #22
 8017530:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8017534:	4884      	ldr	r0, [pc, #528]	; (8017748 <RadioSetTxConfig+0x258>)
 8017536:	f001 fc2d 	bl	8018d94 <SUBGRF_SetModulationParams>
            break;
 801753a:	e0ce      	b.n	80176da <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801753c:	4b81      	ldr	r3, [pc, #516]	; (8017744 <RadioSetTxConfig+0x254>)
 801753e:	2200      	movs	r2, #0
 8017540:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8017544:	4a7f      	ldr	r2, [pc, #508]	; (8017744 <RadioSetTxConfig+0x254>)
 8017546:	6a3b      	ldr	r3, [r7, #32]
 8017548:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801754a:	4b7e      	ldr	r3, [pc, #504]	; (8017744 <RadioSetTxConfig+0x254>)
 801754c:	220b      	movs	r2, #11
 801754e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8017552:	6878      	ldr	r0, [r7, #4]
 8017554:	f7ff fc72 	bl	8016e3c <RadioGetFskBandwidthRegValue>
 8017558:	4603      	mov	r3, r0
 801755a:	461a      	mov	r2, r3
 801755c:	4b79      	ldr	r3, [pc, #484]	; (8017744 <RadioSetTxConfig+0x254>)
 801755e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8017562:	4a78      	ldr	r2, [pc, #480]	; (8017744 <RadioSetTxConfig+0x254>)
 8017564:	68bb      	ldr	r3, [r7, #8]
 8017566:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8017568:	4b76      	ldr	r3, [pc, #472]	; (8017744 <RadioSetTxConfig+0x254>)
 801756a:	2200      	movs	r2, #0
 801756c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801756e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8017570:	00db      	lsls	r3, r3, #3
 8017572:	b29a      	uxth	r2, r3
 8017574:	4b73      	ldr	r3, [pc, #460]	; (8017744 <RadioSetTxConfig+0x254>)
 8017576:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8017578:	4b72      	ldr	r3, [pc, #456]	; (8017744 <RadioSetTxConfig+0x254>)
 801757a:	2204      	movs	r2, #4
 801757c:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801757e:	4b71      	ldr	r3, [pc, #452]	; (8017744 <RadioSetTxConfig+0x254>)
 8017580:	2218      	movs	r2, #24
 8017582:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8017584:	4b6f      	ldr	r3, [pc, #444]	; (8017744 <RadioSetTxConfig+0x254>)
 8017586:	2200      	movs	r2, #0
 8017588:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801758a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801758e:	f083 0301 	eor.w	r3, r3, #1
 8017592:	b2db      	uxtb	r3, r3
 8017594:	461a      	mov	r2, r3
 8017596:	4b6b      	ldr	r3, [pc, #428]	; (8017744 <RadioSetTxConfig+0x254>)
 8017598:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 801759a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 801759e:	2b00      	cmp	r3, #0
 80175a0:	d003      	beq.n	80175aa <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80175a2:	4b68      	ldr	r3, [pc, #416]	; (8017744 <RadioSetTxConfig+0x254>)
 80175a4:	22f2      	movs	r2, #242	; 0xf2
 80175a6:	75da      	strb	r2, [r3, #23]
 80175a8:	e002      	b.n	80175b0 <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80175aa:	4b66      	ldr	r3, [pc, #408]	; (8017744 <RadioSetTxConfig+0x254>)
 80175ac:	2201      	movs	r2, #1
 80175ae:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80175b0:	4b64      	ldr	r3, [pc, #400]	; (8017744 <RadioSetTxConfig+0x254>)
 80175b2:	2201      	movs	r2, #1
 80175b4:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80175b6:	f000 fb0c 	bl	8017bd2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80175ba:	4b62      	ldr	r3, [pc, #392]	; (8017744 <RadioSetTxConfig+0x254>)
 80175bc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80175c0:	2b00      	cmp	r3, #0
 80175c2:	bf14      	ite	ne
 80175c4:	2301      	movne	r3, #1
 80175c6:	2300      	moveq	r3, #0
 80175c8:	b2db      	uxtb	r3, r3
 80175ca:	4618      	mov	r0, r3
 80175cc:	f7ff fccc 	bl	8016f68 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80175d0:	485d      	ldr	r0, [pc, #372]	; (8017748 <RadioSetTxConfig+0x258>)
 80175d2:	f001 fbdf 	bl	8018d94 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80175d6:	485d      	ldr	r0, [pc, #372]	; (801774c <RadioSetTxConfig+0x25c>)
 80175d8:	f001 fcaa 	bl	8018f30 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80175dc:	4a5c      	ldr	r2, [pc, #368]	; (8017750 <RadioSetTxConfig+0x260>)
 80175de:	f107 0310 	add.w	r3, r7, #16
 80175e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80175e6:	e883 0003 	stmia.w	r3, {r0, r1}
 80175ea:	f107 0310 	add.w	r3, r7, #16
 80175ee:	4618      	mov	r0, r3
 80175f0:	f000 ffad 	bl	801854e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80175f4:	f240 10ff 	movw	r0, #511	; 0x1ff
 80175f8:	f000 fff8 	bl	80185ec <SUBGRF_SetWhiteningSeed>
            break;
 80175fc:	e06d      	b.n	80176da <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80175fe:	4b51      	ldr	r3, [pc, #324]	; (8017744 <RadioSetTxConfig+0x254>)
 8017600:	2201      	movs	r2, #1
 8017602:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8017606:	6a3b      	ldr	r3, [r7, #32]
 8017608:	b2da      	uxtb	r2, r3
 801760a:	4b4e      	ldr	r3, [pc, #312]	; (8017744 <RadioSetTxConfig+0x254>)
 801760c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8017610:	4a50      	ldr	r2, [pc, #320]	; (8017754 <RadioSetTxConfig+0x264>)
 8017612:	687b      	ldr	r3, [r7, #4]
 8017614:	4413      	add	r3, r2
 8017616:	781a      	ldrb	r2, [r3, #0]
 8017618:	4b4a      	ldr	r3, [pc, #296]	; (8017744 <RadioSetTxConfig+0x254>)
 801761a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801761e:	4a49      	ldr	r2, [pc, #292]	; (8017744 <RadioSetTxConfig+0x254>)
 8017620:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8017624:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	2b00      	cmp	r3, #0
 801762c:	d105      	bne.n	801763a <RadioSetTxConfig+0x14a>
 801762e:	6a3b      	ldr	r3, [r7, #32]
 8017630:	2b0b      	cmp	r3, #11
 8017632:	d008      	beq.n	8017646 <RadioSetTxConfig+0x156>
 8017634:	6a3b      	ldr	r3, [r7, #32]
 8017636:	2b0c      	cmp	r3, #12
 8017638:	d005      	beq.n	8017646 <RadioSetTxConfig+0x156>
 801763a:	687b      	ldr	r3, [r7, #4]
 801763c:	2b01      	cmp	r3, #1
 801763e:	d107      	bne.n	8017650 <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8017640:	6a3b      	ldr	r3, [r7, #32]
 8017642:	2b0c      	cmp	r3, #12
 8017644:	d104      	bne.n	8017650 <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8017646:	4b3f      	ldr	r3, [pc, #252]	; (8017744 <RadioSetTxConfig+0x254>)
 8017648:	2201      	movs	r2, #1
 801764a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801764e:	e003      	b.n	8017658 <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8017650:	4b3c      	ldr	r3, [pc, #240]	; (8017744 <RadioSetTxConfig+0x254>)
 8017652:	2200      	movs	r2, #0
 8017654:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8017658:	4b3a      	ldr	r3, [pc, #232]	; (8017744 <RadioSetTxConfig+0x254>)
 801765a:	2201      	movs	r2, #1
 801765c:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801765e:	4b39      	ldr	r3, [pc, #228]	; (8017744 <RadioSetTxConfig+0x254>)
 8017660:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8017664:	2b05      	cmp	r3, #5
 8017666:	d004      	beq.n	8017672 <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8017668:	4b36      	ldr	r3, [pc, #216]	; (8017744 <RadioSetTxConfig+0x254>)
 801766a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801766e:	2b06      	cmp	r3, #6
 8017670:	d10a      	bne.n	8017688 <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 8017672:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8017674:	2b0b      	cmp	r3, #11
 8017676:	d803      	bhi.n	8017680 <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8017678:	4b32      	ldr	r3, [pc, #200]	; (8017744 <RadioSetTxConfig+0x254>)
 801767a:	220c      	movs	r2, #12
 801767c:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801767e:	e006      	b.n	801768e <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8017680:	4a30      	ldr	r2, [pc, #192]	; (8017744 <RadioSetTxConfig+0x254>)
 8017682:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8017684:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8017686:	e002      	b.n	801768e <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8017688:	4a2e      	ldr	r2, [pc, #184]	; (8017744 <RadioSetTxConfig+0x254>)
 801768a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801768c:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801768e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8017692:	4b2c      	ldr	r3, [pc, #176]	; (8017744 <RadioSetTxConfig+0x254>)
 8017694:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8017696:	4b30      	ldr	r3, [pc, #192]	; (8017758 <RadioSetTxConfig+0x268>)
 8017698:	781a      	ldrb	r2, [r3, #0]
 801769a:	4b2a      	ldr	r3, [pc, #168]	; (8017744 <RadioSetTxConfig+0x254>)
 801769c:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801769e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80176a2:	4b28      	ldr	r3, [pc, #160]	; (8017744 <RadioSetTxConfig+0x254>)
 80176a4:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80176a8:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80176ac:	4b25      	ldr	r3, [pc, #148]	; (8017744 <RadioSetTxConfig+0x254>)
 80176ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80176b2:	f000 fa8e 	bl	8017bd2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80176b6:	4b23      	ldr	r3, [pc, #140]	; (8017744 <RadioSetTxConfig+0x254>)
 80176b8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80176bc:	2b00      	cmp	r3, #0
 80176be:	bf14      	ite	ne
 80176c0:	2301      	movne	r3, #1
 80176c2:	2300      	moveq	r3, #0
 80176c4:	b2db      	uxtb	r3, r3
 80176c6:	4618      	mov	r0, r3
 80176c8:	f7ff fc4e 	bl	8016f68 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80176cc:	481e      	ldr	r0, [pc, #120]	; (8017748 <RadioSetTxConfig+0x258>)
 80176ce:	f001 fb61 	bl	8018d94 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80176d2:	481e      	ldr	r0, [pc, #120]	; (801774c <RadioSetTxConfig+0x25c>)
 80176d4:	f001 fc2c 	bl	8018f30 <SUBGRF_SetPacketParams>
            break;
 80176d8:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 80176da:	7bfb      	ldrb	r3, [r7, #15]
 80176dc:	2b01      	cmp	r3, #1
 80176de:	d112      	bne.n	8017706 <RadioSetTxConfig+0x216>
 80176e0:	4b18      	ldr	r3, [pc, #96]	; (8017744 <RadioSetTxConfig+0x254>)
 80176e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80176e6:	2b06      	cmp	r3, #6
 80176e8:	d10d      	bne.n	8017706 <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 80176ea:	f640 0089 	movw	r0, #2185	; 0x889
 80176ee:	f001 fd87 	bl	8019200 <SUBGRF_ReadRegister>
 80176f2:	4603      	mov	r3, r0
 80176f4:	f023 0304 	bic.w	r3, r3, #4
 80176f8:	b2db      	uxtb	r3, r3
 80176fa:	4619      	mov	r1, r3
 80176fc:	f640 0089 	movw	r0, #2185	; 0x889
 8017700:	f001 fd6a 	bl	80191d8 <SUBGRF_WriteRegister>
 8017704:	e00c      	b.n	8017720 <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8017706:	f640 0089 	movw	r0, #2185	; 0x889
 801770a:	f001 fd79 	bl	8019200 <SUBGRF_ReadRegister>
 801770e:	4603      	mov	r3, r0
 8017710:	f043 0304 	orr.w	r3, r3, #4
 8017714:	b2db      	uxtb	r3, r3
 8017716:	4619      	mov	r1, r3
 8017718:	f640 0089 	movw	r0, #2185	; 0x889
 801771c:	f001 fd5c 	bl	80191d8 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8017720:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017724:	4618      	mov	r0, r3
 8017726:	f001 fdfb 	bl	8019320 <SUBGRF_SetRfTxPower>
 801772a:	4603      	mov	r3, r0
 801772c:	461a      	mov	r2, r3
 801772e:	4b05      	ldr	r3, [pc, #20]	; (8017744 <RadioSetTxConfig+0x254>)
 8017730:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 8017734:	4a03      	ldr	r2, [pc, #12]	; (8017744 <RadioSetTxConfig+0x254>)
 8017736:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017738:	6053      	str	r3, [r2, #4]
}
 801773a:	bf00      	nop
 801773c:	3718      	adds	r7, #24
 801773e:	46bd      	mov	sp, r7
 8017740:	bd80      	pop	{r7, pc}
 8017742:	bf00      	nop
 8017744:	200018e8 	.word	0x200018e8
 8017748:	20001920 	.word	0x20001920
 801774c:	200018f6 	.word	0x200018f6
 8017750:	0801b320 	.word	0x0801b320
 8017754:	0801baa8 	.word	0x0801baa8
 8017758:	200001b4 	.word	0x200001b4

0801775c <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 801775c:	b480      	push	{r7}
 801775e:	b083      	sub	sp, #12
 8017760:	af00      	add	r7, sp, #0
 8017762:	6078      	str	r0, [r7, #4]
    return true;
 8017764:	2301      	movs	r3, #1
}
 8017766:	4618      	mov	r0, r3
 8017768:	370c      	adds	r7, #12
 801776a:	46bd      	mov	sp, r7
 801776c:	bc80      	pop	{r7}
 801776e:	4770      	bx	lr

08017770 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8017770:	b480      	push	{r7}
 8017772:	b085      	sub	sp, #20
 8017774:	af00      	add	r7, sp, #0
 8017776:	4603      	mov	r3, r0
 8017778:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801777a:	2300      	movs	r3, #0
 801777c:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801777e:	79fb      	ldrb	r3, [r7, #7]
 8017780:	2b0a      	cmp	r3, #10
 8017782:	d83e      	bhi.n	8017802 <RadioGetLoRaBandwidthInHz+0x92>
 8017784:	a201      	add	r2, pc, #4	; (adr r2, 801778c <RadioGetLoRaBandwidthInHz+0x1c>)
 8017786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801778a:	bf00      	nop
 801778c:	080177b9 	.word	0x080177b9
 8017790:	080177c9 	.word	0x080177c9
 8017794:	080177d9 	.word	0x080177d9
 8017798:	080177e9 	.word	0x080177e9
 801779c:	080177f1 	.word	0x080177f1
 80177a0:	080177f7 	.word	0x080177f7
 80177a4:	080177fd 	.word	0x080177fd
 80177a8:	08017803 	.word	0x08017803
 80177ac:	080177c1 	.word	0x080177c1
 80177b0:	080177d1 	.word	0x080177d1
 80177b4:	080177e1 	.word	0x080177e1
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 80177b8:	f641 6384 	movw	r3, #7812	; 0x1e84
 80177bc:	60fb      	str	r3, [r7, #12]
        break;
 80177be:	e020      	b.n	8017802 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 80177c0:	f642 03b1 	movw	r3, #10417	; 0x28b1
 80177c4:	60fb      	str	r3, [r7, #12]
        break;
 80177c6:	e01c      	b.n	8017802 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 80177c8:	f643 5309 	movw	r3, #15625	; 0x3d09
 80177cc:	60fb      	str	r3, [r7, #12]
        break;
 80177ce:	e018      	b.n	8017802 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 80177d0:	f245 1361 	movw	r3, #20833	; 0x5161
 80177d4:	60fb      	str	r3, [r7, #12]
        break;
 80177d6:	e014      	b.n	8017802 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 80177d8:	f647 2312 	movw	r3, #31250	; 0x7a12
 80177dc:	60fb      	str	r3, [r7, #12]
        break;
 80177de:	e010      	b.n	8017802 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 80177e0:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 80177e4:	60fb      	str	r3, [r7, #12]
        break;
 80177e6:	e00c      	b.n	8017802 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 80177e8:	f24f 4324 	movw	r3, #62500	; 0xf424
 80177ec:	60fb      	str	r3, [r7, #12]
        break;
 80177ee:	e008      	b.n	8017802 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 80177f0:	4b07      	ldr	r3, [pc, #28]	; (8017810 <RadioGetLoRaBandwidthInHz+0xa0>)
 80177f2:	60fb      	str	r3, [r7, #12]
        break;
 80177f4:	e005      	b.n	8017802 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 80177f6:	4b07      	ldr	r3, [pc, #28]	; (8017814 <RadioGetLoRaBandwidthInHz+0xa4>)
 80177f8:	60fb      	str	r3, [r7, #12]
        break;
 80177fa:	e002      	b.n	8017802 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 80177fc:	4b06      	ldr	r3, [pc, #24]	; (8017818 <RadioGetLoRaBandwidthInHz+0xa8>)
 80177fe:	60fb      	str	r3, [r7, #12]
        break;
 8017800:	bf00      	nop
    }

    return bandwidthInHz;
 8017802:	68fb      	ldr	r3, [r7, #12]
}
 8017804:	4618      	mov	r0, r3
 8017806:	3714      	adds	r7, #20
 8017808:	46bd      	mov	sp, r7
 801780a:	bc80      	pop	{r7}
 801780c:	4770      	bx	lr
 801780e:	bf00      	nop
 8017810:	0001e848 	.word	0x0001e848
 8017814:	0003d090 	.word	0x0003d090
 8017818:	0007a120 	.word	0x0007a120

0801781c <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801781c:	b480      	push	{r7}
 801781e:	b083      	sub	sp, #12
 8017820:	af00      	add	r7, sp, #0
 8017822:	6078      	str	r0, [r7, #4]
 8017824:	4608      	mov	r0, r1
 8017826:	4611      	mov	r1, r2
 8017828:	461a      	mov	r2, r3
 801782a:	4603      	mov	r3, r0
 801782c:	70fb      	strb	r3, [r7, #3]
 801782e:	460b      	mov	r3, r1
 8017830:	803b      	strh	r3, [r7, #0]
 8017832:	4613      	mov	r3, r2
 8017834:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 8017836:	883b      	ldrh	r3, [r7, #0]
 8017838:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801783a:	78ba      	ldrb	r2, [r7, #2]
 801783c:	f082 0201 	eor.w	r2, r2, #1
 8017840:	b2d2      	uxtb	r2, r2
 8017842:	2a00      	cmp	r2, #0
 8017844:	d001      	beq.n	801784a <RadioGetGfskTimeOnAirNumerator+0x2e>
 8017846:	2208      	movs	r2, #8
 8017848:	e000      	b.n	801784c <RadioGetGfskTimeOnAirNumerator+0x30>
 801784a:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 801784c:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801784e:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8017852:	7c3b      	ldrb	r3, [r7, #16]
 8017854:	7d39      	ldrb	r1, [r7, #20]
 8017856:	2900      	cmp	r1, #0
 8017858:	d001      	beq.n	801785e <RadioGetGfskTimeOnAirNumerator+0x42>
 801785a:	2102      	movs	r1, #2
 801785c:	e000      	b.n	8017860 <RadioGetGfskTimeOnAirNumerator+0x44>
 801785e:	2100      	movs	r1, #0
 8017860:	440b      	add	r3, r1
 8017862:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8017864:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 8017866:	4618      	mov	r0, r3
 8017868:	370c      	adds	r7, #12
 801786a:	46bd      	mov	sp, r7
 801786c:	bc80      	pop	{r7}
 801786e:	4770      	bx	lr

08017870 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8017870:	b480      	push	{r7}
 8017872:	b08b      	sub	sp, #44	; 0x2c
 8017874:	af00      	add	r7, sp, #0
 8017876:	60f8      	str	r0, [r7, #12]
 8017878:	60b9      	str	r1, [r7, #8]
 801787a:	4611      	mov	r1, r2
 801787c:	461a      	mov	r2, r3
 801787e:	460b      	mov	r3, r1
 8017880:	71fb      	strb	r3, [r7, #7]
 8017882:	4613      	mov	r3, r2
 8017884:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 8017886:	79fb      	ldrb	r3, [r7, #7]
 8017888:	3304      	adds	r3, #4
 801788a:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801788c:	2300      	movs	r3, #0
 801788e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8017892:	68bb      	ldr	r3, [r7, #8]
 8017894:	2b05      	cmp	r3, #5
 8017896:	d002      	beq.n	801789e <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8017898:	68bb      	ldr	r3, [r7, #8]
 801789a:	2b06      	cmp	r3, #6
 801789c:	d104      	bne.n	80178a8 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801789e:	88bb      	ldrh	r3, [r7, #4]
 80178a0:	2b0b      	cmp	r3, #11
 80178a2:	d801      	bhi.n	80178a8 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 80178a4:	230c      	movs	r3, #12
 80178a6:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80178a8:	68fb      	ldr	r3, [r7, #12]
 80178aa:	2b00      	cmp	r3, #0
 80178ac:	d105      	bne.n	80178ba <RadioGetLoRaTimeOnAirNumerator+0x4a>
 80178ae:	68bb      	ldr	r3, [r7, #8]
 80178b0:	2b0b      	cmp	r3, #11
 80178b2:	d008      	beq.n	80178c6 <RadioGetLoRaTimeOnAirNumerator+0x56>
 80178b4:	68bb      	ldr	r3, [r7, #8]
 80178b6:	2b0c      	cmp	r3, #12
 80178b8:	d005      	beq.n	80178c6 <RadioGetLoRaTimeOnAirNumerator+0x56>
 80178ba:	68fb      	ldr	r3, [r7, #12]
 80178bc:	2b01      	cmp	r3, #1
 80178be:	d105      	bne.n	80178cc <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80178c0:	68bb      	ldr	r3, [r7, #8]
 80178c2:	2b0c      	cmp	r3, #12
 80178c4:	d102      	bne.n	80178cc <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 80178c6:	2301      	movs	r3, #1
 80178c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80178cc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80178d0:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 80178d2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80178d6:	2a00      	cmp	r2, #0
 80178d8:	d001      	beq.n	80178de <RadioGetLoRaTimeOnAirNumerator+0x6e>
 80178da:	2210      	movs	r2, #16
 80178dc:	e000      	b.n	80178e0 <RadioGetLoRaTimeOnAirNumerator+0x70>
 80178de:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80178e0:	4413      	add	r3, r2
 80178e2:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 80178e4:	68bb      	ldr	r3, [r7, #8]
 80178e6:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 80178e8:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 80178ea:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80178ee:	2a00      	cmp	r2, #0
 80178f0:	d001      	beq.n	80178f6 <RadioGetLoRaTimeOnAirNumerator+0x86>
 80178f2:	2200      	movs	r2, #0
 80178f4:	e000      	b.n	80178f8 <RadioGetLoRaTimeOnAirNumerator+0x88>
 80178f6:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 80178f8:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80178fa:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 80178fc:	68bb      	ldr	r3, [r7, #8]
 80178fe:	2b06      	cmp	r3, #6
 8017900:	d803      	bhi.n	801790a <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8017902:	68bb      	ldr	r3, [r7, #8]
 8017904:	009b      	lsls	r3, r3, #2
 8017906:	623b      	str	r3, [r7, #32]
 8017908:	e00e      	b.n	8017928 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801790a:	69fb      	ldr	r3, [r7, #28]
 801790c:	3308      	adds	r3, #8
 801790e:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8017910:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017914:	2b00      	cmp	r3, #0
 8017916:	d004      	beq.n	8017922 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8017918:	68bb      	ldr	r3, [r7, #8]
 801791a:	3b02      	subs	r3, #2
 801791c:	009b      	lsls	r3, r3, #2
 801791e:	623b      	str	r3, [r7, #32]
 8017920:	e002      	b.n	8017928 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8017922:	68bb      	ldr	r3, [r7, #8]
 8017924:	009b      	lsls	r3, r3, #2
 8017926:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8017928:	69fb      	ldr	r3, [r7, #28]
 801792a:	2b00      	cmp	r3, #0
 801792c:	da01      	bge.n	8017932 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801792e:	2300      	movs	r3, #0
 8017930:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8017932:	69fa      	ldr	r2, [r7, #28]
 8017934:	6a3b      	ldr	r3, [r7, #32]
 8017936:	4413      	add	r3, r2
 8017938:	1e5a      	subs	r2, r3, #1
 801793a:	6a3b      	ldr	r3, [r7, #32]
 801793c:	fb92 f3f3 	sdiv	r3, r2, r3
 8017940:	697a      	ldr	r2, [r7, #20]
 8017942:	fb02 f203 	mul.w	r2, r2, r3
 8017946:	88bb      	ldrh	r3, [r7, #4]
 8017948:	4413      	add	r3, r2
    int32_t intermediate =
 801794a:	330c      	adds	r3, #12
 801794c:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801794e:	68bb      	ldr	r3, [r7, #8]
 8017950:	2b06      	cmp	r3, #6
 8017952:	d802      	bhi.n	801795a <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8017954:	69bb      	ldr	r3, [r7, #24]
 8017956:	3302      	adds	r3, #2
 8017958:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801795a:	69bb      	ldr	r3, [r7, #24]
 801795c:	009b      	lsls	r3, r3, #2
 801795e:	1c5a      	adds	r2, r3, #1
 8017960:	68bb      	ldr	r3, [r7, #8]
 8017962:	3b02      	subs	r3, #2
 8017964:	fa02 f303 	lsl.w	r3, r2, r3
}
 8017968:	4618      	mov	r0, r3
 801796a:	372c      	adds	r7, #44	; 0x2c
 801796c:	46bd      	mov	sp, r7
 801796e:	bc80      	pop	{r7}
 8017970:	4770      	bx	lr
	...

08017974 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8017974:	b580      	push	{r7, lr}
 8017976:	b08a      	sub	sp, #40	; 0x28
 8017978:	af04      	add	r7, sp, #16
 801797a:	60b9      	str	r1, [r7, #8]
 801797c:	607a      	str	r2, [r7, #4]
 801797e:	461a      	mov	r2, r3
 8017980:	4603      	mov	r3, r0
 8017982:	73fb      	strb	r3, [r7, #15]
 8017984:	4613      	mov	r3, r2
 8017986:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8017988:	2300      	movs	r3, #0
 801798a:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801798c:	2301      	movs	r3, #1
 801798e:	613b      	str	r3, [r7, #16]

    switch( modem )
 8017990:	7bfb      	ldrb	r3, [r7, #15]
 8017992:	2b00      	cmp	r3, #0
 8017994:	d002      	beq.n	801799c <RadioTimeOnAir+0x28>
 8017996:	2b01      	cmp	r3, #1
 8017998:	d017      	beq.n	80179ca <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801799a:	e035      	b.n	8017a08 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801799c:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 80179a0:	8c3a      	ldrh	r2, [r7, #32]
 80179a2:	7bb9      	ldrb	r1, [r7, #14]
 80179a4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80179a8:	9301      	str	r3, [sp, #4]
 80179aa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80179ae:	9300      	str	r3, [sp, #0]
 80179b0:	4603      	mov	r3, r0
 80179b2:	6878      	ldr	r0, [r7, #4]
 80179b4:	f7ff ff32 	bl	801781c <RadioGetGfskTimeOnAirNumerator>
 80179b8:	4603      	mov	r3, r0
 80179ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80179be:	fb02 f303 	mul.w	r3, r2, r3
 80179c2:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 80179c4:	687b      	ldr	r3, [r7, #4]
 80179c6:	613b      	str	r3, [r7, #16]
        break;
 80179c8:	e01e      	b.n	8017a08 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 80179ca:	8c39      	ldrh	r1, [r7, #32]
 80179cc:	7bba      	ldrb	r2, [r7, #14]
 80179ce:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80179d2:	9302      	str	r3, [sp, #8]
 80179d4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80179d8:	9301      	str	r3, [sp, #4]
 80179da:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80179de:	9300      	str	r3, [sp, #0]
 80179e0:	460b      	mov	r3, r1
 80179e2:	6879      	ldr	r1, [r7, #4]
 80179e4:	68b8      	ldr	r0, [r7, #8]
 80179e6:	f7ff ff43 	bl	8017870 <RadioGetLoRaTimeOnAirNumerator>
 80179ea:	4603      	mov	r3, r0
 80179ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80179f0:	fb02 f303 	mul.w	r3, r2, r3
 80179f4:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 80179f6:	4a0a      	ldr	r2, [pc, #40]	; (8017a20 <RadioTimeOnAir+0xac>)
 80179f8:	68bb      	ldr	r3, [r7, #8]
 80179fa:	4413      	add	r3, r2
 80179fc:	781b      	ldrb	r3, [r3, #0]
 80179fe:	4618      	mov	r0, r3
 8017a00:	f7ff feb6 	bl	8017770 <RadioGetLoRaBandwidthInHz>
 8017a04:	6138      	str	r0, [r7, #16]
        break;
 8017a06:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 8017a08:	697a      	ldr	r2, [r7, #20]
 8017a0a:	693b      	ldr	r3, [r7, #16]
 8017a0c:	4413      	add	r3, r2
 8017a0e:	1e5a      	subs	r2, r3, #1
 8017a10:	693b      	ldr	r3, [r7, #16]
 8017a12:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8017a16:	4618      	mov	r0, r3
 8017a18:	3718      	adds	r7, #24
 8017a1a:	46bd      	mov	sp, r7
 8017a1c:	bd80      	pop	{r7, pc}
 8017a1e:	bf00      	nop
 8017a20:	0801baa8 	.word	0x0801baa8

08017a24 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8017a24:	b580      	push	{r7, lr}
 8017a26:	b08c      	sub	sp, #48	; 0x30
 8017a28:	af00      	add	r7, sp, #0
 8017a2a:	6078      	str	r0, [r7, #4]
 8017a2c:	460b      	mov	r3, r1
 8017a2e:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 8017a30:	2300      	movs	r3, #0
 8017a32:	2200      	movs	r2, #0
 8017a34:	f240 2101 	movw	r1, #513	; 0x201
 8017a38:	f240 2001 	movw	r0, #513	; 0x201
 8017a3c:	f001 f876 	bl	8018b2c <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 8017a40:	4b57      	ldr	r3, [pc, #348]	; (8017ba0 <RadioSend+0x17c>)
 8017a42:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017a46:	2101      	movs	r1, #1
 8017a48:	4618      	mov	r0, r3
 8017a4a:	f001 fc41 	bl	80192d0 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 8017a4e:	4b54      	ldr	r3, [pc, #336]	; (8017ba0 <RadioSend+0x17c>)
 8017a50:	781b      	ldrb	r3, [r3, #0]
 8017a52:	2b03      	cmp	r3, #3
 8017a54:	f200 8095 	bhi.w	8017b82 <RadioSend+0x15e>
 8017a58:	a201      	add	r2, pc, #4	; (adr r2, 8017a60 <RadioSend+0x3c>)
 8017a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017a5e:	bf00      	nop
 8017a60:	08017a8b 	.word	0x08017a8b
 8017a64:	08017a71 	.word	0x08017a71
 8017a68:	08017aa5 	.word	0x08017aa5
 8017a6c:	08017ac5 	.word	0x08017ac5
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8017a70:	4a4b      	ldr	r2, [pc, #300]	; (8017ba0 <RadioSend+0x17c>)
 8017a72:	78fb      	ldrb	r3, [r7, #3]
 8017a74:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017a76:	484b      	ldr	r0, [pc, #300]	; (8017ba4 <RadioSend+0x180>)
 8017a78:	f001 fa5a 	bl	8018f30 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8017a7c:	78fb      	ldrb	r3, [r7, #3]
 8017a7e:	2200      	movs	r2, #0
 8017a80:	4619      	mov	r1, r3
 8017a82:	6878      	ldr	r0, [r7, #4]
 8017a84:	f000 fd50 	bl	8018528 <SUBGRF_SendPayload>
            break;
 8017a88:	e07c      	b.n	8017b84 <RadioSend+0x160>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8017a8a:	4a45      	ldr	r2, [pc, #276]	; (8017ba0 <RadioSend+0x17c>)
 8017a8c:	78fb      	ldrb	r3, [r7, #3]
 8017a8e:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017a90:	4844      	ldr	r0, [pc, #272]	; (8017ba4 <RadioSend+0x180>)
 8017a92:	f001 fa4d 	bl	8018f30 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8017a96:	78fb      	ldrb	r3, [r7, #3]
 8017a98:	2200      	movs	r2, #0
 8017a9a:	4619      	mov	r1, r3
 8017a9c:	6878      	ldr	r0, [r7, #4]
 8017a9e:	f000 fd43 	bl	8018528 <SUBGRF_SendPayload>
            break;
 8017aa2:	e06f      	b.n	8017b84 <RadioSend+0x160>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8017aa4:	4b3e      	ldr	r3, [pc, #248]	; (8017ba0 <RadioSend+0x17c>)
 8017aa6:	2202      	movs	r2, #2
 8017aa8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8017aaa:	4a3d      	ldr	r2, [pc, #244]	; (8017ba0 <RadioSend+0x17c>)
 8017aac:	78fb      	ldrb	r3, [r7, #3]
 8017aae:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017ab0:	483c      	ldr	r0, [pc, #240]	; (8017ba4 <RadioSend+0x180>)
 8017ab2:	f001 fa3d 	bl	8018f30 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8017ab6:	78fb      	ldrb	r3, [r7, #3]
 8017ab8:	2200      	movs	r2, #0
 8017aba:	4619      	mov	r1, r3
 8017abc:	6878      	ldr	r0, [r7, #4]
 8017abe:	f000 fd33 	bl	8018528 <SUBGRF_SendPayload>
            break;
 8017ac2:	e05f      	b.n	8017b84 <RadioSend+0x160>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 8017ac4:	2300      	movs	r3, #0
 8017ac6:	60bb      	str	r3, [r7, #8]
 8017ac8:	f107 030c 	add.w	r3, r7, #12
 8017acc:	221f      	movs	r2, #31
 8017ace:	2100      	movs	r1, #0
 8017ad0:	4618      	mov	r0, r3
 8017ad2:	f003 f813 	bl	801aafc <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 8017ad6:	78fa      	ldrb	r2, [r7, #3]
 8017ad8:	f107 0308 	add.w	r3, r7, #8
 8017adc:	6879      	ldr	r1, [r7, #4]
 8017ade:	4618      	mov	r0, r3
 8017ae0:	f000 fc0f 	bl	8018302 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8017ae4:	4b2e      	ldr	r3, [pc, #184]	; (8017ba0 <RadioSend+0x17c>)
 8017ae6:	2202      	movs	r2, #2
 8017ae8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8017aea:	78fb      	ldrb	r3, [r7, #3]
 8017aec:	3301      	adds	r3, #1
 8017aee:	b2da      	uxtb	r2, r3
 8017af0:	4b2b      	ldr	r3, [pc, #172]	; (8017ba0 <RadioSend+0x17c>)
 8017af2:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017af4:	482b      	ldr	r0, [pc, #172]	; (8017ba4 <RadioSend+0x180>)
 8017af6:	f001 fa1b 	bl	8018f30 <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8017afa:	4b29      	ldr	r3, [pc, #164]	; (8017ba0 <RadioSend+0x17c>)
 8017afc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8017afe:	2b64      	cmp	r3, #100	; 0x64
 8017b00:	d110      	bne.n	8017b24 <RadioSend+0x100>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8017b02:	2100      	movs	r1, #0
 8017b04:	20f1      	movs	r0, #241	; 0xf1
 8017b06:	f000 f930 	bl	8017d6a <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 8017b0a:	2100      	movs	r1, #0
 8017b0c:	20f0      	movs	r0, #240	; 0xf0
 8017b0e:	f000 f92c 	bl	8017d6a <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 8017b12:	2170      	movs	r1, #112	; 0x70
 8017b14:	20f3      	movs	r0, #243	; 0xf3
 8017b16:	f000 f928 	bl	8017d6a <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 8017b1a:	211d      	movs	r1, #29
 8017b1c:	20f2      	movs	r0, #242	; 0xf2
 8017b1e:	f000 f924 	bl	8017d6a <RadioWrite>
 8017b22:	e00f      	b.n	8017b44 <RadioSend+0x120>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8017b24:	2100      	movs	r1, #0
 8017b26:	20f1      	movs	r0, #241	; 0xf1
 8017b28:	f000 f91f 	bl	8017d6a <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 8017b2c:	2100      	movs	r1, #0
 8017b2e:	20f0      	movs	r0, #240	; 0xf0
 8017b30:	f000 f91b 	bl	8017d6a <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 8017b34:	21e1      	movs	r1, #225	; 0xe1
 8017b36:	20f3      	movs	r0, #243	; 0xf3
 8017b38:	f000 f917 	bl	8017d6a <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 8017b3c:	2104      	movs	r1, #4
 8017b3e:	20f2      	movs	r0, #242	; 0xf2
 8017b40:	f000 f913 	bl	8017d6a <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 8017b44:	78fb      	ldrb	r3, [r7, #3]
 8017b46:	b29b      	uxth	r3, r3
 8017b48:	00db      	lsls	r3, r3, #3
 8017b4a:	b29b      	uxth	r3, r3
 8017b4c:	3302      	adds	r3, #2
 8017b4e:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8017b50:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8017b52:	0a1b      	lsrs	r3, r3, #8
 8017b54:	b29b      	uxth	r3, r3
 8017b56:	b2db      	uxtb	r3, r3
 8017b58:	4619      	mov	r1, r3
 8017b5a:	20f4      	movs	r0, #244	; 0xf4
 8017b5c:	f000 f905 	bl	8017d6a <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 8017b60:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8017b62:	b2db      	uxtb	r3, r3
 8017b64:	4619      	mov	r1, r3
 8017b66:	20f5      	movs	r0, #245	; 0xf5
 8017b68:	f000 f8ff 	bl	8017d6a <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 8017b6c:	78fb      	ldrb	r3, [r7, #3]
 8017b6e:	3301      	adds	r3, #1
 8017b70:	b2d9      	uxtb	r1, r3
 8017b72:	f107 0308 	add.w	r3, r7, #8
 8017b76:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8017b7a:	4618      	mov	r0, r3
 8017b7c:	f000 fcd4 	bl	8018528 <SUBGRF_SendPayload>
            break;
 8017b80:	e000      	b.n	8017b84 <RadioSend+0x160>
        }
        default:
            break;
 8017b82:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8017b84:	4b06      	ldr	r3, [pc, #24]	; (8017ba0 <RadioSend+0x17c>)
 8017b86:	685b      	ldr	r3, [r3, #4]
 8017b88:	4619      	mov	r1, r3
 8017b8a:	4807      	ldr	r0, [pc, #28]	; (8017ba8 <RadioSend+0x184>)
 8017b8c:	f002 fb94 	bl	801a2b8 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8017b90:	4805      	ldr	r0, [pc, #20]	; (8017ba8 <RadioSend+0x184>)
 8017b92:	f002 fab3 	bl	801a0fc <UTIL_TIMER_Start>
}
 8017b96:	bf00      	nop
 8017b98:	3730      	adds	r7, #48	; 0x30
 8017b9a:	46bd      	mov	sp, r7
 8017b9c:	bd80      	pop	{r7, pc}
 8017b9e:	bf00      	nop
 8017ba0:	200018e8 	.word	0x200018e8
 8017ba4:	200018f6 	.word	0x200018f6
 8017ba8:	20001940 	.word	0x20001940

08017bac <RadioSleep>:

static void RadioSleep( void )
{
 8017bac:	b580      	push	{r7, lr}
 8017bae:	b082      	sub	sp, #8
 8017bb0:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8017bb2:	2300      	movs	r3, #0
 8017bb4:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8017bb6:	793b      	ldrb	r3, [r7, #4]
 8017bb8:	f043 0304 	orr.w	r3, r3, #4
 8017bbc:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8017bbe:	7938      	ldrb	r0, [r7, #4]
 8017bc0:	f000 fd8e 	bl	80186e0 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8017bc4:	2002      	movs	r0, #2
 8017bc6:	f7ea f87e 	bl	8001cc6 <HAL_Delay>
}
 8017bca:	bf00      	nop
 8017bcc:	3708      	adds	r7, #8
 8017bce:	46bd      	mov	sp, r7
 8017bd0:	bd80      	pop	{r7, pc}

08017bd2 <RadioStandby>:

static void RadioStandby( void )
{
 8017bd2:	b580      	push	{r7, lr}
 8017bd4:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8017bd6:	2000      	movs	r0, #0
 8017bd8:	f000 fdb6 	bl	8018748 <SUBGRF_SetStandby>
}
 8017bdc:	bf00      	nop
 8017bde:	bd80      	pop	{r7, pc}

08017be0 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8017be0:	b580      	push	{r7, lr}
 8017be2:	b082      	sub	sp, #8
 8017be4:	af00      	add	r7, sp, #0
 8017be6:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8017be8:	2300      	movs	r3, #0
 8017bea:	2200      	movs	r2, #0
 8017bec:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8017bf0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8017bf4:	f000 ff9a 	bl	8018b2c <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8017bf8:	687b      	ldr	r3, [r7, #4]
 8017bfa:	2b00      	cmp	r3, #0
 8017bfc:	d006      	beq.n	8017c0c <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8017bfe:	6879      	ldr	r1, [r7, #4]
 8017c00:	480f      	ldr	r0, [pc, #60]	; (8017c40 <RadioRx+0x60>)
 8017c02:	f002 fb59 	bl	801a2b8 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8017c06:	480e      	ldr	r0, [pc, #56]	; (8017c40 <RadioRx+0x60>)
 8017c08:	f002 fa78 	bl	801a0fc <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8017c0c:	4b0d      	ldr	r3, [pc, #52]	; (8017c44 <RadioRx+0x64>)
 8017c0e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017c12:	2100      	movs	r1, #0
 8017c14:	4618      	mov	r0, r3
 8017c16:	f001 fb5b 	bl	80192d0 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8017c1a:	4b0a      	ldr	r3, [pc, #40]	; (8017c44 <RadioRx+0x64>)
 8017c1c:	785b      	ldrb	r3, [r3, #1]
 8017c1e:	2b00      	cmp	r3, #0
 8017c20:	d004      	beq.n	8017c2c <RadioRx+0x4c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8017c22:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8017c26:	f000 fdcf 	bl	80187c8 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8017c2a:	e005      	b.n	8017c38 <RadioRx+0x58>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8017c2c:	4b05      	ldr	r3, [pc, #20]	; (8017c44 <RadioRx+0x64>)
 8017c2e:	689b      	ldr	r3, [r3, #8]
 8017c30:	019b      	lsls	r3, r3, #6
 8017c32:	4618      	mov	r0, r3
 8017c34:	f000 fdc8 	bl	80187c8 <SUBGRF_SetRx>
}
 8017c38:	bf00      	nop
 8017c3a:	3708      	adds	r7, #8
 8017c3c:	46bd      	mov	sp, r7
 8017c3e:	bd80      	pop	{r7, pc}
 8017c40:	20001958 	.word	0x20001958
 8017c44:	200018e8 	.word	0x200018e8

08017c48 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8017c48:	b580      	push	{r7, lr}
 8017c4a:	b082      	sub	sp, #8
 8017c4c:	af00      	add	r7, sp, #0
 8017c4e:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8017c50:	2300      	movs	r3, #0
 8017c52:	2200      	movs	r2, #0
 8017c54:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8017c58:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8017c5c:	f000 ff66 	bl	8018b2c <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8017c60:	687b      	ldr	r3, [r7, #4]
 8017c62:	2b00      	cmp	r3, #0
 8017c64:	d006      	beq.n	8017c74 <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 8017c66:	6879      	ldr	r1, [r7, #4]
 8017c68:	480f      	ldr	r0, [pc, #60]	; (8017ca8 <RadioRxBoosted+0x60>)
 8017c6a:	f002 fb25 	bl	801a2b8 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 8017c6e:	480e      	ldr	r0, [pc, #56]	; (8017ca8 <RadioRxBoosted+0x60>)
 8017c70:	f002 fa44 	bl	801a0fc <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8017c74:	4b0d      	ldr	r3, [pc, #52]	; (8017cac <RadioRxBoosted+0x64>)
 8017c76:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017c7a:	2100      	movs	r1, #0
 8017c7c:	4618      	mov	r0, r3
 8017c7e:	f001 fb27 	bl	80192d0 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8017c82:	4b0a      	ldr	r3, [pc, #40]	; (8017cac <RadioRxBoosted+0x64>)
 8017c84:	785b      	ldrb	r3, [r3, #1]
 8017c86:	2b00      	cmp	r3, #0
 8017c88:	d004      	beq.n	8017c94 <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8017c8a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8017c8e:	f000 fdbd 	bl	801880c <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8017c92:	e005      	b.n	8017ca0 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8017c94:	4b05      	ldr	r3, [pc, #20]	; (8017cac <RadioRxBoosted+0x64>)
 8017c96:	689b      	ldr	r3, [r3, #8]
 8017c98:	019b      	lsls	r3, r3, #6
 8017c9a:	4618      	mov	r0, r3
 8017c9c:	f000 fdb6 	bl	801880c <SUBGRF_SetRxBoosted>
}
 8017ca0:	bf00      	nop
 8017ca2:	3708      	adds	r7, #8
 8017ca4:	46bd      	mov	sp, r7
 8017ca6:	bd80      	pop	{r7, pc}
 8017ca8:	20001958 	.word	0x20001958
 8017cac:	200018e8 	.word	0x200018e8

08017cb0 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8017cb0:	b580      	push	{r7, lr}
 8017cb2:	b082      	sub	sp, #8
 8017cb4:	af00      	add	r7, sp, #0
 8017cb6:	6078      	str	r0, [r7, #4]
 8017cb8:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8017cba:	4b07      	ldr	r3, [pc, #28]	; (8017cd8 <RadioSetRxDutyCycle+0x28>)
 8017cbc:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017cc0:	2100      	movs	r1, #0
 8017cc2:	4618      	mov	r0, r3
 8017cc4:	f001 fb04 	bl	80192d0 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8017cc8:	6839      	ldr	r1, [r7, #0]
 8017cca:	6878      	ldr	r0, [r7, #4]
 8017ccc:	f000 fdc4 	bl	8018858 <SUBGRF_SetRxDutyCycle>
}
 8017cd0:	bf00      	nop
 8017cd2:	3708      	adds	r7, #8
 8017cd4:	46bd      	mov	sp, r7
 8017cd6:	bd80      	pop	{r7, pc}
 8017cd8:	200018e8 	.word	0x200018e8

08017cdc <RadioStartCad>:

static void RadioStartCad( void )
{
 8017cdc:	b580      	push	{r7, lr}
 8017cde:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8017ce0:	2300      	movs	r3, #0
 8017ce2:	2200      	movs	r2, #0
 8017ce4:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8017ce8:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8017cec:	f000 ff1e 	bl	8018b2c <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 8017cf0:	f000 fde0 	bl	80188b4 <SUBGRF_SetCad>
}
 8017cf4:	bf00      	nop
 8017cf6:	bd80      	pop	{r7, pc}

08017cf8 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8017cf8:	b580      	push	{r7, lr}
 8017cfa:	b084      	sub	sp, #16
 8017cfc:	af00      	add	r7, sp, #0
 8017cfe:	6078      	str	r0, [r7, #4]
 8017d00:	460b      	mov	r3, r1
 8017d02:	70fb      	strb	r3, [r7, #3]
 8017d04:	4613      	mov	r3, r2
 8017d06:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 8017d08:	883b      	ldrh	r3, [r7, #0]
 8017d0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8017d0e:	fb02 f303 	mul.w	r3, r2, r3
 8017d12:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8017d14:	6878      	ldr	r0, [r7, #4]
 8017d16:	f000 ff69 	bl	8018bec <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8017d1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017d1e:	4618      	mov	r0, r3
 8017d20:	f001 fafe 	bl	8019320 <SUBGRF_SetRfTxPower>
 8017d24:	4603      	mov	r3, r0
 8017d26:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 8017d28:	7afb      	ldrb	r3, [r7, #11]
 8017d2a:	2101      	movs	r1, #1
 8017d2c:	4618      	mov	r0, r3
 8017d2e:	f001 facf 	bl	80192d0 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8017d32:	f000 fdd1 	bl	80188d8 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8017d36:	68f9      	ldr	r1, [r7, #12]
 8017d38:	4804      	ldr	r0, [pc, #16]	; (8017d4c <RadioSetTxContinuousWave+0x54>)
 8017d3a:	f002 fabd 	bl	801a2b8 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8017d3e:	4803      	ldr	r0, [pc, #12]	; (8017d4c <RadioSetTxContinuousWave+0x54>)
 8017d40:	f002 f9dc 	bl	801a0fc <UTIL_TIMER_Start>
}
 8017d44:	bf00      	nop
 8017d46:	3710      	adds	r7, #16
 8017d48:	46bd      	mov	sp, r7
 8017d4a:	bd80      	pop	{r7, pc}
 8017d4c:	20001940 	.word	0x20001940

08017d50 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8017d50:	b580      	push	{r7, lr}
 8017d52:	b082      	sub	sp, #8
 8017d54:	af00      	add	r7, sp, #0
 8017d56:	4603      	mov	r3, r0
 8017d58:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8017d5a:	f001 f9a3 	bl	80190a4 <SUBGRF_GetRssiInst>
 8017d5e:	4603      	mov	r3, r0
 8017d60:	b21b      	sxth	r3, r3
}
 8017d62:	4618      	mov	r0, r3
 8017d64:	3708      	adds	r7, #8
 8017d66:	46bd      	mov	sp, r7
 8017d68:	bd80      	pop	{r7, pc}

08017d6a <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8017d6a:	b580      	push	{r7, lr}
 8017d6c:	b082      	sub	sp, #8
 8017d6e:	af00      	add	r7, sp, #0
 8017d70:	4603      	mov	r3, r0
 8017d72:	460a      	mov	r2, r1
 8017d74:	80fb      	strh	r3, [r7, #6]
 8017d76:	4613      	mov	r3, r2
 8017d78:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 8017d7a:	797a      	ldrb	r2, [r7, #5]
 8017d7c:	88fb      	ldrh	r3, [r7, #6]
 8017d7e:	4611      	mov	r1, r2
 8017d80:	4618      	mov	r0, r3
 8017d82:	f001 fa29 	bl	80191d8 <SUBGRF_WriteRegister>
}
 8017d86:	bf00      	nop
 8017d88:	3708      	adds	r7, #8
 8017d8a:	46bd      	mov	sp, r7
 8017d8c:	bd80      	pop	{r7, pc}

08017d8e <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8017d8e:	b580      	push	{r7, lr}
 8017d90:	b082      	sub	sp, #8
 8017d92:	af00      	add	r7, sp, #0
 8017d94:	4603      	mov	r3, r0
 8017d96:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 8017d98:	88fb      	ldrh	r3, [r7, #6]
 8017d9a:	4618      	mov	r0, r3
 8017d9c:	f001 fa30 	bl	8019200 <SUBGRF_ReadRegister>
 8017da0:	4603      	mov	r3, r0
}
 8017da2:	4618      	mov	r0, r3
 8017da4:	3708      	adds	r7, #8
 8017da6:	46bd      	mov	sp, r7
 8017da8:	bd80      	pop	{r7, pc}

08017daa <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8017daa:	b580      	push	{r7, lr}
 8017dac:	b082      	sub	sp, #8
 8017dae:	af00      	add	r7, sp, #0
 8017db0:	4603      	mov	r3, r0
 8017db2:	6039      	str	r1, [r7, #0]
 8017db4:	80fb      	strh	r3, [r7, #6]
 8017db6:	4613      	mov	r3, r2
 8017db8:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8017dba:	797b      	ldrb	r3, [r7, #5]
 8017dbc:	b29a      	uxth	r2, r3
 8017dbe:	88fb      	ldrh	r3, [r7, #6]
 8017dc0:	6839      	ldr	r1, [r7, #0]
 8017dc2:	4618      	mov	r0, r3
 8017dc4:	f001 fa30 	bl	8019228 <SUBGRF_WriteRegisters>
}
 8017dc8:	bf00      	nop
 8017dca:	3708      	adds	r7, #8
 8017dcc:	46bd      	mov	sp, r7
 8017dce:	bd80      	pop	{r7, pc}

08017dd0 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8017dd0:	b580      	push	{r7, lr}
 8017dd2:	b082      	sub	sp, #8
 8017dd4:	af00      	add	r7, sp, #0
 8017dd6:	4603      	mov	r3, r0
 8017dd8:	6039      	str	r1, [r7, #0]
 8017dda:	80fb      	strh	r3, [r7, #6]
 8017ddc:	4613      	mov	r3, r2
 8017dde:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8017de0:	797b      	ldrb	r3, [r7, #5]
 8017de2:	b29a      	uxth	r2, r3
 8017de4:	88fb      	ldrh	r3, [r7, #6]
 8017de6:	6839      	ldr	r1, [r7, #0]
 8017de8:	4618      	mov	r0, r3
 8017dea:	f001 fa31 	bl	8019250 <SUBGRF_ReadRegisters>
}
 8017dee:	bf00      	nop
 8017df0:	3708      	adds	r7, #8
 8017df2:	46bd      	mov	sp, r7
 8017df4:	bd80      	pop	{r7, pc}
	...

08017df8 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8017df8:	b580      	push	{r7, lr}
 8017dfa:	b082      	sub	sp, #8
 8017dfc:	af00      	add	r7, sp, #0
 8017dfe:	4603      	mov	r3, r0
 8017e00:	460a      	mov	r2, r1
 8017e02:	71fb      	strb	r3, [r7, #7]
 8017e04:	4613      	mov	r3, r2
 8017e06:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8017e08:	79fb      	ldrb	r3, [r7, #7]
 8017e0a:	2b01      	cmp	r3, #1
 8017e0c:	d10a      	bne.n	8017e24 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8017e0e:	4a0e      	ldr	r2, [pc, #56]	; (8017e48 <RadioSetMaxPayloadLength+0x50>)
 8017e10:	79bb      	ldrb	r3, [r7, #6]
 8017e12:	7013      	strb	r3, [r2, #0]
 8017e14:	4b0c      	ldr	r3, [pc, #48]	; (8017e48 <RadioSetMaxPayloadLength+0x50>)
 8017e16:	781a      	ldrb	r2, [r3, #0]
 8017e18:	4b0c      	ldr	r3, [pc, #48]	; (8017e4c <RadioSetMaxPayloadLength+0x54>)
 8017e1a:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017e1c:	480c      	ldr	r0, [pc, #48]	; (8017e50 <RadioSetMaxPayloadLength+0x58>)
 8017e1e:	f001 f887 	bl	8018f30 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8017e22:	e00d      	b.n	8017e40 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8017e24:	4b09      	ldr	r3, [pc, #36]	; (8017e4c <RadioSetMaxPayloadLength+0x54>)
 8017e26:	7d5b      	ldrb	r3, [r3, #21]
 8017e28:	2b01      	cmp	r3, #1
 8017e2a:	d109      	bne.n	8017e40 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8017e2c:	4a06      	ldr	r2, [pc, #24]	; (8017e48 <RadioSetMaxPayloadLength+0x50>)
 8017e2e:	79bb      	ldrb	r3, [r7, #6]
 8017e30:	7013      	strb	r3, [r2, #0]
 8017e32:	4b05      	ldr	r3, [pc, #20]	; (8017e48 <RadioSetMaxPayloadLength+0x50>)
 8017e34:	781a      	ldrb	r2, [r3, #0]
 8017e36:	4b05      	ldr	r3, [pc, #20]	; (8017e4c <RadioSetMaxPayloadLength+0x54>)
 8017e38:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017e3a:	4805      	ldr	r0, [pc, #20]	; (8017e50 <RadioSetMaxPayloadLength+0x58>)
 8017e3c:	f001 f878 	bl	8018f30 <SUBGRF_SetPacketParams>
}
 8017e40:	bf00      	nop
 8017e42:	3708      	adds	r7, #8
 8017e44:	46bd      	mov	sp, r7
 8017e46:	bd80      	pop	{r7, pc}
 8017e48:	200001b4 	.word	0x200001b4
 8017e4c:	200018e8 	.word	0x200018e8
 8017e50:	200018f6 	.word	0x200018f6

08017e54 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8017e54:	b580      	push	{r7, lr}
 8017e56:	b082      	sub	sp, #8
 8017e58:	af00      	add	r7, sp, #0
 8017e5a:	4603      	mov	r3, r0
 8017e5c:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8017e5e:	4a13      	ldr	r2, [pc, #76]	; (8017eac <RadioSetPublicNetwork+0x58>)
 8017e60:	79fb      	ldrb	r3, [r7, #7]
 8017e62:	7313      	strb	r3, [r2, #12]
 8017e64:	4b11      	ldr	r3, [pc, #68]	; (8017eac <RadioSetPublicNetwork+0x58>)
 8017e66:	7b1a      	ldrb	r2, [r3, #12]
 8017e68:	4b10      	ldr	r3, [pc, #64]	; (8017eac <RadioSetPublicNetwork+0x58>)
 8017e6a:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8017e6c:	2001      	movs	r0, #1
 8017e6e:	f7ff f87b 	bl	8016f68 <RadioSetModem>
    if( enable == true )
 8017e72:	79fb      	ldrb	r3, [r7, #7]
 8017e74:	2b00      	cmp	r3, #0
 8017e76:	d00a      	beq.n	8017e8e <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8017e78:	2134      	movs	r1, #52	; 0x34
 8017e7a:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8017e7e:	f001 f9ab 	bl	80191d8 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8017e82:	2144      	movs	r1, #68	; 0x44
 8017e84:	f240 7041 	movw	r0, #1857	; 0x741
 8017e88:	f001 f9a6 	bl	80191d8 <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8017e8c:	e009      	b.n	8017ea2 <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8017e8e:	2114      	movs	r1, #20
 8017e90:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8017e94:	f001 f9a0 	bl	80191d8 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8017e98:	2124      	movs	r1, #36	; 0x24
 8017e9a:	f240 7041 	movw	r0, #1857	; 0x741
 8017e9e:	f001 f99b 	bl	80191d8 <SUBGRF_WriteRegister>
}
 8017ea2:	bf00      	nop
 8017ea4:	3708      	adds	r7, #8
 8017ea6:	46bd      	mov	sp, r7
 8017ea8:	bd80      	pop	{r7, pc}
 8017eaa:	bf00      	nop
 8017eac:	200018e8 	.word	0x200018e8

08017eb0 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8017eb0:	b580      	push	{r7, lr}
 8017eb2:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8017eb4:	f001 fa68 	bl	8019388 <SUBGRF_GetRadioWakeUpTime>
 8017eb8:	4603      	mov	r3, r0
 8017eba:	3303      	adds	r3, #3
}
 8017ebc:	4618      	mov	r0, r3
 8017ebe:	bd80      	pop	{r7, pc}

08017ec0 <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 8017ec0:	b580      	push	{r7, lr}
 8017ec2:	b082      	sub	sp, #8
 8017ec4:	af00      	add	r7, sp, #0
 8017ec6:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8017ec8:	4b08      	ldr	r3, [pc, #32]	; (8017eec <RadioOnTxTimeoutIrq+0x2c>)
 8017eca:	681b      	ldr	r3, [r3, #0]
 8017ecc:	2b00      	cmp	r3, #0
 8017ece:	d008      	beq.n	8017ee2 <RadioOnTxTimeoutIrq+0x22>
 8017ed0:	4b06      	ldr	r3, [pc, #24]	; (8017eec <RadioOnTxTimeoutIrq+0x2c>)
 8017ed2:	681b      	ldr	r3, [r3, #0]
 8017ed4:	685b      	ldr	r3, [r3, #4]
 8017ed6:	2b00      	cmp	r3, #0
 8017ed8:	d003      	beq.n	8017ee2 <RadioOnTxTimeoutIrq+0x22>
    {
        RadioEvents->TxTimeout( );
 8017eda:	4b04      	ldr	r3, [pc, #16]	; (8017eec <RadioOnTxTimeoutIrq+0x2c>)
 8017edc:	681b      	ldr	r3, [r3, #0]
 8017ede:	685b      	ldr	r3, [r3, #4]
 8017ee0:	4798      	blx	r3
    }
}
 8017ee2:	bf00      	nop
 8017ee4:	3708      	adds	r7, #8
 8017ee6:	46bd      	mov	sp, r7
 8017ee8:	bd80      	pop	{r7, pc}
 8017eea:	bf00      	nop
 8017eec:	20001344 	.word	0x20001344

08017ef0 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 8017ef0:	b580      	push	{r7, lr}
 8017ef2:	b082      	sub	sp, #8
 8017ef4:	af00      	add	r7, sp, #0
 8017ef6:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8017ef8:	4b08      	ldr	r3, [pc, #32]	; (8017f1c <RadioOnRxTimeoutIrq+0x2c>)
 8017efa:	681b      	ldr	r3, [r3, #0]
 8017efc:	2b00      	cmp	r3, #0
 8017efe:	d008      	beq.n	8017f12 <RadioOnRxTimeoutIrq+0x22>
 8017f00:	4b06      	ldr	r3, [pc, #24]	; (8017f1c <RadioOnRxTimeoutIrq+0x2c>)
 8017f02:	681b      	ldr	r3, [r3, #0]
 8017f04:	68db      	ldr	r3, [r3, #12]
 8017f06:	2b00      	cmp	r3, #0
 8017f08:	d003      	beq.n	8017f12 <RadioOnRxTimeoutIrq+0x22>
    {
        RadioEvents->RxTimeout( );
 8017f0a:	4b04      	ldr	r3, [pc, #16]	; (8017f1c <RadioOnRxTimeoutIrq+0x2c>)
 8017f0c:	681b      	ldr	r3, [r3, #0]
 8017f0e:	68db      	ldr	r3, [r3, #12]
 8017f10:	4798      	blx	r3
    }
}
 8017f12:	bf00      	nop
 8017f14:	3708      	adds	r7, #8
 8017f16:	46bd      	mov	sp, r7
 8017f18:	bd80      	pop	{r7, pc}
 8017f1a:	bf00      	nop
 8017f1c:	20001344 	.word	0x20001344

08017f20 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8017f20:	b580      	push	{r7, lr}
 8017f22:	b082      	sub	sp, #8
 8017f24:	af00      	add	r7, sp, #0
 8017f26:	4603      	mov	r3, r0
 8017f28:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 8017f2a:	4a05      	ldr	r2, [pc, #20]	; (8017f40 <RadioOnDioIrq+0x20>)
 8017f2c:	88fb      	ldrh	r3, [r7, #6]
 8017f2e:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 8017f32:	f000 f807 	bl	8017f44 <RadioIrqProcess>
}
 8017f36:	bf00      	nop
 8017f38:	3708      	adds	r7, #8
 8017f3a:	46bd      	mov	sp, r7
 8017f3c:	bd80      	pop	{r7, pc}
 8017f3e:	bf00      	nop
 8017f40:	200018e8 	.word	0x200018e8

08017f44 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8017f44:	b590      	push	{r4, r7, lr}
 8017f46:	b083      	sub	sp, #12
 8017f48:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 8017f4a:	4bae      	ldr	r3, [pc, #696]	; (8018204 <RadioIrqProcess+0x2c0>)
 8017f4c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8017f50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017f54:	f000 810f 	beq.w	8018176 <RadioIrqProcess+0x232>
 8017f58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017f5c:	f300 8185 	bgt.w	801826a <RadioIrqProcess+0x326>
 8017f60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017f64:	f000 80f3 	beq.w	801814e <RadioIrqProcess+0x20a>
 8017f68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017f6c:	f300 817d 	bgt.w	801826a <RadioIrqProcess+0x326>
 8017f70:	2b80      	cmp	r3, #128	; 0x80
 8017f72:	f000 80d8 	beq.w	8018126 <RadioIrqProcess+0x1e2>
 8017f76:	2b80      	cmp	r3, #128	; 0x80
 8017f78:	f300 8177 	bgt.w	801826a <RadioIrqProcess+0x326>
 8017f7c:	2b20      	cmp	r3, #32
 8017f7e:	dc49      	bgt.n	8018014 <RadioIrqProcess+0xd0>
 8017f80:	2b00      	cmp	r3, #0
 8017f82:	f340 8172 	ble.w	801826a <RadioIrqProcess+0x326>
 8017f86:	3b01      	subs	r3, #1
 8017f88:	2b1f      	cmp	r3, #31
 8017f8a:	f200 816e 	bhi.w	801826a <RadioIrqProcess+0x326>
 8017f8e:	a201      	add	r2, pc, #4	; (adr r2, 8017f94 <RadioIrqProcess+0x50>)
 8017f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017f94:	0801801b 	.word	0x0801801b
 8017f98:	08018047 	.word	0x08018047
 8017f9c:	0801826b 	.word	0x0801826b
 8017fa0:	080181db 	.word	0x080181db
 8017fa4:	0801826b 	.word	0x0801826b
 8017fa8:	0801826b 	.word	0x0801826b
 8017fac:	0801826b 	.word	0x0801826b
 8017fb0:	080181e9 	.word	0x080181e9
 8017fb4:	0801826b 	.word	0x0801826b
 8017fb8:	0801826b 	.word	0x0801826b
 8017fbc:	0801826b 	.word	0x0801826b
 8017fc0:	0801826b 	.word	0x0801826b
 8017fc4:	0801826b 	.word	0x0801826b
 8017fc8:	0801826b 	.word	0x0801826b
 8017fcc:	0801826b 	.word	0x0801826b
 8017fd0:	080181f7 	.word	0x080181f7
 8017fd4:	0801826b 	.word	0x0801826b
 8017fd8:	0801826b 	.word	0x0801826b
 8017fdc:	0801826b 	.word	0x0801826b
 8017fe0:	0801826b 	.word	0x0801826b
 8017fe4:	0801826b 	.word	0x0801826b
 8017fe8:	0801826b 	.word	0x0801826b
 8017fec:	0801826b 	.word	0x0801826b
 8017ff0:	0801826b 	.word	0x0801826b
 8017ff4:	0801826b 	.word	0x0801826b
 8017ff8:	0801826b 	.word	0x0801826b
 8017ffc:	0801826b 	.word	0x0801826b
 8018000:	0801826b 	.word	0x0801826b
 8018004:	0801826b 	.word	0x0801826b
 8018008:	0801826b 	.word	0x0801826b
 801800c:	0801826b 	.word	0x0801826b
 8018010:	08018229 	.word	0x08018229
 8018014:	2b40      	cmp	r3, #64	; 0x40
 8018016:	d06c      	beq.n	80180f2 <RadioIrqProcess+0x1ae>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 8018018:	e127      	b.n	801826a <RadioIrqProcess+0x326>
    TimerStop( &TxTimeoutTimer );
 801801a:	487b      	ldr	r0, [pc, #492]	; (8018208 <RadioIrqProcess+0x2c4>)
 801801c:	f002 f8dc 	bl	801a1d8 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 8018020:	2000      	movs	r0, #0
 8018022:	f000 fb91 	bl	8018748 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8018026:	4b79      	ldr	r3, [pc, #484]	; (801820c <RadioIrqProcess+0x2c8>)
 8018028:	681b      	ldr	r3, [r3, #0]
 801802a:	2b00      	cmp	r3, #0
 801802c:	f000 811f 	beq.w	801826e <RadioIrqProcess+0x32a>
 8018030:	4b76      	ldr	r3, [pc, #472]	; (801820c <RadioIrqProcess+0x2c8>)
 8018032:	681b      	ldr	r3, [r3, #0]
 8018034:	681b      	ldr	r3, [r3, #0]
 8018036:	2b00      	cmp	r3, #0
 8018038:	f000 8119 	beq.w	801826e <RadioIrqProcess+0x32a>
      RadioEvents->TxDone( );
 801803c:	4b73      	ldr	r3, [pc, #460]	; (801820c <RadioIrqProcess+0x2c8>)
 801803e:	681b      	ldr	r3, [r3, #0]
 8018040:	681b      	ldr	r3, [r3, #0]
 8018042:	4798      	blx	r3
    break;
 8018044:	e113      	b.n	801826e <RadioIrqProcess+0x32a>
    TimerStop( &RxTimeoutTimer );
 8018046:	4872      	ldr	r0, [pc, #456]	; (8018210 <RadioIrqProcess+0x2cc>)
 8018048:	f002 f8c6 	bl	801a1d8 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 801804c:	4b6d      	ldr	r3, [pc, #436]	; (8018204 <RadioIrqProcess+0x2c0>)
 801804e:	785b      	ldrb	r3, [r3, #1]
 8018050:	f083 0301 	eor.w	r3, r3, #1
 8018054:	b2db      	uxtb	r3, r3
 8018056:	2b00      	cmp	r3, #0
 8018058:	d014      	beq.n	8018084 <RadioIrqProcess+0x140>
      SUBGRF_SetStandby( STDBY_RC );
 801805a:	2000      	movs	r0, #0
 801805c:	f000 fb74 	bl	8018748 <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 8018060:	2100      	movs	r1, #0
 8018062:	f640 1002 	movw	r0, #2306	; 0x902
 8018066:	f001 f8b7 	bl	80191d8 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 801806a:	f640 1044 	movw	r0, #2372	; 0x944
 801806e:	f001 f8c7 	bl	8019200 <SUBGRF_ReadRegister>
 8018072:	4603      	mov	r3, r0
 8018074:	f043 0302 	orr.w	r3, r3, #2
 8018078:	b2db      	uxtb	r3, r3
 801807a:	4619      	mov	r1, r3
 801807c:	f640 1044 	movw	r0, #2372	; 0x944
 8018080:	f001 f8aa 	bl	80191d8 <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 8018084:	1dfb      	adds	r3, r7, #7
 8018086:	22ff      	movs	r2, #255	; 0xff
 8018088:	4619      	mov	r1, r3
 801808a:	4862      	ldr	r0, [pc, #392]	; (8018214 <RadioIrqProcess+0x2d0>)
 801808c:	f000 fa2a 	bl	80184e4 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 8018090:	4861      	ldr	r0, [pc, #388]	; (8018218 <RadioIrqProcess+0x2d4>)
 8018092:	f001 f84d 	bl	8019130 <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8018096:	4b5d      	ldr	r3, [pc, #372]	; (801820c <RadioIrqProcess+0x2c8>)
 8018098:	681b      	ldr	r3, [r3, #0]
 801809a:	2b00      	cmp	r3, #0
 801809c:	d027      	beq.n	80180ee <RadioIrqProcess+0x1aa>
 801809e:	4b5b      	ldr	r3, [pc, #364]	; (801820c <RadioIrqProcess+0x2c8>)
 80180a0:	681b      	ldr	r3, [r3, #0]
 80180a2:	689b      	ldr	r3, [r3, #8]
 80180a4:	2b00      	cmp	r3, #0
 80180a6:	d022      	beq.n	80180ee <RadioIrqProcess+0x1aa>
      switch (SubgRf.PacketStatus.packetType)
 80180a8:	4b56      	ldr	r3, [pc, #344]	; (8018204 <RadioIrqProcess+0x2c0>)
 80180aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80180ae:	2b01      	cmp	r3, #1
 80180b0:	d10e      	bne.n	80180d0 <RadioIrqProcess+0x18c>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 80180b2:	4b56      	ldr	r3, [pc, #344]	; (801820c <RadioIrqProcess+0x2c8>)
 80180b4:	681b      	ldr	r3, [r3, #0]
 80180b6:	689c      	ldr	r4, [r3, #8]
 80180b8:	79fb      	ldrb	r3, [r7, #7]
 80180ba:	b299      	uxth	r1, r3
 80180bc:	4b51      	ldr	r3, [pc, #324]	; (8018204 <RadioIrqProcess+0x2c0>)
 80180be:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 80180c2:	b21a      	sxth	r2, r3
 80180c4:	4b4f      	ldr	r3, [pc, #316]	; (8018204 <RadioIrqProcess+0x2c0>)
 80180c6:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 80180ca:	4852      	ldr	r0, [pc, #328]	; (8018214 <RadioIrqProcess+0x2d0>)
 80180cc:	47a0      	blx	r4
        break;
 80180ce:	e00f      	b.n	80180f0 <RadioIrqProcess+0x1ac>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 80180d0:	4b4e      	ldr	r3, [pc, #312]	; (801820c <RadioIrqProcess+0x2c8>)
 80180d2:	681b      	ldr	r3, [r3, #0]
 80180d4:	689c      	ldr	r4, [r3, #8]
 80180d6:	79fb      	ldrb	r3, [r7, #7]
 80180d8:	b299      	uxth	r1, r3
 80180da:	4b4a      	ldr	r3, [pc, #296]	; (8018204 <RadioIrqProcess+0x2c0>)
 80180dc:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 80180e0:	b21a      	sxth	r2, r3
 80180e2:	4b48      	ldr	r3, [pc, #288]	; (8018204 <RadioIrqProcess+0x2c0>)
 80180e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80180e6:	b25b      	sxtb	r3, r3
 80180e8:	484a      	ldr	r0, [pc, #296]	; (8018214 <RadioIrqProcess+0x2d0>)
 80180ea:	47a0      	blx	r4
        break;
 80180ec:	e000      	b.n	80180f0 <RadioIrqProcess+0x1ac>
    }
 80180ee:	bf00      	nop
    break;
 80180f0:	e0c8      	b.n	8018284 <RadioIrqProcess+0x340>
    if( SubgRf.RxContinuous == false )
 80180f2:	4b44      	ldr	r3, [pc, #272]	; (8018204 <RadioIrqProcess+0x2c0>)
 80180f4:	785b      	ldrb	r3, [r3, #1]
 80180f6:	f083 0301 	eor.w	r3, r3, #1
 80180fa:	b2db      	uxtb	r3, r3
 80180fc:	2b00      	cmp	r3, #0
 80180fe:	d002      	beq.n	8018106 <RadioIrqProcess+0x1c2>
      SUBGRF_SetStandby( STDBY_RC );
 8018100:	2000      	movs	r0, #0
 8018102:	f000 fb21 	bl	8018748 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8018106:	4b41      	ldr	r3, [pc, #260]	; (801820c <RadioIrqProcess+0x2c8>)
 8018108:	681b      	ldr	r3, [r3, #0]
 801810a:	2b00      	cmp	r3, #0
 801810c:	f000 80b1 	beq.w	8018272 <RadioIrqProcess+0x32e>
 8018110:	4b3e      	ldr	r3, [pc, #248]	; (801820c <RadioIrqProcess+0x2c8>)
 8018112:	681b      	ldr	r3, [r3, #0]
 8018114:	691b      	ldr	r3, [r3, #16]
 8018116:	2b00      	cmp	r3, #0
 8018118:	f000 80ab 	beq.w	8018272 <RadioIrqProcess+0x32e>
      RadioEvents->RxError( );
 801811c:	4b3b      	ldr	r3, [pc, #236]	; (801820c <RadioIrqProcess+0x2c8>)
 801811e:	681b      	ldr	r3, [r3, #0]
 8018120:	691b      	ldr	r3, [r3, #16]
 8018122:	4798      	blx	r3
    break;
 8018124:	e0a5      	b.n	8018272 <RadioIrqProcess+0x32e>
    SUBGRF_SetStandby( STDBY_RC );
 8018126:	2000      	movs	r0, #0
 8018128:	f000 fb0e 	bl	8018748 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801812c:	4b37      	ldr	r3, [pc, #220]	; (801820c <RadioIrqProcess+0x2c8>)
 801812e:	681b      	ldr	r3, [r3, #0]
 8018130:	2b00      	cmp	r3, #0
 8018132:	f000 80a0 	beq.w	8018276 <RadioIrqProcess+0x332>
 8018136:	4b35      	ldr	r3, [pc, #212]	; (801820c <RadioIrqProcess+0x2c8>)
 8018138:	681b      	ldr	r3, [r3, #0]
 801813a:	699b      	ldr	r3, [r3, #24]
 801813c:	2b00      	cmp	r3, #0
 801813e:	f000 809a 	beq.w	8018276 <RadioIrqProcess+0x332>
      RadioEvents->CadDone( false );
 8018142:	4b32      	ldr	r3, [pc, #200]	; (801820c <RadioIrqProcess+0x2c8>)
 8018144:	681b      	ldr	r3, [r3, #0]
 8018146:	699b      	ldr	r3, [r3, #24]
 8018148:	2000      	movs	r0, #0
 801814a:	4798      	blx	r3
    break;
 801814c:	e093      	b.n	8018276 <RadioIrqProcess+0x332>
    SUBGRF_SetStandby( STDBY_RC );
 801814e:	2000      	movs	r0, #0
 8018150:	f000 fafa 	bl	8018748 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8018154:	4b2d      	ldr	r3, [pc, #180]	; (801820c <RadioIrqProcess+0x2c8>)
 8018156:	681b      	ldr	r3, [r3, #0]
 8018158:	2b00      	cmp	r3, #0
 801815a:	f000 808e 	beq.w	801827a <RadioIrqProcess+0x336>
 801815e:	4b2b      	ldr	r3, [pc, #172]	; (801820c <RadioIrqProcess+0x2c8>)
 8018160:	681b      	ldr	r3, [r3, #0]
 8018162:	699b      	ldr	r3, [r3, #24]
 8018164:	2b00      	cmp	r3, #0
 8018166:	f000 8088 	beq.w	801827a <RadioIrqProcess+0x336>
      RadioEvents->CadDone( true );
 801816a:	4b28      	ldr	r3, [pc, #160]	; (801820c <RadioIrqProcess+0x2c8>)
 801816c:	681b      	ldr	r3, [r3, #0]
 801816e:	699b      	ldr	r3, [r3, #24]
 8018170:	2001      	movs	r0, #1
 8018172:	4798      	blx	r3
    break;
 8018174:	e081      	b.n	801827a <RadioIrqProcess+0x336>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8018176:	f000 f99b 	bl	80184b0 <SUBGRF_GetOperatingMode>
 801817a:	4603      	mov	r3, r0
 801817c:	2b04      	cmp	r3, #4
 801817e:	d113      	bne.n	80181a8 <RadioIrqProcess+0x264>
      TimerStop( &TxTimeoutTimer );
 8018180:	4821      	ldr	r0, [pc, #132]	; (8018208 <RadioIrqProcess+0x2c4>)
 8018182:	f002 f829 	bl	801a1d8 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 8018186:	2000      	movs	r0, #0
 8018188:	f000 fade 	bl	8018748 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801818c:	4b1f      	ldr	r3, [pc, #124]	; (801820c <RadioIrqProcess+0x2c8>)
 801818e:	681b      	ldr	r3, [r3, #0]
 8018190:	2b00      	cmp	r3, #0
 8018192:	d074      	beq.n	801827e <RadioIrqProcess+0x33a>
 8018194:	4b1d      	ldr	r3, [pc, #116]	; (801820c <RadioIrqProcess+0x2c8>)
 8018196:	681b      	ldr	r3, [r3, #0]
 8018198:	685b      	ldr	r3, [r3, #4]
 801819a:	2b00      	cmp	r3, #0
 801819c:	d06f      	beq.n	801827e <RadioIrqProcess+0x33a>
        RadioEvents->TxTimeout( );
 801819e:	4b1b      	ldr	r3, [pc, #108]	; (801820c <RadioIrqProcess+0x2c8>)
 80181a0:	681b      	ldr	r3, [r3, #0]
 80181a2:	685b      	ldr	r3, [r3, #4]
 80181a4:	4798      	blx	r3
    break;
 80181a6:	e06a      	b.n	801827e <RadioIrqProcess+0x33a>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 80181a8:	f000 f982 	bl	80184b0 <SUBGRF_GetOperatingMode>
 80181ac:	4603      	mov	r3, r0
 80181ae:	2b05      	cmp	r3, #5
 80181b0:	d165      	bne.n	801827e <RadioIrqProcess+0x33a>
      TimerStop( &RxTimeoutTimer );
 80181b2:	4817      	ldr	r0, [pc, #92]	; (8018210 <RadioIrqProcess+0x2cc>)
 80181b4:	f002 f810 	bl	801a1d8 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 80181b8:	2000      	movs	r0, #0
 80181ba:	f000 fac5 	bl	8018748 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80181be:	4b13      	ldr	r3, [pc, #76]	; (801820c <RadioIrqProcess+0x2c8>)
 80181c0:	681b      	ldr	r3, [r3, #0]
 80181c2:	2b00      	cmp	r3, #0
 80181c4:	d05b      	beq.n	801827e <RadioIrqProcess+0x33a>
 80181c6:	4b11      	ldr	r3, [pc, #68]	; (801820c <RadioIrqProcess+0x2c8>)
 80181c8:	681b      	ldr	r3, [r3, #0]
 80181ca:	68db      	ldr	r3, [r3, #12]
 80181cc:	2b00      	cmp	r3, #0
 80181ce:	d056      	beq.n	801827e <RadioIrqProcess+0x33a>
        RadioEvents->RxTimeout( );
 80181d0:	4b0e      	ldr	r3, [pc, #56]	; (801820c <RadioIrqProcess+0x2c8>)
 80181d2:	681b      	ldr	r3, [r3, #0]
 80181d4:	68db      	ldr	r3, [r3, #12]
 80181d6:	4798      	blx	r3
    break;
 80181d8:	e051      	b.n	801827e <RadioIrqProcess+0x33a>
    MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 80181da:	4b10      	ldr	r3, [pc, #64]	; (801821c <RadioIrqProcess+0x2d8>)
 80181dc:	2201      	movs	r2, #1
 80181de:	2100      	movs	r1, #0
 80181e0:	2002      	movs	r0, #2
 80181e2:	f002 f9f1 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
    break;
 80181e6:	e04d      	b.n	8018284 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 80181e8:	4b0d      	ldr	r3, [pc, #52]	; (8018220 <RadioIrqProcess+0x2dc>)
 80181ea:	2201      	movs	r2, #1
 80181ec:	2100      	movs	r1, #0
 80181ee:	2002      	movs	r0, #2
 80181f0:	f002 f9ea 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
    break;
 80181f4:	e046      	b.n	8018284 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 80181f6:	4b0b      	ldr	r3, [pc, #44]	; (8018224 <RadioIrqProcess+0x2e0>)
 80181f8:	2201      	movs	r2, #1
 80181fa:	2100      	movs	r1, #0
 80181fc:	2002      	movs	r0, #2
 80181fe:	f002 f9e3 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
    break;
 8018202:	e03f      	b.n	8018284 <RadioIrqProcess+0x340>
 8018204:	200018e8 	.word	0x200018e8
 8018208:	20001940 	.word	0x20001940
 801820c:	20001344 	.word	0x20001344
 8018210:	20001958 	.word	0x20001958
 8018214:	20001244 	.word	0x20001244
 8018218:	2000190c 	.word	0x2000190c
 801821c:	0801b328 	.word	0x0801b328
 8018220:	0801b334 	.word	0x0801b334
 8018224:	0801b340 	.word	0x0801b340
    TimerStop( &RxTimeoutTimer );
 8018228:	4818      	ldr	r0, [pc, #96]	; (801828c <RadioIrqProcess+0x348>)
 801822a:	f001 ffd5 	bl	801a1d8 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 801822e:	4b18      	ldr	r3, [pc, #96]	; (8018290 <RadioIrqProcess+0x34c>)
 8018230:	785b      	ldrb	r3, [r3, #1]
 8018232:	f083 0301 	eor.w	r3, r3, #1
 8018236:	b2db      	uxtb	r3, r3
 8018238:	2b00      	cmp	r3, #0
 801823a:	d002      	beq.n	8018242 <RadioIrqProcess+0x2fe>
      SUBGRF_SetStandby( STDBY_RC );
 801823c:	2000      	movs	r0, #0
 801823e:	f000 fa83 	bl	8018748 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8018242:	4b14      	ldr	r3, [pc, #80]	; (8018294 <RadioIrqProcess+0x350>)
 8018244:	681b      	ldr	r3, [r3, #0]
 8018246:	2b00      	cmp	r3, #0
 8018248:	d01b      	beq.n	8018282 <RadioIrqProcess+0x33e>
 801824a:	4b12      	ldr	r3, [pc, #72]	; (8018294 <RadioIrqProcess+0x350>)
 801824c:	681b      	ldr	r3, [r3, #0]
 801824e:	68db      	ldr	r3, [r3, #12]
 8018250:	2b00      	cmp	r3, #0
 8018252:	d016      	beq.n	8018282 <RadioIrqProcess+0x33e>
      RadioEvents->RxTimeout( );
 8018254:	4b0f      	ldr	r3, [pc, #60]	; (8018294 <RadioIrqProcess+0x350>)
 8018256:	681b      	ldr	r3, [r3, #0]
 8018258:	68db      	ldr	r3, [r3, #12]
 801825a:	4798      	blx	r3
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801825c:	4b0e      	ldr	r3, [pc, #56]	; (8018298 <RadioIrqProcess+0x354>)
 801825e:	2201      	movs	r2, #1
 8018260:	2100      	movs	r1, #0
 8018262:	2002      	movs	r0, #2
 8018264:	f002 f9b0 	bl	801a5c8 <UTIL_ADV_TRACE_COND_FSend>
    break;
 8018268:	e00b      	b.n	8018282 <RadioIrqProcess+0x33e>
    break;
 801826a:	bf00      	nop
 801826c:	e00a      	b.n	8018284 <RadioIrqProcess+0x340>
    break;
 801826e:	bf00      	nop
 8018270:	e008      	b.n	8018284 <RadioIrqProcess+0x340>
    break;
 8018272:	bf00      	nop
 8018274:	e006      	b.n	8018284 <RadioIrqProcess+0x340>
    break;
 8018276:	bf00      	nop
 8018278:	e004      	b.n	8018284 <RadioIrqProcess+0x340>
    break;
 801827a:	bf00      	nop
 801827c:	e002      	b.n	8018284 <RadioIrqProcess+0x340>
    break;
 801827e:	bf00      	nop
 8018280:	e000      	b.n	8018284 <RadioIrqProcess+0x340>
    break;
 8018282:	bf00      	nop

  }
}
 8018284:	bf00      	nop
 8018286:	370c      	adds	r7, #12
 8018288:	46bd      	mov	sp, r7
 801828a:	bd90      	pop	{r4, r7, pc}
 801828c:	20001958 	.word	0x20001958
 8018290:	200018e8 	.word	0x200018e8
 8018294:	20001344 	.word	0x20001344
 8018298:	0801b34c 	.word	0x0801b34c

0801829c <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 801829c:	b580      	push	{r7, lr}
 801829e:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 80182a0:	4b09      	ldr	r3, [pc, #36]	; (80182c8 <RadioTxPrbs+0x2c>)
 80182a2:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80182a6:	2101      	movs	r1, #1
 80182a8:	4618      	mov	r0, r3
 80182aa:	f001 f811 	bl	80192d0 <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 80182ae:	4b07      	ldr	r3, [pc, #28]	; (80182cc <RadioTxPrbs+0x30>)
 80182b0:	212d      	movs	r1, #45	; 0x2d
 80182b2:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 80182b6:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 80182b8:	f000 fb1a 	bl	80188f0 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 80182bc:	4804      	ldr	r0, [pc, #16]	; (80182d0 <RadioTxPrbs+0x34>)
 80182be:	f000 fa61 	bl	8018784 <SUBGRF_SetTx>
}
 80182c2:	bf00      	nop
 80182c4:	bd80      	pop	{r7, pc}
 80182c6:	bf00      	nop
 80182c8:	200018e8 	.word	0x200018e8
 80182cc:	08017d6b 	.word	0x08017d6b
 80182d0:	000fffff 	.word	0x000fffff

080182d4 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 80182d4:	b580      	push	{r7, lr}
 80182d6:	b084      	sub	sp, #16
 80182d8:	af00      	add	r7, sp, #0
 80182da:	4603      	mov	r3, r0
 80182dc:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 80182de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80182e2:	4618      	mov	r0, r3
 80182e4:	f001 f81c 	bl	8019320 <SUBGRF_SetRfTxPower>
 80182e8:	4603      	mov	r3, r0
 80182ea:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 80182ec:	7bfb      	ldrb	r3, [r7, #15]
 80182ee:	2101      	movs	r1, #1
 80182f0:	4618      	mov	r0, r3
 80182f2:	f000 ffed 	bl	80192d0 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 80182f6:	f000 faef 	bl	80188d8 <SUBGRF_SetTxContinuousWave>
}
 80182fa:	bf00      	nop
 80182fc:	3710      	adds	r7, #16
 80182fe:	46bd      	mov	sp, r7
 8018300:	bd80      	pop	{r7, pc}

08018302 <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 8018302:	b480      	push	{r7}
 8018304:	b089      	sub	sp, #36	; 0x24
 8018306:	af00      	add	r7, sp, #0
 8018308:	60f8      	str	r0, [r7, #12]
 801830a:	60b9      	str	r1, [r7, #8]
 801830c:	4613      	mov	r3, r2
 801830e:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 8018310:	2300      	movs	r3, #0
 8018312:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 8018314:	2300      	movs	r3, #0
 8018316:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 8018318:	2300      	movs	r3, #0
 801831a:	61bb      	str	r3, [r7, #24]
 801831c:	e011      	b.n	8018342 <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 801831e:	69bb      	ldr	r3, [r7, #24]
 8018320:	68ba      	ldr	r2, [r7, #8]
 8018322:	4413      	add	r3, r2
 8018324:	781a      	ldrb	r2, [r3, #0]
 8018326:	69bb      	ldr	r3, [r7, #24]
 8018328:	68b9      	ldr	r1, [r7, #8]
 801832a:	440b      	add	r3, r1
 801832c:	43d2      	mvns	r2, r2
 801832e:	b2d2      	uxtb	r2, r2
 8018330:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 8018332:	69bb      	ldr	r3, [r7, #24]
 8018334:	68fa      	ldr	r2, [r7, #12]
 8018336:	4413      	add	r3, r2
 8018338:	2200      	movs	r2, #0
 801833a:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 801833c:	69bb      	ldr	r3, [r7, #24]
 801833e:	3301      	adds	r3, #1
 8018340:	61bb      	str	r3, [r7, #24]
 8018342:	79fb      	ldrb	r3, [r7, #7]
 8018344:	69ba      	ldr	r2, [r7, #24]
 8018346:	429a      	cmp	r2, r3
 8018348:	dbe9      	blt.n	801831e <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 801834a:	2300      	movs	r3, #0
 801834c:	61bb      	str	r3, [r7, #24]
 801834e:	e049      	b.n	80183e4 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 8018350:	69bb      	ldr	r3, [r7, #24]
 8018352:	425a      	negs	r2, r3
 8018354:	f003 0307 	and.w	r3, r3, #7
 8018358:	f002 0207 	and.w	r2, r2, #7
 801835c:	bf58      	it	pl
 801835e:	4253      	negpl	r3, r2
 8018360:	b2db      	uxtb	r3, r3
 8018362:	f1c3 0307 	rsb	r3, r3, #7
 8018366:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 8018368:	69bb      	ldr	r3, [r7, #24]
 801836a:	2b00      	cmp	r3, #0
 801836c:	da00      	bge.n	8018370 <payload_integration+0x6e>
 801836e:	3307      	adds	r3, #7
 8018370:	10db      	asrs	r3, r3, #3
 8018372:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 8018374:	69bb      	ldr	r3, [r7, #24]
 8018376:	3301      	adds	r3, #1
 8018378:	425a      	negs	r2, r3
 801837a:	f003 0307 	and.w	r3, r3, #7
 801837e:	f002 0207 	and.w	r2, r2, #7
 8018382:	bf58      	it	pl
 8018384:	4253      	negpl	r3, r2
 8018386:	b2db      	uxtb	r3, r3
 8018388:	f1c3 0307 	rsb	r3, r3, #7
 801838c:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 801838e:	69bb      	ldr	r3, [r7, #24]
 8018390:	3301      	adds	r3, #1
 8018392:	2b00      	cmp	r3, #0
 8018394:	da00      	bge.n	8018398 <payload_integration+0x96>
 8018396:	3307      	adds	r3, #7
 8018398:	10db      	asrs	r3, r3, #3
 801839a:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 801839c:	7dbb      	ldrb	r3, [r7, #22]
 801839e:	68ba      	ldr	r2, [r7, #8]
 80183a0:	4413      	add	r3, r2
 80183a2:	781b      	ldrb	r3, [r3, #0]
 80183a4:	461a      	mov	r2, r3
 80183a6:	7dfb      	ldrb	r3, [r7, #23]
 80183a8:	fa42 f303 	asr.w	r3, r2, r3
 80183ac:	b2db      	uxtb	r3, r3
 80183ae:	f003 0301 	and.w	r3, r3, #1
 80183b2:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 80183b4:	7ffa      	ldrb	r2, [r7, #31]
 80183b6:	7cfb      	ldrb	r3, [r7, #19]
 80183b8:	4053      	eors	r3, r2
 80183ba:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 80183bc:	7d3b      	ldrb	r3, [r7, #20]
 80183be:	68fa      	ldr	r2, [r7, #12]
 80183c0:	4413      	add	r3, r2
 80183c2:	781b      	ldrb	r3, [r3, #0]
 80183c4:	b25a      	sxtb	r2, r3
 80183c6:	7ff9      	ldrb	r1, [r7, #31]
 80183c8:	7d7b      	ldrb	r3, [r7, #21]
 80183ca:	fa01 f303 	lsl.w	r3, r1, r3
 80183ce:	b25b      	sxtb	r3, r3
 80183d0:	4313      	orrs	r3, r2
 80183d2:	b259      	sxtb	r1, r3
 80183d4:	7d3b      	ldrb	r3, [r7, #20]
 80183d6:	68fa      	ldr	r2, [r7, #12]
 80183d8:	4413      	add	r3, r2
 80183da:	b2ca      	uxtb	r2, r1
 80183dc:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 80183de:	69bb      	ldr	r3, [r7, #24]
 80183e0:	3301      	adds	r3, #1
 80183e2:	61bb      	str	r3, [r7, #24]
 80183e4:	79fb      	ldrb	r3, [r7, #7]
 80183e6:	00db      	lsls	r3, r3, #3
 80183e8:	69ba      	ldr	r2, [r7, #24]
 80183ea:	429a      	cmp	r2, r3
 80183ec:	dbb0      	blt.n	8018350 <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 80183ee:	7ffb      	ldrb	r3, [r7, #31]
 80183f0:	01db      	lsls	r3, r3, #7
 80183f2:	b25a      	sxtb	r2, r3
 80183f4:	7ffb      	ldrb	r3, [r7, #31]
 80183f6:	019b      	lsls	r3, r3, #6
 80183f8:	b25b      	sxtb	r3, r3
 80183fa:	4313      	orrs	r3, r2
 80183fc:	b25b      	sxtb	r3, r3
 80183fe:	7ffa      	ldrb	r2, [r7, #31]
 8018400:	2a00      	cmp	r2, #0
 8018402:	d101      	bne.n	8018408 <payload_integration+0x106>
 8018404:	2220      	movs	r2, #32
 8018406:	e000      	b.n	801840a <payload_integration+0x108>
 8018408:	2200      	movs	r2, #0
 801840a:	4313      	orrs	r3, r2
 801840c:	b259      	sxtb	r1, r3
 801840e:	79fb      	ldrb	r3, [r7, #7]
 8018410:	68fa      	ldr	r2, [r7, #12]
 8018412:	4413      	add	r3, r2
 8018414:	b2ca      	uxtb	r2, r1
 8018416:	701a      	strb	r2, [r3, #0]
}
 8018418:	bf00      	nop
 801841a:	3724      	adds	r7, #36	; 0x24
 801841c:	46bd      	mov	sp, r7
 801841e:	bc80      	pop	{r7}
 8018420:	4770      	bx	lr
	...

08018424 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8018424:	b580      	push	{r7, lr}
 8018426:	b084      	sub	sp, #16
 8018428:	af00      	add	r7, sp, #0
 801842a:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801842c:	687b      	ldr	r3, [r7, #4]
 801842e:	2b00      	cmp	r3, #0
 8018430:	d002      	beq.n	8018438 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 8018432:	4a1c      	ldr	r2, [pc, #112]	; (80184a4 <SUBGRF_Init+0x80>)
 8018434:	687b      	ldr	r3, [r7, #4]
 8018436:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8018438:	2002      	movs	r0, #2
 801843a:	f001 f83d 	bl	80194b8 <Radio_SMPS_Set>

    RADIO_INIT();
 801843e:	f7e9 fa0f 	bl	8001860 <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 8018442:	4b19      	ldr	r3, [pc, #100]	; (80184a8 <SUBGRF_Init+0x84>)
 8018444:	2200      	movs	r2, #0
 8018446:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8018448:	2000      	movs	r0, #0
 801844a:	f000 f97d 	bl	8018748 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801844e:	f7f1 f831 	bl	80094b4 <RBI_IsTCXO>
 8018452:	4603      	mov	r3, r0
 8018454:	2b01      	cmp	r3, #1
 8018456:	d112      	bne.n	801847e <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 8018458:	f7f1 f825 	bl	80094a6 <RBI_GetWakeUpTime>
 801845c:	4603      	mov	r3, r0
 801845e:	019b      	lsls	r3, r3, #6
 8018460:	4619      	mov	r1, r3
 8018462:	2001      	movs	r0, #1
 8018464:	f000 fb9e 	bl	8018ba4 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8018468:	2100      	movs	r1, #0
 801846a:	f640 1011 	movw	r0, #2321	; 0x911
 801846e:	f000 feb3 	bl	80191d8 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 8018472:	237f      	movs	r3, #127	; 0x7f
 8018474:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 8018476:	7b38      	ldrb	r0, [r7, #12]
 8018478:	f000 faa4 	bl	80189c4 <SUBGRF_Calibrate>
 801847c:	e009      	b.n	8018492 <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801847e:	2120      	movs	r1, #32
 8018480:	f640 1011 	movw	r0, #2321	; 0x911
 8018484:	f000 fea8 	bl	80191d8 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8018488:	2120      	movs	r1, #32
 801848a:	f640 1012 	movw	r0, #2322	; 0x912
 801848e:	f000 fea3 	bl	80191d8 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 8018492:	f7f0 ff67 	bl	8009364 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8018496:	4b05      	ldr	r3, [pc, #20]	; (80184ac <SUBGRF_Init+0x88>)
 8018498:	2201      	movs	r2, #1
 801849a:	701a      	strb	r2, [r3, #0]
}
 801849c:	bf00      	nop
 801849e:	3710      	adds	r7, #16
 80184a0:	46bd      	mov	sp, r7
 80184a2:	bd80      	pop	{r7, pc}
 80184a4:	20001354 	.word	0x20001354
 80184a8:	20001350 	.word	0x20001350
 80184ac:	20001348 	.word	0x20001348

080184b0 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 80184b0:	b480      	push	{r7}
 80184b2:	af00      	add	r7, sp, #0
    return OperatingMode;
 80184b4:	4b02      	ldr	r3, [pc, #8]	; (80184c0 <SUBGRF_GetOperatingMode+0x10>)
 80184b6:	781b      	ldrb	r3, [r3, #0]
}
 80184b8:	4618      	mov	r0, r3
 80184ba:	46bd      	mov	sp, r7
 80184bc:	bc80      	pop	{r7}
 80184be:	4770      	bx	lr
 80184c0:	20001348 	.word	0x20001348

080184c4 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 80184c4:	b580      	push	{r7, lr}
 80184c6:	b082      	sub	sp, #8
 80184c8:	af00      	add	r7, sp, #0
 80184ca:	6078      	str	r0, [r7, #4]
 80184cc:	460b      	mov	r3, r1
 80184ce:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 80184d0:	78fb      	ldrb	r3, [r7, #3]
 80184d2:	461a      	mov	r2, r3
 80184d4:	6879      	ldr	r1, [r7, #4]
 80184d6:	2000      	movs	r0, #0
 80184d8:	f000 fece 	bl	8019278 <SUBGRF_WriteBuffer>
}
 80184dc:	bf00      	nop
 80184de:	3708      	adds	r7, #8
 80184e0:	46bd      	mov	sp, r7
 80184e2:	bd80      	pop	{r7, pc}

080184e4 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 80184e4:	b580      	push	{r7, lr}
 80184e6:	b086      	sub	sp, #24
 80184e8:	af00      	add	r7, sp, #0
 80184ea:	60f8      	str	r0, [r7, #12]
 80184ec:	60b9      	str	r1, [r7, #8]
 80184ee:	4613      	mov	r3, r2
 80184f0:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 80184f2:	2300      	movs	r3, #0
 80184f4:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 80184f6:	f107 0317 	add.w	r3, r7, #23
 80184fa:	4619      	mov	r1, r3
 80184fc:	68b8      	ldr	r0, [r7, #8]
 80184fe:	f000 fde9 	bl	80190d4 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8018502:	68bb      	ldr	r3, [r7, #8]
 8018504:	781b      	ldrb	r3, [r3, #0]
 8018506:	79fa      	ldrb	r2, [r7, #7]
 8018508:	429a      	cmp	r2, r3
 801850a:	d201      	bcs.n	8018510 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801850c:	2301      	movs	r3, #1
 801850e:	e007      	b.n	8018520 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8018510:	7df8      	ldrb	r0, [r7, #23]
 8018512:	68bb      	ldr	r3, [r7, #8]
 8018514:	781b      	ldrb	r3, [r3, #0]
 8018516:	461a      	mov	r2, r3
 8018518:	68f9      	ldr	r1, [r7, #12]
 801851a:	f000 fec3 	bl	80192a4 <SUBGRF_ReadBuffer>
    return 0;
 801851e:	2300      	movs	r3, #0
}
 8018520:	4618      	mov	r0, r3
 8018522:	3718      	adds	r7, #24
 8018524:	46bd      	mov	sp, r7
 8018526:	bd80      	pop	{r7, pc}

08018528 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8018528:	b580      	push	{r7, lr}
 801852a:	b084      	sub	sp, #16
 801852c:	af00      	add	r7, sp, #0
 801852e:	60f8      	str	r0, [r7, #12]
 8018530:	460b      	mov	r3, r1
 8018532:	607a      	str	r2, [r7, #4]
 8018534:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 8018536:	7afb      	ldrb	r3, [r7, #11]
 8018538:	4619      	mov	r1, r3
 801853a:	68f8      	ldr	r0, [r7, #12]
 801853c:	f7ff ffc2 	bl	80184c4 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8018540:	6878      	ldr	r0, [r7, #4]
 8018542:	f000 f91f 	bl	8018784 <SUBGRF_SetTx>
}
 8018546:	bf00      	nop
 8018548:	3710      	adds	r7, #16
 801854a:	46bd      	mov	sp, r7
 801854c:	bd80      	pop	{r7, pc}

0801854e <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801854e:	b580      	push	{r7, lr}
 8018550:	b082      	sub	sp, #8
 8018552:	af00      	add	r7, sp, #0
 8018554:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8018556:	2208      	movs	r2, #8
 8018558:	6879      	ldr	r1, [r7, #4]
 801855a:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 801855e:	f000 fe63 	bl	8019228 <SUBGRF_WriteRegisters>
    return 0;
 8018562:	2300      	movs	r3, #0
}
 8018564:	4618      	mov	r0, r3
 8018566:	3708      	adds	r7, #8
 8018568:	46bd      	mov	sp, r7
 801856a:	bd80      	pop	{r7, pc}

0801856c <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801856c:	b580      	push	{r7, lr}
 801856e:	b084      	sub	sp, #16
 8018570:	af00      	add	r7, sp, #0
 8018572:	4603      	mov	r3, r0
 8018574:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8018576:	88fb      	ldrh	r3, [r7, #6]
 8018578:	0a1b      	lsrs	r3, r3, #8
 801857a:	b29b      	uxth	r3, r3
 801857c:	b2db      	uxtb	r3, r3
 801857e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8018580:	88fb      	ldrh	r3, [r7, #6]
 8018582:	b2db      	uxtb	r3, r3
 8018584:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8018586:	f000 fb93 	bl	8018cb0 <SUBGRF_GetPacketType>
 801858a:	4603      	mov	r3, r0
 801858c:	2b00      	cmp	r3, #0
 801858e:	d108      	bne.n	80185a2 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8018590:	f107 030c 	add.w	r3, r7, #12
 8018594:	2202      	movs	r2, #2
 8018596:	4619      	mov	r1, r3
 8018598:	f240 60bc 	movw	r0, #1724	; 0x6bc
 801859c:	f000 fe44 	bl	8019228 <SUBGRF_WriteRegisters>
            break;
 80185a0:	e000      	b.n	80185a4 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 80185a2:	bf00      	nop
    }
}
 80185a4:	bf00      	nop
 80185a6:	3710      	adds	r7, #16
 80185a8:	46bd      	mov	sp, r7
 80185aa:	bd80      	pop	{r7, pc}

080185ac <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 80185ac:	b580      	push	{r7, lr}
 80185ae:	b084      	sub	sp, #16
 80185b0:	af00      	add	r7, sp, #0
 80185b2:	4603      	mov	r3, r0
 80185b4:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 80185b6:	88fb      	ldrh	r3, [r7, #6]
 80185b8:	0a1b      	lsrs	r3, r3, #8
 80185ba:	b29b      	uxth	r3, r3
 80185bc:	b2db      	uxtb	r3, r3
 80185be:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 80185c0:	88fb      	ldrh	r3, [r7, #6]
 80185c2:	b2db      	uxtb	r3, r3
 80185c4:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 80185c6:	f000 fb73 	bl	8018cb0 <SUBGRF_GetPacketType>
 80185ca:	4603      	mov	r3, r0
 80185cc:	2b00      	cmp	r3, #0
 80185ce:	d108      	bne.n	80185e2 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 80185d0:	f107 030c 	add.w	r3, r7, #12
 80185d4:	2202      	movs	r2, #2
 80185d6:	4619      	mov	r1, r3
 80185d8:	f240 60be 	movw	r0, #1726	; 0x6be
 80185dc:	f000 fe24 	bl	8019228 <SUBGRF_WriteRegisters>
            break;
 80185e0:	e000      	b.n	80185e4 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 80185e2:	bf00      	nop
    }
}
 80185e4:	bf00      	nop
 80185e6:	3710      	adds	r7, #16
 80185e8:	46bd      	mov	sp, r7
 80185ea:	bd80      	pop	{r7, pc}

080185ec <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 80185ec:	b580      	push	{r7, lr}
 80185ee:	b084      	sub	sp, #16
 80185f0:	af00      	add	r7, sp, #0
 80185f2:	4603      	mov	r3, r0
 80185f4:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 80185f6:	2300      	movs	r3, #0
 80185f8:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 80185fa:	f000 fb59 	bl	8018cb0 <SUBGRF_GetPacketType>
 80185fe:	4603      	mov	r3, r0
 8018600:	2b00      	cmp	r3, #0
 8018602:	d121      	bne.n	8018648 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8018604:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8018608:	f000 fdfa 	bl	8019200 <SUBGRF_ReadRegister>
 801860c:	4603      	mov	r3, r0
 801860e:	f023 0301 	bic.w	r3, r3, #1
 8018612:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8018614:	88fb      	ldrh	r3, [r7, #6]
 8018616:	0a1b      	lsrs	r3, r3, #8
 8018618:	b29b      	uxth	r3, r3
 801861a:	b25b      	sxtb	r3, r3
 801861c:	f003 0301 	and.w	r3, r3, #1
 8018620:	b25a      	sxtb	r2, r3
 8018622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018626:	4313      	orrs	r3, r2
 8018628:	b25b      	sxtb	r3, r3
 801862a:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801862c:	7bfb      	ldrb	r3, [r7, #15]
 801862e:	4619      	mov	r1, r3
 8018630:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8018634:	f000 fdd0 	bl	80191d8 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8018638:	88fb      	ldrh	r3, [r7, #6]
 801863a:	b2db      	uxtb	r3, r3
 801863c:	4619      	mov	r1, r3
 801863e:	f240 60b9 	movw	r0, #1721	; 0x6b9
 8018642:	f000 fdc9 	bl	80191d8 <SUBGRF_WriteRegister>
            break;
 8018646:	e000      	b.n	801864a <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 8018648:	bf00      	nop
    }
}
 801864a:	bf00      	nop
 801864c:	3710      	adds	r7, #16
 801864e:	46bd      	mov	sp, r7
 8018650:	bd80      	pop	{r7, pc}

08018652 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 8018652:	b580      	push	{r7, lr}
 8018654:	b082      	sub	sp, #8
 8018656:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 8018658:	2300      	movs	r3, #0
 801865a:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801865c:	2300      	movs	r3, #0
 801865e:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 8018660:	2300      	movs	r3, #0
 8018662:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8018664:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8018668:	f000 fdca 	bl	8019200 <SUBGRF_ReadRegister>
 801866c:	4603      	mov	r3, r0
 801866e:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8018670:	79fb      	ldrb	r3, [r7, #7]
 8018672:	f023 0301 	bic.w	r3, r3, #1
 8018676:	b2db      	uxtb	r3, r3
 8018678:	4619      	mov	r1, r3
 801867a:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801867e:	f000 fdab 	bl	80191d8 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 8018682:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8018686:	f000 fdbb 	bl	8019200 <SUBGRF_ReadRegister>
 801868a:	4603      	mov	r3, r0
 801868c:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801868e:	79bb      	ldrb	r3, [r7, #6]
 8018690:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8018694:	b2db      	uxtb	r3, r3
 8018696:	4619      	mov	r1, r3
 8018698:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801869c:	f000 fd9c 	bl	80191d8 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 80186a0:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 80186a4:	f000 f890 	bl	80187c8 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 80186a8:	463b      	mov	r3, r7
 80186aa:	2204      	movs	r2, #4
 80186ac:	4619      	mov	r1, r3
 80186ae:	f640 0019 	movw	r0, #2073	; 0x819
 80186b2:	f000 fdcd 	bl	8019250 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 80186b6:	2000      	movs	r0, #0
 80186b8:	f000 f846 	bl	8018748 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 80186bc:	79fb      	ldrb	r3, [r7, #7]
 80186be:	4619      	mov	r1, r3
 80186c0:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80186c4:	f000 fd88 	bl	80191d8 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 80186c8:	79bb      	ldrb	r3, [r7, #6]
 80186ca:	4619      	mov	r1, r3
 80186cc:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80186d0:	f000 fd82 	bl	80191d8 <SUBGRF_WriteRegister>

    return number;
 80186d4:	683b      	ldr	r3, [r7, #0]
}
 80186d6:	4618      	mov	r0, r3
 80186d8:	3708      	adds	r7, #8
 80186da:	46bd      	mov	sp, r7
 80186dc:	bd80      	pop	{r7, pc}
	...

080186e0 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 80186e0:	b580      	push	{r7, lr}
 80186e2:	b084      	sub	sp, #16
 80186e4:	af00      	add	r7, sp, #0
 80186e6:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 80186e8:	2000      	movs	r0, #0
 80186ea:	f7f0 fe79 	bl	80093e0 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 80186ee:	2002      	movs	r0, #2
 80186f0:	f000 fee2 	bl	80194b8 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80186f4:	793b      	ldrb	r3, [r7, #4]
 80186f6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80186fa:	b2db      	uxtb	r3, r3
 80186fc:	009b      	lsls	r3, r3, #2
 80186fe:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8018700:	793b      	ldrb	r3, [r7, #4]
 8018702:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8018706:	b2db      	uxtb	r3, r3
 8018708:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801870a:	b25b      	sxtb	r3, r3
 801870c:	4313      	orrs	r3, r2
 801870e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8018710:	793b      	ldrb	r3, [r7, #4]
 8018712:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8018716:	b2db      	uxtb	r3, r3
 8018718:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801871a:	4313      	orrs	r3, r2
 801871c:	b25b      	sxtb	r3, r3
 801871e:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8018720:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8018722:	f107 020f 	add.w	r2, r7, #15
 8018726:	2301      	movs	r3, #1
 8018728:	2184      	movs	r1, #132	; 0x84
 801872a:	4805      	ldr	r0, [pc, #20]	; (8018740 <SUBGRF_SetSleep+0x60>)
 801872c:	f7ee f8d0 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 8018730:	4b04      	ldr	r3, [pc, #16]	; (8018744 <SUBGRF_SetSleep+0x64>)
 8018732:	2200      	movs	r2, #0
 8018734:	701a      	strb	r2, [r3, #0]
}
 8018736:	bf00      	nop
 8018738:	3710      	adds	r7, #16
 801873a:	46bd      	mov	sp, r7
 801873c:	bd80      	pop	{r7, pc}
 801873e:	bf00      	nop
 8018740:	200017d0 	.word	0x200017d0
 8018744:	20001348 	.word	0x20001348

08018748 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8018748:	b580      	push	{r7, lr}
 801874a:	b082      	sub	sp, #8
 801874c:	af00      	add	r7, sp, #0
 801874e:	4603      	mov	r3, r0
 8018750:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8018752:	1dfa      	adds	r2, r7, #7
 8018754:	2301      	movs	r3, #1
 8018756:	2180      	movs	r1, #128	; 0x80
 8018758:	4808      	ldr	r0, [pc, #32]	; (801877c <SUBGRF_SetStandby+0x34>)
 801875a:	f7ee f8b9 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 801875e:	79fb      	ldrb	r3, [r7, #7]
 8018760:	2b00      	cmp	r3, #0
 8018762:	d103      	bne.n	801876c <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8018764:	4b06      	ldr	r3, [pc, #24]	; (8018780 <SUBGRF_SetStandby+0x38>)
 8018766:	2201      	movs	r2, #1
 8018768:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801876a:	e002      	b.n	8018772 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801876c:	4b04      	ldr	r3, [pc, #16]	; (8018780 <SUBGRF_SetStandby+0x38>)
 801876e:	2202      	movs	r2, #2
 8018770:	701a      	strb	r2, [r3, #0]
}
 8018772:	bf00      	nop
 8018774:	3708      	adds	r7, #8
 8018776:	46bd      	mov	sp, r7
 8018778:	bd80      	pop	{r7, pc}
 801877a:	bf00      	nop
 801877c:	200017d0 	.word	0x200017d0
 8018780:	20001348 	.word	0x20001348

08018784 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 8018784:	b580      	push	{r7, lr}
 8018786:	b084      	sub	sp, #16
 8018788:	af00      	add	r7, sp, #0
 801878a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801878c:	4b0c      	ldr	r3, [pc, #48]	; (80187c0 <SUBGRF_SetTx+0x3c>)
 801878e:	2204      	movs	r2, #4
 8018790:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8018792:	687b      	ldr	r3, [r7, #4]
 8018794:	0c1b      	lsrs	r3, r3, #16
 8018796:	b2db      	uxtb	r3, r3
 8018798:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801879a:	687b      	ldr	r3, [r7, #4]
 801879c:	0a1b      	lsrs	r3, r3, #8
 801879e:	b2db      	uxtb	r3, r3
 80187a0:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80187a2:	687b      	ldr	r3, [r7, #4]
 80187a4:	b2db      	uxtb	r3, r3
 80187a6:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 80187a8:	f107 020c 	add.w	r2, r7, #12
 80187ac:	2303      	movs	r3, #3
 80187ae:	2183      	movs	r1, #131	; 0x83
 80187b0:	4804      	ldr	r0, [pc, #16]	; (80187c4 <SUBGRF_SetTx+0x40>)
 80187b2:	f7ee f88d 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 80187b6:	bf00      	nop
 80187b8:	3710      	adds	r7, #16
 80187ba:	46bd      	mov	sp, r7
 80187bc:	bd80      	pop	{r7, pc}
 80187be:	bf00      	nop
 80187c0:	20001348 	.word	0x20001348
 80187c4:	200017d0 	.word	0x200017d0

080187c8 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 80187c8:	b580      	push	{r7, lr}
 80187ca:	b084      	sub	sp, #16
 80187cc:	af00      	add	r7, sp, #0
 80187ce:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 80187d0:	4b0c      	ldr	r3, [pc, #48]	; (8018804 <SUBGRF_SetRx+0x3c>)
 80187d2:	2205      	movs	r2, #5
 80187d4:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80187d6:	687b      	ldr	r3, [r7, #4]
 80187d8:	0c1b      	lsrs	r3, r3, #16
 80187da:	b2db      	uxtb	r3, r3
 80187dc:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80187de:	687b      	ldr	r3, [r7, #4]
 80187e0:	0a1b      	lsrs	r3, r3, #8
 80187e2:	b2db      	uxtb	r3, r3
 80187e4:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80187e6:	687b      	ldr	r3, [r7, #4]
 80187e8:	b2db      	uxtb	r3, r3
 80187ea:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80187ec:	f107 020c 	add.w	r2, r7, #12
 80187f0:	2303      	movs	r3, #3
 80187f2:	2182      	movs	r1, #130	; 0x82
 80187f4:	4804      	ldr	r0, [pc, #16]	; (8018808 <SUBGRF_SetRx+0x40>)
 80187f6:	f7ee f86b 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 80187fa:	bf00      	nop
 80187fc:	3710      	adds	r7, #16
 80187fe:	46bd      	mov	sp, r7
 8018800:	bd80      	pop	{r7, pc}
 8018802:	bf00      	nop
 8018804:	20001348 	.word	0x20001348
 8018808:	200017d0 	.word	0x200017d0

0801880c <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801880c:	b580      	push	{r7, lr}
 801880e:	b084      	sub	sp, #16
 8018810:	af00      	add	r7, sp, #0
 8018812:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8018814:	4b0e      	ldr	r3, [pc, #56]	; (8018850 <SUBGRF_SetRxBoosted+0x44>)
 8018816:	2205      	movs	r2, #5
 8018818:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801881a:	2197      	movs	r1, #151	; 0x97
 801881c:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8018820:	f000 fcda 	bl	80191d8 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8018824:	687b      	ldr	r3, [r7, #4]
 8018826:	0c1b      	lsrs	r3, r3, #16
 8018828:	b2db      	uxtb	r3, r3
 801882a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801882c:	687b      	ldr	r3, [r7, #4]
 801882e:	0a1b      	lsrs	r3, r3, #8
 8018830:	b2db      	uxtb	r3, r3
 8018832:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8018834:	687b      	ldr	r3, [r7, #4]
 8018836:	b2db      	uxtb	r3, r3
 8018838:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801883a:	f107 020c 	add.w	r2, r7, #12
 801883e:	2303      	movs	r3, #3
 8018840:	2182      	movs	r1, #130	; 0x82
 8018842:	4804      	ldr	r0, [pc, #16]	; (8018854 <SUBGRF_SetRxBoosted+0x48>)
 8018844:	f7ee f844 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018848:	bf00      	nop
 801884a:	3710      	adds	r7, #16
 801884c:	46bd      	mov	sp, r7
 801884e:	bd80      	pop	{r7, pc}
 8018850:	20001348 	.word	0x20001348
 8018854:	200017d0 	.word	0x200017d0

08018858 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8018858:	b580      	push	{r7, lr}
 801885a:	b084      	sub	sp, #16
 801885c:	af00      	add	r7, sp, #0
 801885e:	6078      	str	r0, [r7, #4]
 8018860:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 8018862:	687b      	ldr	r3, [r7, #4]
 8018864:	0c1b      	lsrs	r3, r3, #16
 8018866:	b2db      	uxtb	r3, r3
 8018868:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801886a:	687b      	ldr	r3, [r7, #4]
 801886c:	0a1b      	lsrs	r3, r3, #8
 801886e:	b2db      	uxtb	r3, r3
 8018870:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 8018872:	687b      	ldr	r3, [r7, #4]
 8018874:	b2db      	uxtb	r3, r3
 8018876:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8018878:	683b      	ldr	r3, [r7, #0]
 801887a:	0c1b      	lsrs	r3, r3, #16
 801887c:	b2db      	uxtb	r3, r3
 801887e:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8018880:	683b      	ldr	r3, [r7, #0]
 8018882:	0a1b      	lsrs	r3, r3, #8
 8018884:	b2db      	uxtb	r3, r3
 8018886:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8018888:	683b      	ldr	r3, [r7, #0]
 801888a:	b2db      	uxtb	r3, r3
 801888c:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801888e:	f107 0208 	add.w	r2, r7, #8
 8018892:	2306      	movs	r3, #6
 8018894:	2194      	movs	r1, #148	; 0x94
 8018896:	4805      	ldr	r0, [pc, #20]	; (80188ac <SUBGRF_SetRxDutyCycle+0x54>)
 8018898:	f7ee f81a 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 801889c:	4b04      	ldr	r3, [pc, #16]	; (80188b0 <SUBGRF_SetRxDutyCycle+0x58>)
 801889e:	2206      	movs	r2, #6
 80188a0:	701a      	strb	r2, [r3, #0]
}
 80188a2:	bf00      	nop
 80188a4:	3710      	adds	r7, #16
 80188a6:	46bd      	mov	sp, r7
 80188a8:	bd80      	pop	{r7, pc}
 80188aa:	bf00      	nop
 80188ac:	200017d0 	.word	0x200017d0
 80188b0:	20001348 	.word	0x20001348

080188b4 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 80188b4:	b580      	push	{r7, lr}
 80188b6:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 80188b8:	2300      	movs	r3, #0
 80188ba:	2200      	movs	r2, #0
 80188bc:	21c5      	movs	r1, #197	; 0xc5
 80188be:	4804      	ldr	r0, [pc, #16]	; (80188d0 <SUBGRF_SetCad+0x1c>)
 80188c0:	f7ee f806 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 80188c4:	4b03      	ldr	r3, [pc, #12]	; (80188d4 <SUBGRF_SetCad+0x20>)
 80188c6:	2207      	movs	r2, #7
 80188c8:	701a      	strb	r2, [r3, #0]
}
 80188ca:	bf00      	nop
 80188cc:	bd80      	pop	{r7, pc}
 80188ce:	bf00      	nop
 80188d0:	200017d0 	.word	0x200017d0
 80188d4:	20001348 	.word	0x20001348

080188d8 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 80188d8:	b580      	push	{r7, lr}
 80188da:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 80188dc:	2300      	movs	r3, #0
 80188de:	2200      	movs	r2, #0
 80188e0:	21d1      	movs	r1, #209	; 0xd1
 80188e2:	4802      	ldr	r0, [pc, #8]	; (80188ec <SUBGRF_SetTxContinuousWave+0x14>)
 80188e4:	f7ed fff4 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 80188e8:	bf00      	nop
 80188ea:	bd80      	pop	{r7, pc}
 80188ec:	200017d0 	.word	0x200017d0

080188f0 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 80188f0:	b580      	push	{r7, lr}
 80188f2:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 80188f4:	2300      	movs	r3, #0
 80188f6:	2200      	movs	r2, #0
 80188f8:	21d2      	movs	r1, #210	; 0xd2
 80188fa:	4802      	ldr	r0, [pc, #8]	; (8018904 <SUBGRF_SetTxInfinitePreamble+0x14>)
 80188fc:	f7ed ffe8 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018900:	bf00      	nop
 8018902:	bd80      	pop	{r7, pc}
 8018904:	200017d0 	.word	0x200017d0

08018908 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8018908:	b580      	push	{r7, lr}
 801890a:	b082      	sub	sp, #8
 801890c:	af00      	add	r7, sp, #0
 801890e:	4603      	mov	r3, r0
 8018910:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8018912:	1dfa      	adds	r2, r7, #7
 8018914:	2301      	movs	r3, #1
 8018916:	219f      	movs	r1, #159	; 0x9f
 8018918:	4803      	ldr	r0, [pc, #12]	; (8018928 <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 801891a:	f7ed ffd9 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 801891e:	bf00      	nop
 8018920:	3708      	adds	r7, #8
 8018922:	46bd      	mov	sp, r7
 8018924:	bd80      	pop	{r7, pc}
 8018926:	bf00      	nop
 8018928:	200017d0 	.word	0x200017d0

0801892c <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801892c:	b580      	push	{r7, lr}
 801892e:	b084      	sub	sp, #16
 8018930:	af00      	add	r7, sp, #0
 8018932:	4603      	mov	r3, r0
 8018934:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8018936:	1dfa      	adds	r2, r7, #7
 8018938:	2301      	movs	r3, #1
 801893a:	21a0      	movs	r1, #160	; 0xa0
 801893c:	4813      	ldr	r0, [pc, #76]	; (801898c <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 801893e:	f7ed ffc7 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 8018942:	79fb      	ldrb	r3, [r7, #7]
 8018944:	2b3f      	cmp	r3, #63	; 0x3f
 8018946:	d91c      	bls.n	8018982 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 8018948:	79fb      	ldrb	r3, [r7, #7]
 801894a:	085b      	lsrs	r3, r3, #1
 801894c:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801894e:	2300      	movs	r3, #0
 8018950:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 8018952:	2300      	movs	r3, #0
 8018954:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 8018956:	e005      	b.n	8018964 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 8018958:	7bfb      	ldrb	r3, [r7, #15]
 801895a:	089b      	lsrs	r3, r3, #2
 801895c:	73fb      	strb	r3, [r7, #15]
            exp++;
 801895e:	7bbb      	ldrb	r3, [r7, #14]
 8018960:	3301      	adds	r3, #1
 8018962:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 8018964:	7bfb      	ldrb	r3, [r7, #15]
 8018966:	2b1f      	cmp	r3, #31
 8018968:	d8f6      	bhi.n	8018958 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801896a:	7bfb      	ldrb	r3, [r7, #15]
 801896c:	00db      	lsls	r3, r3, #3
 801896e:	b2da      	uxtb	r2, r3
 8018970:	7bbb      	ldrb	r3, [r7, #14]
 8018972:	4413      	add	r3, r2
 8018974:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8018976:	7b7b      	ldrb	r3, [r7, #13]
 8018978:	4619      	mov	r1, r3
 801897a:	f240 7006 	movw	r0, #1798	; 0x706
 801897e:	f000 fc2b 	bl	80191d8 <SUBGRF_WriteRegister>
    }
}
 8018982:	bf00      	nop
 8018984:	3710      	adds	r7, #16
 8018986:	46bd      	mov	sp, r7
 8018988:	bd80      	pop	{r7, pc}
 801898a:	bf00      	nop
 801898c:	200017d0 	.word	0x200017d0

08018990 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 8018990:	b580      	push	{r7, lr}
 8018992:	b082      	sub	sp, #8
 8018994:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 8018996:	f7f0 fd94 	bl	80094c2 <RBI_IsDCDC>
 801899a:	4603      	mov	r3, r0
 801899c:	2b01      	cmp	r3, #1
 801899e:	d102      	bne.n	80189a6 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 80189a0:	2301      	movs	r3, #1
 80189a2:	71fb      	strb	r3, [r7, #7]
 80189a4:	e001      	b.n	80189aa <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 80189a6:	2300      	movs	r3, #0
 80189a8:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 80189aa:	1dfa      	adds	r2, r7, #7
 80189ac:	2301      	movs	r3, #1
 80189ae:	2196      	movs	r1, #150	; 0x96
 80189b0:	4803      	ldr	r0, [pc, #12]	; (80189c0 <SUBGRF_SetRegulatorMode+0x30>)
 80189b2:	f7ed ff8d 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 80189b6:	bf00      	nop
 80189b8:	3708      	adds	r7, #8
 80189ba:	46bd      	mov	sp, r7
 80189bc:	bd80      	pop	{r7, pc}
 80189be:	bf00      	nop
 80189c0:	200017d0 	.word	0x200017d0

080189c4 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 80189c4:	b580      	push	{r7, lr}
 80189c6:	b084      	sub	sp, #16
 80189c8:	af00      	add	r7, sp, #0
 80189ca:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80189cc:	793b      	ldrb	r3, [r7, #4]
 80189ce:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80189d2:	b2db      	uxtb	r3, r3
 80189d4:	019b      	lsls	r3, r3, #6
 80189d6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80189d8:	793b      	ldrb	r3, [r7, #4]
 80189da:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80189de:	b2db      	uxtb	r3, r3
 80189e0:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80189e2:	b25b      	sxtb	r3, r3
 80189e4:	4313      	orrs	r3, r2
 80189e6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 80189e8:	793b      	ldrb	r3, [r7, #4]
 80189ea:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80189ee:	b2db      	uxtb	r3, r3
 80189f0:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80189f2:	b25b      	sxtb	r3, r3
 80189f4:	4313      	orrs	r3, r2
 80189f6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 80189f8:	793b      	ldrb	r3, [r7, #4]
 80189fa:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80189fe:	b2db      	uxtb	r3, r3
 8018a00:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8018a02:	b25b      	sxtb	r3, r3
 8018a04:	4313      	orrs	r3, r2
 8018a06:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8018a08:	793b      	ldrb	r3, [r7, #4]
 8018a0a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8018a0e:	b2db      	uxtb	r3, r3
 8018a10:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8018a12:	b25b      	sxtb	r3, r3
 8018a14:	4313      	orrs	r3, r2
 8018a16:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8018a18:	793b      	ldrb	r3, [r7, #4]
 8018a1a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8018a1e:	b2db      	uxtb	r3, r3
 8018a20:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8018a22:	b25b      	sxtb	r3, r3
 8018a24:	4313      	orrs	r3, r2
 8018a26:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8018a28:	793b      	ldrb	r3, [r7, #4]
 8018a2a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8018a2e:	b2db      	uxtb	r3, r3
 8018a30:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8018a32:	4313      	orrs	r3, r2
 8018a34:	b25b      	sxtb	r3, r3
 8018a36:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8018a38:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8018a3a:	f107 020f 	add.w	r2, r7, #15
 8018a3e:	2301      	movs	r3, #1
 8018a40:	2189      	movs	r1, #137	; 0x89
 8018a42:	4803      	ldr	r0, [pc, #12]	; (8018a50 <SUBGRF_Calibrate+0x8c>)
 8018a44:	f7ed ff44 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018a48:	bf00      	nop
 8018a4a:	3710      	adds	r7, #16
 8018a4c:	46bd      	mov	sp, r7
 8018a4e:	bd80      	pop	{r7, pc}
 8018a50:	200017d0 	.word	0x200017d0

08018a54 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8018a54:	b580      	push	{r7, lr}
 8018a56:	b084      	sub	sp, #16
 8018a58:	af00      	add	r7, sp, #0
 8018a5a:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8018a5c:	687b      	ldr	r3, [r7, #4]
 8018a5e:	4a1b      	ldr	r2, [pc, #108]	; (8018acc <SUBGRF_CalibrateImage+0x78>)
 8018a60:	4293      	cmp	r3, r2
 8018a62:	d904      	bls.n	8018a6e <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8018a64:	23e1      	movs	r3, #225	; 0xe1
 8018a66:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8018a68:	23e9      	movs	r3, #233	; 0xe9
 8018a6a:	737b      	strb	r3, [r7, #13]
 8018a6c:	e022      	b.n	8018ab4 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 8018a6e:	687b      	ldr	r3, [r7, #4]
 8018a70:	4a17      	ldr	r2, [pc, #92]	; (8018ad0 <SUBGRF_CalibrateImage+0x7c>)
 8018a72:	4293      	cmp	r3, r2
 8018a74:	d904      	bls.n	8018a80 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8018a76:	23d7      	movs	r3, #215	; 0xd7
 8018a78:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8018a7a:	23db      	movs	r3, #219	; 0xdb
 8018a7c:	737b      	strb	r3, [r7, #13]
 8018a7e:	e019      	b.n	8018ab4 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 8018a80:	687b      	ldr	r3, [r7, #4]
 8018a82:	4a14      	ldr	r2, [pc, #80]	; (8018ad4 <SUBGRF_CalibrateImage+0x80>)
 8018a84:	4293      	cmp	r3, r2
 8018a86:	d904      	bls.n	8018a92 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8018a88:	23c1      	movs	r3, #193	; 0xc1
 8018a8a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8018a8c:	23c5      	movs	r3, #197	; 0xc5
 8018a8e:	737b      	strb	r3, [r7, #13]
 8018a90:	e010      	b.n	8018ab4 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 8018a92:	687b      	ldr	r3, [r7, #4]
 8018a94:	4a10      	ldr	r2, [pc, #64]	; (8018ad8 <SUBGRF_CalibrateImage+0x84>)
 8018a96:	4293      	cmp	r3, r2
 8018a98:	d904      	bls.n	8018aa4 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8018a9a:	2375      	movs	r3, #117	; 0x75
 8018a9c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 8018a9e:	2381      	movs	r3, #129	; 0x81
 8018aa0:	737b      	strb	r3, [r7, #13]
 8018aa2:	e007      	b.n	8018ab4 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 8018aa4:	687b      	ldr	r3, [r7, #4]
 8018aa6:	4a0d      	ldr	r2, [pc, #52]	; (8018adc <SUBGRF_CalibrateImage+0x88>)
 8018aa8:	4293      	cmp	r3, r2
 8018aaa:	d903      	bls.n	8018ab4 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 8018aac:	236b      	movs	r3, #107	; 0x6b
 8018aae:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8018ab0:	236f      	movs	r3, #111	; 0x6f
 8018ab2:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8018ab4:	f107 020c 	add.w	r2, r7, #12
 8018ab8:	2302      	movs	r3, #2
 8018aba:	2198      	movs	r1, #152	; 0x98
 8018abc:	4808      	ldr	r0, [pc, #32]	; (8018ae0 <SUBGRF_CalibrateImage+0x8c>)
 8018abe:	f7ed ff07 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018ac2:	bf00      	nop
 8018ac4:	3710      	adds	r7, #16
 8018ac6:	46bd      	mov	sp, r7
 8018ac8:	bd80      	pop	{r7, pc}
 8018aca:	bf00      	nop
 8018acc:	35a4e900 	.word	0x35a4e900
 8018ad0:	32a9f880 	.word	0x32a9f880
 8018ad4:	2de54480 	.word	0x2de54480
 8018ad8:	1b6b0b00 	.word	0x1b6b0b00
 8018adc:	1954fc40 	.word	0x1954fc40
 8018ae0:	200017d0 	.word	0x200017d0

08018ae4 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8018ae4:	b590      	push	{r4, r7, lr}
 8018ae6:	b085      	sub	sp, #20
 8018ae8:	af00      	add	r7, sp, #0
 8018aea:	4604      	mov	r4, r0
 8018aec:	4608      	mov	r0, r1
 8018aee:	4611      	mov	r1, r2
 8018af0:	461a      	mov	r2, r3
 8018af2:	4623      	mov	r3, r4
 8018af4:	71fb      	strb	r3, [r7, #7]
 8018af6:	4603      	mov	r3, r0
 8018af8:	71bb      	strb	r3, [r7, #6]
 8018afa:	460b      	mov	r3, r1
 8018afc:	717b      	strb	r3, [r7, #5]
 8018afe:	4613      	mov	r3, r2
 8018b00:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8018b02:	79fb      	ldrb	r3, [r7, #7]
 8018b04:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8018b06:	79bb      	ldrb	r3, [r7, #6]
 8018b08:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 8018b0a:	797b      	ldrb	r3, [r7, #5]
 8018b0c:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8018b0e:	793b      	ldrb	r3, [r7, #4]
 8018b10:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8018b12:	f107 020c 	add.w	r2, r7, #12
 8018b16:	2304      	movs	r3, #4
 8018b18:	2195      	movs	r1, #149	; 0x95
 8018b1a:	4803      	ldr	r0, [pc, #12]	; (8018b28 <SUBGRF_SetPaConfig+0x44>)
 8018b1c:	f7ed fed8 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018b20:	bf00      	nop
 8018b22:	3714      	adds	r7, #20
 8018b24:	46bd      	mov	sp, r7
 8018b26:	bd90      	pop	{r4, r7, pc}
 8018b28:	200017d0 	.word	0x200017d0

08018b2c <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8018b2c:	b590      	push	{r4, r7, lr}
 8018b2e:	b085      	sub	sp, #20
 8018b30:	af00      	add	r7, sp, #0
 8018b32:	4604      	mov	r4, r0
 8018b34:	4608      	mov	r0, r1
 8018b36:	4611      	mov	r1, r2
 8018b38:	461a      	mov	r2, r3
 8018b3a:	4623      	mov	r3, r4
 8018b3c:	80fb      	strh	r3, [r7, #6]
 8018b3e:	4603      	mov	r3, r0
 8018b40:	80bb      	strh	r3, [r7, #4]
 8018b42:	460b      	mov	r3, r1
 8018b44:	807b      	strh	r3, [r7, #2]
 8018b46:	4613      	mov	r3, r2
 8018b48:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8018b4a:	88fb      	ldrh	r3, [r7, #6]
 8018b4c:	0a1b      	lsrs	r3, r3, #8
 8018b4e:	b29b      	uxth	r3, r3
 8018b50:	b2db      	uxtb	r3, r3
 8018b52:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8018b54:	88fb      	ldrh	r3, [r7, #6]
 8018b56:	b2db      	uxtb	r3, r3
 8018b58:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8018b5a:	88bb      	ldrh	r3, [r7, #4]
 8018b5c:	0a1b      	lsrs	r3, r3, #8
 8018b5e:	b29b      	uxth	r3, r3
 8018b60:	b2db      	uxtb	r3, r3
 8018b62:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8018b64:	88bb      	ldrh	r3, [r7, #4]
 8018b66:	b2db      	uxtb	r3, r3
 8018b68:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8018b6a:	887b      	ldrh	r3, [r7, #2]
 8018b6c:	0a1b      	lsrs	r3, r3, #8
 8018b6e:	b29b      	uxth	r3, r3
 8018b70:	b2db      	uxtb	r3, r3
 8018b72:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8018b74:	887b      	ldrh	r3, [r7, #2]
 8018b76:	b2db      	uxtb	r3, r3
 8018b78:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8018b7a:	883b      	ldrh	r3, [r7, #0]
 8018b7c:	0a1b      	lsrs	r3, r3, #8
 8018b7e:	b29b      	uxth	r3, r3
 8018b80:	b2db      	uxtb	r3, r3
 8018b82:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8018b84:	883b      	ldrh	r3, [r7, #0]
 8018b86:	b2db      	uxtb	r3, r3
 8018b88:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8018b8a:	f107 0208 	add.w	r2, r7, #8
 8018b8e:	2308      	movs	r3, #8
 8018b90:	2108      	movs	r1, #8
 8018b92:	4803      	ldr	r0, [pc, #12]	; (8018ba0 <SUBGRF_SetDioIrqParams+0x74>)
 8018b94:	f7ed fe9c 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018b98:	bf00      	nop
 8018b9a:	3714      	adds	r7, #20
 8018b9c:	46bd      	mov	sp, r7
 8018b9e:	bd90      	pop	{r4, r7, pc}
 8018ba0:	200017d0 	.word	0x200017d0

08018ba4 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8018ba4:	b580      	push	{r7, lr}
 8018ba6:	b084      	sub	sp, #16
 8018ba8:	af00      	add	r7, sp, #0
 8018baa:	4603      	mov	r3, r0
 8018bac:	6039      	str	r1, [r7, #0]
 8018bae:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8018bb0:	79fb      	ldrb	r3, [r7, #7]
 8018bb2:	f003 0307 	and.w	r3, r3, #7
 8018bb6:	b2db      	uxtb	r3, r3
 8018bb8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8018bba:	683b      	ldr	r3, [r7, #0]
 8018bbc:	0c1b      	lsrs	r3, r3, #16
 8018bbe:	b2db      	uxtb	r3, r3
 8018bc0:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8018bc2:	683b      	ldr	r3, [r7, #0]
 8018bc4:	0a1b      	lsrs	r3, r3, #8
 8018bc6:	b2db      	uxtb	r3, r3
 8018bc8:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8018bca:	683b      	ldr	r3, [r7, #0]
 8018bcc:	b2db      	uxtb	r3, r3
 8018bce:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8018bd0:	f107 020c 	add.w	r2, r7, #12
 8018bd4:	2304      	movs	r3, #4
 8018bd6:	2197      	movs	r1, #151	; 0x97
 8018bd8:	4803      	ldr	r0, [pc, #12]	; (8018be8 <SUBGRF_SetTcxoMode+0x44>)
 8018bda:	f7ed fe79 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018bde:	bf00      	nop
 8018be0:	3710      	adds	r7, #16
 8018be2:	46bd      	mov	sp, r7
 8018be4:	bd80      	pop	{r7, pc}
 8018be6:	bf00      	nop
 8018be8:	200017d0 	.word	0x200017d0

08018bec <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8018bec:	b5b0      	push	{r4, r5, r7, lr}
 8018bee:	b084      	sub	sp, #16
 8018bf0:	af00      	add	r7, sp, #0
 8018bf2:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8018bf4:	2300      	movs	r3, #0
 8018bf6:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 8018bf8:	4b1b      	ldr	r3, [pc, #108]	; (8018c68 <SUBGRF_SetRfFrequency+0x7c>)
 8018bfa:	781b      	ldrb	r3, [r3, #0]
 8018bfc:	f083 0301 	eor.w	r3, r3, #1
 8018c00:	b2db      	uxtb	r3, r3
 8018c02:	2b00      	cmp	r3, #0
 8018c04:	d005      	beq.n	8018c12 <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 8018c06:	6878      	ldr	r0, [r7, #4]
 8018c08:	f7ff ff24 	bl	8018a54 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8018c0c:	4b16      	ldr	r3, [pc, #88]	; (8018c68 <SUBGRF_SetRfFrequency+0x7c>)
 8018c0e:	2201      	movs	r2, #1
 8018c10:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 8018c12:	687b      	ldr	r3, [r7, #4]
 8018c14:	461a      	mov	r2, r3
 8018c16:	f04f 0300 	mov.w	r3, #0
 8018c1a:	09d5      	lsrs	r5, r2, #7
 8018c1c:	0654      	lsls	r4, r2, #25
 8018c1e:	4a13      	ldr	r2, [pc, #76]	; (8018c6c <SUBGRF_SetRfFrequency+0x80>)
 8018c20:	f04f 0300 	mov.w	r3, #0
 8018c24:	4620      	mov	r0, r4
 8018c26:	4629      	mov	r1, r5
 8018c28:	f7e7 ff98 	bl	8000b5c <__aeabi_uldivmod>
 8018c2c:	4602      	mov	r2, r0
 8018c2e:	460b      	mov	r3, r1
 8018c30:	4613      	mov	r3, r2
 8018c32:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8018c34:	68fb      	ldr	r3, [r7, #12]
 8018c36:	0e1b      	lsrs	r3, r3, #24
 8018c38:	b2db      	uxtb	r3, r3
 8018c3a:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8018c3c:	68fb      	ldr	r3, [r7, #12]
 8018c3e:	0c1b      	lsrs	r3, r3, #16
 8018c40:	b2db      	uxtb	r3, r3
 8018c42:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8018c44:	68fb      	ldr	r3, [r7, #12]
 8018c46:	0a1b      	lsrs	r3, r3, #8
 8018c48:	b2db      	uxtb	r3, r3
 8018c4a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8018c4c:	68fb      	ldr	r3, [r7, #12]
 8018c4e:	b2db      	uxtb	r3, r3
 8018c50:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8018c52:	f107 0208 	add.w	r2, r7, #8
 8018c56:	2304      	movs	r3, #4
 8018c58:	2186      	movs	r1, #134	; 0x86
 8018c5a:	4805      	ldr	r0, [pc, #20]	; (8018c70 <SUBGRF_SetRfFrequency+0x84>)
 8018c5c:	f7ed fe38 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018c60:	bf00      	nop
 8018c62:	3710      	adds	r7, #16
 8018c64:	46bd      	mov	sp, r7
 8018c66:	bdb0      	pop	{r4, r5, r7, pc}
 8018c68:	20001350 	.word	0x20001350
 8018c6c:	01e84800 	.word	0x01e84800
 8018c70:	200017d0 	.word	0x200017d0

08018c74 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8018c74:	b580      	push	{r7, lr}
 8018c76:	b082      	sub	sp, #8
 8018c78:	af00      	add	r7, sp, #0
 8018c7a:	4603      	mov	r3, r0
 8018c7c:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8018c7e:	79fa      	ldrb	r2, [r7, #7]
 8018c80:	4b09      	ldr	r3, [pc, #36]	; (8018ca8 <SUBGRF_SetPacketType+0x34>)
 8018c82:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8018c84:	79fb      	ldrb	r3, [r7, #7]
 8018c86:	2b00      	cmp	r3, #0
 8018c88:	d104      	bne.n	8018c94 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8018c8a:	2100      	movs	r1, #0
 8018c8c:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8018c90:	f000 faa2 	bl	80191d8 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8018c94:	1dfa      	adds	r2, r7, #7
 8018c96:	2301      	movs	r3, #1
 8018c98:	218a      	movs	r1, #138	; 0x8a
 8018c9a:	4804      	ldr	r0, [pc, #16]	; (8018cac <SUBGRF_SetPacketType+0x38>)
 8018c9c:	f7ed fe18 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018ca0:	bf00      	nop
 8018ca2:	3708      	adds	r7, #8
 8018ca4:	46bd      	mov	sp, r7
 8018ca6:	bd80      	pop	{r7, pc}
 8018ca8:	20001349 	.word	0x20001349
 8018cac:	200017d0 	.word	0x200017d0

08018cb0 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8018cb0:	b480      	push	{r7}
 8018cb2:	af00      	add	r7, sp, #0
    return PacketType;
 8018cb4:	4b02      	ldr	r3, [pc, #8]	; (8018cc0 <SUBGRF_GetPacketType+0x10>)
 8018cb6:	781b      	ldrb	r3, [r3, #0]
}
 8018cb8:	4618      	mov	r0, r3
 8018cba:	46bd      	mov	sp, r7
 8018cbc:	bc80      	pop	{r7}
 8018cbe:	4770      	bx	lr
 8018cc0:	20001349 	.word	0x20001349

08018cc4 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 8018cc4:	b580      	push	{r7, lr}
 8018cc6:	b084      	sub	sp, #16
 8018cc8:	af00      	add	r7, sp, #0
 8018cca:	4603      	mov	r3, r0
 8018ccc:	71fb      	strb	r3, [r7, #7]
 8018cce:	460b      	mov	r3, r1
 8018cd0:	71bb      	strb	r3, [r7, #6]
 8018cd2:	4613      	mov	r3, r2
 8018cd4:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 8018cd6:	79fb      	ldrb	r3, [r7, #7]
 8018cd8:	2b01      	cmp	r3, #1
 8018cda:	d124      	bne.n	8018d26 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 8018cdc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018ce0:	2b0f      	cmp	r3, #15
 8018ce2:	d106      	bne.n	8018cf2 <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 8018ce4:	2301      	movs	r3, #1
 8018ce6:	2201      	movs	r2, #1
 8018ce8:	2100      	movs	r1, #0
 8018cea:	2006      	movs	r0, #6
 8018cec:	f7ff fefa 	bl	8018ae4 <SUBGRF_SetPaConfig>
 8018cf0:	e005      	b.n	8018cfe <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 8018cf2:	2301      	movs	r3, #1
 8018cf4:	2201      	movs	r2, #1
 8018cf6:	2100      	movs	r1, #0
 8018cf8:	2004      	movs	r0, #4
 8018cfa:	f7ff fef3 	bl	8018ae4 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 8018cfe:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018d02:	2b0d      	cmp	r3, #13
 8018d04:	dd02      	ble.n	8018d0c <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 8018d06:	230e      	movs	r3, #14
 8018d08:	71bb      	strb	r3, [r7, #6]
 8018d0a:	e006      	b.n	8018d1a <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 8018d0c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018d10:	f113 0f11 	cmn.w	r3, #17
 8018d14:	da01      	bge.n	8018d1a <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 8018d16:	23ef      	movs	r3, #239	; 0xef
 8018d18:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 8018d1a:	2118      	movs	r1, #24
 8018d1c:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8018d20:	f000 fa5a 	bl	80191d8 <SUBGRF_WriteRegister>
 8018d24:	e025      	b.n	8018d72 <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 8018d26:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8018d2a:	f000 fa69 	bl	8019200 <SUBGRF_ReadRegister>
 8018d2e:	4603      	mov	r3, r0
 8018d30:	f043 031e 	orr.w	r3, r3, #30
 8018d34:	b2db      	uxtb	r3, r3
 8018d36:	4619      	mov	r1, r3
 8018d38:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8018d3c:	f000 fa4c 	bl	80191d8 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 8018d40:	2301      	movs	r3, #1
 8018d42:	2200      	movs	r2, #0
 8018d44:	2107      	movs	r1, #7
 8018d46:	2004      	movs	r0, #4
 8018d48:	f7ff fecc 	bl	8018ae4 <SUBGRF_SetPaConfig>
        if( power > 22 )
 8018d4c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018d50:	2b16      	cmp	r3, #22
 8018d52:	dd02      	ble.n	8018d5a <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 8018d54:	2316      	movs	r3, #22
 8018d56:	71bb      	strb	r3, [r7, #6]
 8018d58:	e006      	b.n	8018d68 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 8018d5a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018d5e:	f113 0f09 	cmn.w	r3, #9
 8018d62:	da01      	bge.n	8018d68 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 8018d64:	23f7      	movs	r3, #247	; 0xf7
 8018d66:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 8018d68:	2138      	movs	r1, #56	; 0x38
 8018d6a:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8018d6e:	f000 fa33 	bl	80191d8 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8018d72:	79bb      	ldrb	r3, [r7, #6]
 8018d74:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 8018d76:	797b      	ldrb	r3, [r7, #5]
 8018d78:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 8018d7a:	f107 020c 	add.w	r2, r7, #12
 8018d7e:	2302      	movs	r3, #2
 8018d80:	218e      	movs	r1, #142	; 0x8e
 8018d82:	4803      	ldr	r0, [pc, #12]	; (8018d90 <SUBGRF_SetTxParams+0xcc>)
 8018d84:	f7ed fda4 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018d88:	bf00      	nop
 8018d8a:	3710      	adds	r7, #16
 8018d8c:	46bd      	mov	sp, r7
 8018d8e:	bd80      	pop	{r7, pc}
 8018d90:	200017d0 	.word	0x200017d0

08018d94 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8018d94:	b5b0      	push	{r4, r5, r7, lr}
 8018d96:	b086      	sub	sp, #24
 8018d98:	af00      	add	r7, sp, #0
 8018d9a:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8018d9c:	2300      	movs	r3, #0
 8018d9e:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8018da0:	4a5e      	ldr	r2, [pc, #376]	; (8018f1c <SUBGRF_SetModulationParams+0x188>)
 8018da2:	f107 0308 	add.w	r3, r7, #8
 8018da6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018daa:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8018dae:	687b      	ldr	r3, [r7, #4]
 8018db0:	781a      	ldrb	r2, [r3, #0]
 8018db2:	4b5b      	ldr	r3, [pc, #364]	; (8018f20 <SUBGRF_SetModulationParams+0x18c>)
 8018db4:	781b      	ldrb	r3, [r3, #0]
 8018db6:	429a      	cmp	r2, r3
 8018db8:	d004      	beq.n	8018dc4 <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8018dba:	687b      	ldr	r3, [r7, #4]
 8018dbc:	781b      	ldrb	r3, [r3, #0]
 8018dbe:	4618      	mov	r0, r3
 8018dc0:	f7ff ff58 	bl	8018c74 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8018dc4:	687b      	ldr	r3, [r7, #4]
 8018dc6:	781b      	ldrb	r3, [r3, #0]
 8018dc8:	2b03      	cmp	r3, #3
 8018dca:	f200 80a2 	bhi.w	8018f12 <SUBGRF_SetModulationParams+0x17e>
 8018dce:	a201      	add	r2, pc, #4	; (adr r2, 8018dd4 <SUBGRF_SetModulationParams+0x40>)
 8018dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018dd4:	08018de5 	.word	0x08018de5
 8018dd8:	08018ea1 	.word	0x08018ea1
 8018ddc:	08018e63 	.word	0x08018e63
 8018de0:	08018ecf 	.word	0x08018ecf
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8018de4:	2308      	movs	r3, #8
 8018de6:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8018de8:	687b      	ldr	r3, [r7, #4]
 8018dea:	685b      	ldr	r3, [r3, #4]
 8018dec:	4a4d      	ldr	r2, [pc, #308]	; (8018f24 <SUBGRF_SetModulationParams+0x190>)
 8018dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8018df2:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8018df4:	697b      	ldr	r3, [r7, #20]
 8018df6:	0c1b      	lsrs	r3, r3, #16
 8018df8:	b2db      	uxtb	r3, r3
 8018dfa:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8018dfc:	697b      	ldr	r3, [r7, #20]
 8018dfe:	0a1b      	lsrs	r3, r3, #8
 8018e00:	b2db      	uxtb	r3, r3
 8018e02:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8018e04:	697b      	ldr	r3, [r7, #20]
 8018e06:	b2db      	uxtb	r3, r3
 8018e08:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8018e0a:	687b      	ldr	r3, [r7, #4]
 8018e0c:	7b1b      	ldrb	r3, [r3, #12]
 8018e0e:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8018e10:	687b      	ldr	r3, [r7, #4]
 8018e12:	7b5b      	ldrb	r3, [r3, #13]
 8018e14:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8018e16:	687b      	ldr	r3, [r7, #4]
 8018e18:	689b      	ldr	r3, [r3, #8]
 8018e1a:	461a      	mov	r2, r3
 8018e1c:	f04f 0300 	mov.w	r3, #0
 8018e20:	09d5      	lsrs	r5, r2, #7
 8018e22:	0654      	lsls	r4, r2, #25
 8018e24:	4a40      	ldr	r2, [pc, #256]	; (8018f28 <SUBGRF_SetModulationParams+0x194>)
 8018e26:	f04f 0300 	mov.w	r3, #0
 8018e2a:	4620      	mov	r0, r4
 8018e2c:	4629      	mov	r1, r5
 8018e2e:	f7e7 fe95 	bl	8000b5c <__aeabi_uldivmod>
 8018e32:	4602      	mov	r2, r0
 8018e34:	460b      	mov	r3, r1
 8018e36:	4613      	mov	r3, r2
 8018e38:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8018e3a:	697b      	ldr	r3, [r7, #20]
 8018e3c:	0c1b      	lsrs	r3, r3, #16
 8018e3e:	b2db      	uxtb	r3, r3
 8018e40:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8018e42:	697b      	ldr	r3, [r7, #20]
 8018e44:	0a1b      	lsrs	r3, r3, #8
 8018e46:	b2db      	uxtb	r3, r3
 8018e48:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8018e4a:	697b      	ldr	r3, [r7, #20]
 8018e4c:	b2db      	uxtb	r3, r3
 8018e4e:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8018e50:	7cfb      	ldrb	r3, [r7, #19]
 8018e52:	b29b      	uxth	r3, r3
 8018e54:	f107 0208 	add.w	r2, r7, #8
 8018e58:	218b      	movs	r1, #139	; 0x8b
 8018e5a:	4834      	ldr	r0, [pc, #208]	; (8018f2c <SUBGRF_SetModulationParams+0x198>)
 8018e5c:	f7ed fd38 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8018e60:	e058      	b.n	8018f14 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 8018e62:	2304      	movs	r3, #4
 8018e64:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8018e66:	687b      	ldr	r3, [r7, #4]
 8018e68:	691b      	ldr	r3, [r3, #16]
 8018e6a:	4a2e      	ldr	r2, [pc, #184]	; (8018f24 <SUBGRF_SetModulationParams+0x190>)
 8018e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8018e70:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8018e72:	697b      	ldr	r3, [r7, #20]
 8018e74:	0c1b      	lsrs	r3, r3, #16
 8018e76:	b2db      	uxtb	r3, r3
 8018e78:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8018e7a:	697b      	ldr	r3, [r7, #20]
 8018e7c:	0a1b      	lsrs	r3, r3, #8
 8018e7e:	b2db      	uxtb	r3, r3
 8018e80:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8018e82:	697b      	ldr	r3, [r7, #20]
 8018e84:	b2db      	uxtb	r3, r3
 8018e86:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8018e88:	687b      	ldr	r3, [r7, #4]
 8018e8a:	7d1b      	ldrb	r3, [r3, #20]
 8018e8c:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8018e8e:	7cfb      	ldrb	r3, [r7, #19]
 8018e90:	b29b      	uxth	r3, r3
 8018e92:	f107 0208 	add.w	r2, r7, #8
 8018e96:	218b      	movs	r1, #139	; 0x8b
 8018e98:	4824      	ldr	r0, [pc, #144]	; (8018f2c <SUBGRF_SetModulationParams+0x198>)
 8018e9a:	f7ed fd19 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8018e9e:	e039      	b.n	8018f14 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 8018ea0:	2304      	movs	r3, #4
 8018ea2:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8018ea4:	687b      	ldr	r3, [r7, #4]
 8018ea6:	7e1b      	ldrb	r3, [r3, #24]
 8018ea8:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8018eaa:	687b      	ldr	r3, [r7, #4]
 8018eac:	7e5b      	ldrb	r3, [r3, #25]
 8018eae:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8018eb0:	687b      	ldr	r3, [r7, #4]
 8018eb2:	7e9b      	ldrb	r3, [r3, #26]
 8018eb4:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8018eb6:	687b      	ldr	r3, [r7, #4]
 8018eb8:	7edb      	ldrb	r3, [r3, #27]
 8018eba:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8018ebc:	7cfb      	ldrb	r3, [r7, #19]
 8018ebe:	b29b      	uxth	r3, r3
 8018ec0:	f107 0208 	add.w	r2, r7, #8
 8018ec4:	218b      	movs	r1, #139	; 0x8b
 8018ec6:	4819      	ldr	r0, [pc, #100]	; (8018f2c <SUBGRF_SetModulationParams+0x198>)
 8018ec8:	f7ed fd02 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>

        break;
 8018ecc:	e022      	b.n	8018f14 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 8018ece:	2305      	movs	r3, #5
 8018ed0:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8018ed2:	687b      	ldr	r3, [r7, #4]
 8018ed4:	685b      	ldr	r3, [r3, #4]
 8018ed6:	4a13      	ldr	r2, [pc, #76]	; (8018f24 <SUBGRF_SetModulationParams+0x190>)
 8018ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8018edc:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8018ede:	697b      	ldr	r3, [r7, #20]
 8018ee0:	0c1b      	lsrs	r3, r3, #16
 8018ee2:	b2db      	uxtb	r3, r3
 8018ee4:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8018ee6:	697b      	ldr	r3, [r7, #20]
 8018ee8:	0a1b      	lsrs	r3, r3, #8
 8018eea:	b2db      	uxtb	r3, r3
 8018eec:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8018eee:	697b      	ldr	r3, [r7, #20]
 8018ef0:	b2db      	uxtb	r3, r3
 8018ef2:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8018ef4:	687b      	ldr	r3, [r7, #4]
 8018ef6:	7b1b      	ldrb	r3, [r3, #12]
 8018ef8:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8018efa:	687b      	ldr	r3, [r7, #4]
 8018efc:	7b5b      	ldrb	r3, [r3, #13]
 8018efe:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8018f00:	7cfb      	ldrb	r3, [r7, #19]
 8018f02:	b29b      	uxth	r3, r3
 8018f04:	f107 0208 	add.w	r2, r7, #8
 8018f08:	218b      	movs	r1, #139	; 0x8b
 8018f0a:	4808      	ldr	r0, [pc, #32]	; (8018f2c <SUBGRF_SetModulationParams+0x198>)
 8018f0c:	f7ed fce0 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8018f10:	e000      	b.n	8018f14 <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 8018f12:	bf00      	nop
    }
}
 8018f14:	bf00      	nop
 8018f16:	3718      	adds	r7, #24
 8018f18:	46bd      	mov	sp, r7
 8018f1a:	bdb0      	pop	{r4, r5, r7, pc}
 8018f1c:	0801b358 	.word	0x0801b358
 8018f20:	20001349 	.word	0x20001349
 8018f24:	3d090000 	.word	0x3d090000
 8018f28:	01e84800 	.word	0x01e84800
 8018f2c:	200017d0 	.word	0x200017d0

08018f30 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8018f30:	b580      	push	{r7, lr}
 8018f32:	b086      	sub	sp, #24
 8018f34:	af00      	add	r7, sp, #0
 8018f36:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8018f38:	2300      	movs	r3, #0
 8018f3a:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8018f3c:	4a48      	ldr	r2, [pc, #288]	; (8019060 <SUBGRF_SetPacketParams+0x130>)
 8018f3e:	f107 030c 	add.w	r3, r7, #12
 8018f42:	ca07      	ldmia	r2, {r0, r1, r2}
 8018f44:	c303      	stmia	r3!, {r0, r1}
 8018f46:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8018f48:	687b      	ldr	r3, [r7, #4]
 8018f4a:	781a      	ldrb	r2, [r3, #0]
 8018f4c:	4b45      	ldr	r3, [pc, #276]	; (8019064 <SUBGRF_SetPacketParams+0x134>)
 8018f4e:	781b      	ldrb	r3, [r3, #0]
 8018f50:	429a      	cmp	r2, r3
 8018f52:	d004      	beq.n	8018f5e <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8018f54:	687b      	ldr	r3, [r7, #4]
 8018f56:	781b      	ldrb	r3, [r3, #0]
 8018f58:	4618      	mov	r0, r3
 8018f5a:	f7ff fe8b 	bl	8018c74 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8018f5e:	687b      	ldr	r3, [r7, #4]
 8018f60:	781b      	ldrb	r3, [r3, #0]
 8018f62:	2b03      	cmp	r3, #3
 8018f64:	d878      	bhi.n	8019058 <SUBGRF_SetPacketParams+0x128>
 8018f66:	a201      	add	r2, pc, #4	; (adr r2, 8018f6c <SUBGRF_SetPacketParams+0x3c>)
 8018f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018f6c:	08018f7d 	.word	0x08018f7d
 8018f70:	0801900d 	.word	0x0801900d
 8018f74:	08019001 	.word	0x08019001
 8018f78:	08018f7d 	.word	0x08018f7d
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8018f7c:	687b      	ldr	r3, [r7, #4]
 8018f7e:	7a5b      	ldrb	r3, [r3, #9]
 8018f80:	2bf1      	cmp	r3, #241	; 0xf1
 8018f82:	d10a      	bne.n	8018f9a <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8018f84:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8018f88:	f7ff faf0 	bl	801856c <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8018f8c:	f248 0005 	movw	r0, #32773	; 0x8005
 8018f90:	f7ff fb0c 	bl	80185ac <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8018f94:	2302      	movs	r3, #2
 8018f96:	75bb      	strb	r3, [r7, #22]
 8018f98:	e011      	b.n	8018fbe <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8018f9a:	687b      	ldr	r3, [r7, #4]
 8018f9c:	7a5b      	ldrb	r3, [r3, #9]
 8018f9e:	2bf2      	cmp	r3, #242	; 0xf2
 8018fa0:	d10a      	bne.n	8018fb8 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8018fa2:	f641 500f 	movw	r0, #7439	; 0x1d0f
 8018fa6:	f7ff fae1 	bl	801856c <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8018faa:	f241 0021 	movw	r0, #4129	; 0x1021
 8018fae:	f7ff fafd 	bl	80185ac <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8018fb2:	2306      	movs	r3, #6
 8018fb4:	75bb      	strb	r3, [r7, #22]
 8018fb6:	e002      	b.n	8018fbe <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8018fb8:	687b      	ldr	r3, [r7, #4]
 8018fba:	7a5b      	ldrb	r3, [r3, #9]
 8018fbc:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 8018fbe:	2309      	movs	r3, #9
 8018fc0:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8018fc2:	687b      	ldr	r3, [r7, #4]
 8018fc4:	885b      	ldrh	r3, [r3, #2]
 8018fc6:	0a1b      	lsrs	r3, r3, #8
 8018fc8:	b29b      	uxth	r3, r3
 8018fca:	b2db      	uxtb	r3, r3
 8018fcc:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8018fce:	687b      	ldr	r3, [r7, #4]
 8018fd0:	885b      	ldrh	r3, [r3, #2]
 8018fd2:	b2db      	uxtb	r3, r3
 8018fd4:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8018fd6:	687b      	ldr	r3, [r7, #4]
 8018fd8:	791b      	ldrb	r3, [r3, #4]
 8018fda:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8018fdc:	687b      	ldr	r3, [r7, #4]
 8018fde:	795b      	ldrb	r3, [r3, #5]
 8018fe0:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8018fe2:	687b      	ldr	r3, [r7, #4]
 8018fe4:	799b      	ldrb	r3, [r3, #6]
 8018fe6:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8018fe8:	687b      	ldr	r3, [r7, #4]
 8018fea:	79db      	ldrb	r3, [r3, #7]
 8018fec:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8018fee:	687b      	ldr	r3, [r7, #4]
 8018ff0:	7a1b      	ldrb	r3, [r3, #8]
 8018ff2:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8018ff4:	7dbb      	ldrb	r3, [r7, #22]
 8018ff6:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8018ff8:	687b      	ldr	r3, [r7, #4]
 8018ffa:	7a9b      	ldrb	r3, [r3, #10]
 8018ffc:	753b      	strb	r3, [r7, #20]
        break;
 8018ffe:	e022      	b.n	8019046 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8019000:	2301      	movs	r3, #1
 8019002:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8019004:	687b      	ldr	r3, [r7, #4]
 8019006:	7b1b      	ldrb	r3, [r3, #12]
 8019008:	733b      	strb	r3, [r7, #12]
        break;
 801900a:	e01c      	b.n	8019046 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801900c:	2306      	movs	r3, #6
 801900e:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8019010:	687b      	ldr	r3, [r7, #4]
 8019012:	89db      	ldrh	r3, [r3, #14]
 8019014:	0a1b      	lsrs	r3, r3, #8
 8019016:	b29b      	uxth	r3, r3
 8019018:	b2db      	uxtb	r3, r3
 801901a:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801901c:	687b      	ldr	r3, [r7, #4]
 801901e:	89db      	ldrh	r3, [r3, #14]
 8019020:	b2db      	uxtb	r3, r3
 8019022:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8019024:	687b      	ldr	r3, [r7, #4]
 8019026:	7c1a      	ldrb	r2, [r3, #16]
 8019028:	4b0f      	ldr	r3, [pc, #60]	; (8019068 <SUBGRF_SetPacketParams+0x138>)
 801902a:	4611      	mov	r1, r2
 801902c:	7019      	strb	r1, [r3, #0]
 801902e:	4613      	mov	r3, r2
 8019030:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8019032:	687b      	ldr	r3, [r7, #4]
 8019034:	7c5b      	ldrb	r3, [r3, #17]
 8019036:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8019038:	687b      	ldr	r3, [r7, #4]
 801903a:	7c9b      	ldrb	r3, [r3, #18]
 801903c:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801903e:	687b      	ldr	r3, [r7, #4]
 8019040:	7cdb      	ldrb	r3, [r3, #19]
 8019042:	747b      	strb	r3, [r7, #17]
        break;
 8019044:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8019046:	7dfb      	ldrb	r3, [r7, #23]
 8019048:	b29b      	uxth	r3, r3
 801904a:	f107 020c 	add.w	r2, r7, #12
 801904e:	218c      	movs	r1, #140	; 0x8c
 8019050:	4806      	ldr	r0, [pc, #24]	; (801906c <SUBGRF_SetPacketParams+0x13c>)
 8019052:	f7ed fc3d 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
 8019056:	e000      	b.n	801905a <SUBGRF_SetPacketParams+0x12a>
        return;
 8019058:	bf00      	nop
}
 801905a:	3718      	adds	r7, #24
 801905c:	46bd      	mov	sp, r7
 801905e:	bd80      	pop	{r7, pc}
 8019060:	0801b360 	.word	0x0801b360
 8019064:	20001349 	.word	0x20001349
 8019068:	2000134a 	.word	0x2000134a
 801906c:	200017d0 	.word	0x200017d0

08019070 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8019070:	b580      	push	{r7, lr}
 8019072:	b084      	sub	sp, #16
 8019074:	af00      	add	r7, sp, #0
 8019076:	4603      	mov	r3, r0
 8019078:	460a      	mov	r2, r1
 801907a:	71fb      	strb	r3, [r7, #7]
 801907c:	4613      	mov	r3, r2
 801907e:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8019080:	79fb      	ldrb	r3, [r7, #7]
 8019082:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8019084:	79bb      	ldrb	r3, [r7, #6]
 8019086:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8019088:	f107 020c 	add.w	r2, r7, #12
 801908c:	2302      	movs	r3, #2
 801908e:	218f      	movs	r1, #143	; 0x8f
 8019090:	4803      	ldr	r0, [pc, #12]	; (80190a0 <SUBGRF_SetBufferBaseAddress+0x30>)
 8019092:	f7ed fc1d 	bl	80068d0 <HAL_SUBGHZ_ExecSetCmd>
}
 8019096:	bf00      	nop
 8019098:	3710      	adds	r7, #16
 801909a:	46bd      	mov	sp, r7
 801909c:	bd80      	pop	{r7, pc}
 801909e:	bf00      	nop
 80190a0:	200017d0 	.word	0x200017d0

080190a4 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 80190a4:	b580      	push	{r7, lr}
 80190a6:	b082      	sub	sp, #8
 80190a8:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 80190aa:	2300      	movs	r3, #0
 80190ac:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 80190ae:	1d3a      	adds	r2, r7, #4
 80190b0:	2301      	movs	r3, #1
 80190b2:	2115      	movs	r1, #21
 80190b4:	4806      	ldr	r0, [pc, #24]	; (80190d0 <SUBGRF_GetRssiInst+0x2c>)
 80190b6:	f7ed fc6a 	bl	800698e <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 80190ba:	793b      	ldrb	r3, [r7, #4]
 80190bc:	425b      	negs	r3, r3
 80190be:	105b      	asrs	r3, r3, #1
 80190c0:	71fb      	strb	r3, [r7, #7]
    return rssi;
 80190c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80190c6:	4618      	mov	r0, r3
 80190c8:	3708      	adds	r7, #8
 80190ca:	46bd      	mov	sp, r7
 80190cc:	bd80      	pop	{r7, pc}
 80190ce:	bf00      	nop
 80190d0:	200017d0 	.word	0x200017d0

080190d4 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 80190d4:	b580      	push	{r7, lr}
 80190d6:	b084      	sub	sp, #16
 80190d8:	af00      	add	r7, sp, #0
 80190da:	6078      	str	r0, [r7, #4]
 80190dc:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 80190de:	f107 020c 	add.w	r2, r7, #12
 80190e2:	2302      	movs	r3, #2
 80190e4:	2113      	movs	r1, #19
 80190e6:	4810      	ldr	r0, [pc, #64]	; (8019128 <SUBGRF_GetRxBufferStatus+0x54>)
 80190e8:	f7ed fc51 	bl	800698e <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 80190ec:	f7ff fde0 	bl	8018cb0 <SUBGRF_GetPacketType>
 80190f0:	4603      	mov	r3, r0
 80190f2:	2b01      	cmp	r3, #1
 80190f4:	d10d      	bne.n	8019112 <SUBGRF_GetRxBufferStatus+0x3e>
 80190f6:	4b0d      	ldr	r3, [pc, #52]	; (801912c <SUBGRF_GetRxBufferStatus+0x58>)
 80190f8:	781b      	ldrb	r3, [r3, #0]
 80190fa:	b2db      	uxtb	r3, r3
 80190fc:	2b01      	cmp	r3, #1
 80190fe:	d108      	bne.n	8019112 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8019100:	f240 7002 	movw	r0, #1794	; 0x702
 8019104:	f000 f87c 	bl	8019200 <SUBGRF_ReadRegister>
 8019108:	4603      	mov	r3, r0
 801910a:	461a      	mov	r2, r3
 801910c:	687b      	ldr	r3, [r7, #4]
 801910e:	701a      	strb	r2, [r3, #0]
 8019110:	e002      	b.n	8019118 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8019112:	7b3a      	ldrb	r2, [r7, #12]
 8019114:	687b      	ldr	r3, [r7, #4]
 8019116:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8019118:	7b7a      	ldrb	r2, [r7, #13]
 801911a:	683b      	ldr	r3, [r7, #0]
 801911c:	701a      	strb	r2, [r3, #0]
}
 801911e:	bf00      	nop
 8019120:	3710      	adds	r7, #16
 8019122:	46bd      	mov	sp, r7
 8019124:	bd80      	pop	{r7, pc}
 8019126:	bf00      	nop
 8019128:	200017d0 	.word	0x200017d0
 801912c:	2000134a 	.word	0x2000134a

08019130 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8019130:	b580      	push	{r7, lr}
 8019132:	b084      	sub	sp, #16
 8019134:	af00      	add	r7, sp, #0
 8019136:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8019138:	f107 020c 	add.w	r2, r7, #12
 801913c:	2303      	movs	r3, #3
 801913e:	2114      	movs	r1, #20
 8019140:	4823      	ldr	r0, [pc, #140]	; (80191d0 <SUBGRF_GetPacketStatus+0xa0>)
 8019142:	f7ed fc24 	bl	800698e <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8019146:	f7ff fdb3 	bl	8018cb0 <SUBGRF_GetPacketType>
 801914a:	4603      	mov	r3, r0
 801914c:	461a      	mov	r2, r3
 801914e:	687b      	ldr	r3, [r7, #4]
 8019150:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8019152:	687b      	ldr	r3, [r7, #4]
 8019154:	781b      	ldrb	r3, [r3, #0]
 8019156:	2b00      	cmp	r3, #0
 8019158:	d002      	beq.n	8019160 <SUBGRF_GetPacketStatus+0x30>
 801915a:	2b01      	cmp	r3, #1
 801915c:	d013      	beq.n	8019186 <SUBGRF_GetPacketStatus+0x56>
 801915e:	e02a      	b.n	80191b6 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8019160:	7b3a      	ldrb	r2, [r7, #12]
 8019162:	687b      	ldr	r3, [r7, #4]
 8019164:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8019166:	7b7b      	ldrb	r3, [r7, #13]
 8019168:	425b      	negs	r3, r3
 801916a:	105b      	asrs	r3, r3, #1
 801916c:	b25a      	sxtb	r2, r3
 801916e:	687b      	ldr	r3, [r7, #4]
 8019170:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8019172:	7bbb      	ldrb	r3, [r7, #14]
 8019174:	425b      	negs	r3, r3
 8019176:	105b      	asrs	r3, r3, #1
 8019178:	b25a      	sxtb	r2, r3
 801917a:	687b      	ldr	r3, [r7, #4]
 801917c:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801917e:	687b      	ldr	r3, [r7, #4]
 8019180:	2200      	movs	r2, #0
 8019182:	609a      	str	r2, [r3, #8]
            break;
 8019184:	e020      	b.n	80191c8 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8019186:	7b3b      	ldrb	r3, [r7, #12]
 8019188:	425b      	negs	r3, r3
 801918a:	105b      	asrs	r3, r3, #1
 801918c:	b25a      	sxtb	r2, r3
 801918e:	687b      	ldr	r3, [r7, #4]
 8019190:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8019192:	7b7b      	ldrb	r3, [r7, #13]
 8019194:	b25b      	sxtb	r3, r3
 8019196:	3302      	adds	r3, #2
 8019198:	109b      	asrs	r3, r3, #2
 801919a:	b25a      	sxtb	r2, r3
 801919c:	687b      	ldr	r3, [r7, #4]
 801919e:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 80191a0:	7bbb      	ldrb	r3, [r7, #14]
 80191a2:	425b      	negs	r3, r3
 80191a4:	105b      	asrs	r3, r3, #1
 80191a6:	b25a      	sxtb	r2, r3
 80191a8:	687b      	ldr	r3, [r7, #4]
 80191aa:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 80191ac:	4b09      	ldr	r3, [pc, #36]	; (80191d4 <SUBGRF_GetPacketStatus+0xa4>)
 80191ae:	681a      	ldr	r2, [r3, #0]
 80191b0:	687b      	ldr	r3, [r7, #4]
 80191b2:	611a      	str	r2, [r3, #16]
            break;
 80191b4:	e008      	b.n	80191c8 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 80191b6:	2214      	movs	r2, #20
 80191b8:	2100      	movs	r1, #0
 80191ba:	6878      	ldr	r0, [r7, #4]
 80191bc:	f000 fa63 	bl	8019686 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 80191c0:	687b      	ldr	r3, [r7, #4]
 80191c2:	220f      	movs	r2, #15
 80191c4:	701a      	strb	r2, [r3, #0]
            break;
 80191c6:	bf00      	nop
    }
}
 80191c8:	bf00      	nop
 80191ca:	3710      	adds	r7, #16
 80191cc:	46bd      	mov	sp, r7
 80191ce:	bd80      	pop	{r7, pc}
 80191d0:	200017d0 	.word	0x200017d0
 80191d4:	2000134c 	.word	0x2000134c

080191d8 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 80191d8:	b580      	push	{r7, lr}
 80191da:	b082      	sub	sp, #8
 80191dc:	af00      	add	r7, sp, #0
 80191de:	4603      	mov	r3, r0
 80191e0:	460a      	mov	r2, r1
 80191e2:	80fb      	strh	r3, [r7, #6]
 80191e4:	4613      	mov	r3, r2
 80191e6:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 80191e8:	1d7a      	adds	r2, r7, #5
 80191ea:	88f9      	ldrh	r1, [r7, #6]
 80191ec:	2301      	movs	r3, #1
 80191ee:	4803      	ldr	r0, [pc, #12]	; (80191fc <SUBGRF_WriteRegister+0x24>)
 80191f0:	f7ed faae 	bl	8006750 <HAL_SUBGHZ_WriteRegisters>
}
 80191f4:	bf00      	nop
 80191f6:	3708      	adds	r7, #8
 80191f8:	46bd      	mov	sp, r7
 80191fa:	bd80      	pop	{r7, pc}
 80191fc:	200017d0 	.word	0x200017d0

08019200 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8019200:	b580      	push	{r7, lr}
 8019202:	b084      	sub	sp, #16
 8019204:	af00      	add	r7, sp, #0
 8019206:	4603      	mov	r3, r0
 8019208:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801920a:	f107 020f 	add.w	r2, r7, #15
 801920e:	88f9      	ldrh	r1, [r7, #6]
 8019210:	2301      	movs	r3, #1
 8019212:	4804      	ldr	r0, [pc, #16]	; (8019224 <SUBGRF_ReadRegister+0x24>)
 8019214:	f7ed fafb 	bl	800680e <HAL_SUBGHZ_ReadRegisters>
    return data;
 8019218:	7bfb      	ldrb	r3, [r7, #15]
}
 801921a:	4618      	mov	r0, r3
 801921c:	3710      	adds	r7, #16
 801921e:	46bd      	mov	sp, r7
 8019220:	bd80      	pop	{r7, pc}
 8019222:	bf00      	nop
 8019224:	200017d0 	.word	0x200017d0

08019228 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8019228:	b580      	push	{r7, lr}
 801922a:	b082      	sub	sp, #8
 801922c:	af00      	add	r7, sp, #0
 801922e:	4603      	mov	r3, r0
 8019230:	6039      	str	r1, [r7, #0]
 8019232:	80fb      	strh	r3, [r7, #6]
 8019234:	4613      	mov	r3, r2
 8019236:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8019238:	88bb      	ldrh	r3, [r7, #4]
 801923a:	88f9      	ldrh	r1, [r7, #6]
 801923c:	683a      	ldr	r2, [r7, #0]
 801923e:	4803      	ldr	r0, [pc, #12]	; (801924c <SUBGRF_WriteRegisters+0x24>)
 8019240:	f7ed fa86 	bl	8006750 <HAL_SUBGHZ_WriteRegisters>
}
 8019244:	bf00      	nop
 8019246:	3708      	adds	r7, #8
 8019248:	46bd      	mov	sp, r7
 801924a:	bd80      	pop	{r7, pc}
 801924c:	200017d0 	.word	0x200017d0

08019250 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8019250:	b580      	push	{r7, lr}
 8019252:	b082      	sub	sp, #8
 8019254:	af00      	add	r7, sp, #0
 8019256:	4603      	mov	r3, r0
 8019258:	6039      	str	r1, [r7, #0]
 801925a:	80fb      	strh	r3, [r7, #6]
 801925c:	4613      	mov	r3, r2
 801925e:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 8019260:	88bb      	ldrh	r3, [r7, #4]
 8019262:	88f9      	ldrh	r1, [r7, #6]
 8019264:	683a      	ldr	r2, [r7, #0]
 8019266:	4803      	ldr	r0, [pc, #12]	; (8019274 <SUBGRF_ReadRegisters+0x24>)
 8019268:	f7ed fad1 	bl	800680e <HAL_SUBGHZ_ReadRegisters>
}
 801926c:	bf00      	nop
 801926e:	3708      	adds	r7, #8
 8019270:	46bd      	mov	sp, r7
 8019272:	bd80      	pop	{r7, pc}
 8019274:	200017d0 	.word	0x200017d0

08019278 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8019278:	b580      	push	{r7, lr}
 801927a:	b082      	sub	sp, #8
 801927c:	af00      	add	r7, sp, #0
 801927e:	4603      	mov	r3, r0
 8019280:	6039      	str	r1, [r7, #0]
 8019282:	71fb      	strb	r3, [r7, #7]
 8019284:	4613      	mov	r3, r2
 8019286:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8019288:	79bb      	ldrb	r3, [r7, #6]
 801928a:	b29b      	uxth	r3, r3
 801928c:	79f9      	ldrb	r1, [r7, #7]
 801928e:	683a      	ldr	r2, [r7, #0]
 8019290:	4803      	ldr	r0, [pc, #12]	; (80192a0 <SUBGRF_WriteBuffer+0x28>)
 8019292:	f7ed fbd0 	bl	8006a36 <HAL_SUBGHZ_WriteBuffer>
}
 8019296:	bf00      	nop
 8019298:	3708      	adds	r7, #8
 801929a:	46bd      	mov	sp, r7
 801929c:	bd80      	pop	{r7, pc}
 801929e:	bf00      	nop
 80192a0:	200017d0 	.word	0x200017d0

080192a4 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 80192a4:	b580      	push	{r7, lr}
 80192a6:	b082      	sub	sp, #8
 80192a8:	af00      	add	r7, sp, #0
 80192aa:	4603      	mov	r3, r0
 80192ac:	6039      	str	r1, [r7, #0]
 80192ae:	71fb      	strb	r3, [r7, #7]
 80192b0:	4613      	mov	r3, r2
 80192b2:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 80192b4:	79bb      	ldrb	r3, [r7, #6]
 80192b6:	b29b      	uxth	r3, r3
 80192b8:	79f9      	ldrb	r1, [r7, #7]
 80192ba:	683a      	ldr	r2, [r7, #0]
 80192bc:	4803      	ldr	r0, [pc, #12]	; (80192cc <SUBGRF_ReadBuffer+0x28>)
 80192be:	f7ed fc0d 	bl	8006adc <HAL_SUBGHZ_ReadBuffer>
}
 80192c2:	bf00      	nop
 80192c4:	3708      	adds	r7, #8
 80192c6:	46bd      	mov	sp, r7
 80192c8:	bd80      	pop	{r7, pc}
 80192ca:	bf00      	nop
 80192cc:	200017d0 	.word	0x200017d0

080192d0 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 80192d0:	b580      	push	{r7, lr}
 80192d2:	b084      	sub	sp, #16
 80192d4:	af00      	add	r7, sp, #0
 80192d6:	4603      	mov	r3, r0
 80192d8:	460a      	mov	r2, r1
 80192da:	71fb      	strb	r3, [r7, #7]
 80192dc:	4613      	mov	r3, r2
 80192de:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 80192e0:	2301      	movs	r3, #1
 80192e2:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 80192e4:	79bb      	ldrb	r3, [r7, #6]
 80192e6:	2b01      	cmp	r3, #1
 80192e8:	d10d      	bne.n	8019306 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 80192ea:	79fb      	ldrb	r3, [r7, #7]
 80192ec:	2b01      	cmp	r3, #1
 80192ee:	d104      	bne.n	80192fa <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 80192f0:	2302      	movs	r3, #2
 80192f2:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 80192f4:	2004      	movs	r0, #4
 80192f6:	f000 f8df 	bl	80194b8 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 80192fa:	79fb      	ldrb	r3, [r7, #7]
 80192fc:	2b02      	cmp	r3, #2
 80192fe:	d107      	bne.n	8019310 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8019300:	2303      	movs	r3, #3
 8019302:	73fb      	strb	r3, [r7, #15]
 8019304:	e004      	b.n	8019310 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8019306:	79bb      	ldrb	r3, [r7, #6]
 8019308:	2b00      	cmp	r3, #0
 801930a:	d101      	bne.n	8019310 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801930c:	2301      	movs	r3, #1
 801930e:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 8019310:	7bfb      	ldrb	r3, [r7, #15]
 8019312:	4618      	mov	r0, r3
 8019314:	f7f0 f864 	bl	80093e0 <RBI_ConfigRFSwitch>
}
 8019318:	bf00      	nop
 801931a:	3710      	adds	r7, #16
 801931c:	46bd      	mov	sp, r7
 801931e:	bd80      	pop	{r7, pc}

08019320 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 8019320:	b580      	push	{r7, lr}
 8019322:	b084      	sub	sp, #16
 8019324:	af00      	add	r7, sp, #0
 8019326:	4603      	mov	r3, r0
 8019328:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801932a:	2301      	movs	r3, #1
 801932c:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801932e:	f7f0 f8b3 	bl	8009498 <RBI_GetTxConfig>
 8019332:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8019334:	68bb      	ldr	r3, [r7, #8]
 8019336:	2b02      	cmp	r3, #2
 8019338:	d016      	beq.n	8019368 <SUBGRF_SetRfTxPower+0x48>
 801933a:	68bb      	ldr	r3, [r7, #8]
 801933c:	2b02      	cmp	r3, #2
 801933e:	dc16      	bgt.n	801936e <SUBGRF_SetRfTxPower+0x4e>
 8019340:	68bb      	ldr	r3, [r7, #8]
 8019342:	2b00      	cmp	r3, #0
 8019344:	d003      	beq.n	801934e <SUBGRF_SetRfTxPower+0x2e>
 8019346:	68bb      	ldr	r3, [r7, #8]
 8019348:	2b01      	cmp	r3, #1
 801934a:	d00a      	beq.n	8019362 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801934c:	e00f      	b.n	801936e <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801934e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019352:	2b0f      	cmp	r3, #15
 8019354:	dd02      	ble.n	801935c <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8019356:	2302      	movs	r3, #2
 8019358:	73fb      	strb	r3, [r7, #15]
            break;
 801935a:	e009      	b.n	8019370 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801935c:	2301      	movs	r3, #1
 801935e:	73fb      	strb	r3, [r7, #15]
            break;
 8019360:	e006      	b.n	8019370 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 8019362:	2301      	movs	r3, #1
 8019364:	73fb      	strb	r3, [r7, #15]
            break;
 8019366:	e003      	b.n	8019370 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8019368:	2302      	movs	r3, #2
 801936a:	73fb      	strb	r3, [r7, #15]
            break;
 801936c:	e000      	b.n	8019370 <SUBGRF_SetRfTxPower+0x50>
            break;
 801936e:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8019370:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8019374:	7bfb      	ldrb	r3, [r7, #15]
 8019376:	2202      	movs	r2, #2
 8019378:	4618      	mov	r0, r3
 801937a:	f7ff fca3 	bl	8018cc4 <SUBGRF_SetTxParams>

    return paSelect;
 801937e:	7bfb      	ldrb	r3, [r7, #15]
}
 8019380:	4618      	mov	r0, r3
 8019382:	3710      	adds	r7, #16
 8019384:	46bd      	mov	sp, r7
 8019386:	bd80      	pop	{r7, pc}

08019388 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8019388:	b580      	push	{r7, lr}
 801938a:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 801938c:	f7f0 f88b 	bl	80094a6 <RBI_GetWakeUpTime>
 8019390:	4603      	mov	r3, r0
}
 8019392:	4618      	mov	r0, r3
 8019394:	bd80      	pop	{r7, pc}
	...

08019398 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019398:	b580      	push	{r7, lr}
 801939a:	b082      	sub	sp, #8
 801939c:	af00      	add	r7, sp, #0
 801939e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 80193a0:	4b03      	ldr	r3, [pc, #12]	; (80193b0 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 80193a2:	681b      	ldr	r3, [r3, #0]
 80193a4:	2001      	movs	r0, #1
 80193a6:	4798      	blx	r3
}
 80193a8:	bf00      	nop
 80193aa:	3708      	adds	r7, #8
 80193ac:	46bd      	mov	sp, r7
 80193ae:	bd80      	pop	{r7, pc}
 80193b0:	20001354 	.word	0x20001354

080193b4 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80193b4:	b580      	push	{r7, lr}
 80193b6:	b082      	sub	sp, #8
 80193b8:	af00      	add	r7, sp, #0
 80193ba:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 80193bc:	4b03      	ldr	r3, [pc, #12]	; (80193cc <HAL_SUBGHZ_RxCpltCallback+0x18>)
 80193be:	681b      	ldr	r3, [r3, #0]
 80193c0:	2002      	movs	r0, #2
 80193c2:	4798      	blx	r3
}
 80193c4:	bf00      	nop
 80193c6:	3708      	adds	r7, #8
 80193c8:	46bd      	mov	sp, r7
 80193ca:	bd80      	pop	{r7, pc}
 80193cc:	20001354 	.word	0x20001354

080193d0 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 80193d0:	b580      	push	{r7, lr}
 80193d2:	b082      	sub	sp, #8
 80193d4:	af00      	add	r7, sp, #0
 80193d6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 80193d8:	4b03      	ldr	r3, [pc, #12]	; (80193e8 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 80193da:	681b      	ldr	r3, [r3, #0]
 80193dc:	2040      	movs	r0, #64	; 0x40
 80193de:	4798      	blx	r3
}
 80193e0:	bf00      	nop
 80193e2:	3708      	adds	r7, #8
 80193e4:	46bd      	mov	sp, r7
 80193e6:	bd80      	pop	{r7, pc}
 80193e8:	20001354 	.word	0x20001354

080193ec <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 80193ec:	b580      	push	{r7, lr}
 80193ee:	b082      	sub	sp, #8
 80193f0:	af00      	add	r7, sp, #0
 80193f2:	6078      	str	r0, [r7, #4]
 80193f4:	460b      	mov	r3, r1
 80193f6:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 80193f8:	78fb      	ldrb	r3, [r7, #3]
 80193fa:	2b00      	cmp	r3, #0
 80193fc:	d002      	beq.n	8019404 <HAL_SUBGHZ_CADStatusCallback+0x18>
 80193fe:	2b01      	cmp	r3, #1
 8019400:	d005      	beq.n	801940e <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 8019402:	e00a      	b.n	801941a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8019404:	4b07      	ldr	r3, [pc, #28]	; (8019424 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8019406:	681b      	ldr	r3, [r3, #0]
 8019408:	2080      	movs	r0, #128	; 0x80
 801940a:	4798      	blx	r3
            break;
 801940c:	e005      	b.n	801941a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801940e:	4b05      	ldr	r3, [pc, #20]	; (8019424 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8019410:	681b      	ldr	r3, [r3, #0]
 8019412:	f44f 7080 	mov.w	r0, #256	; 0x100
 8019416:	4798      	blx	r3
            break;
 8019418:	bf00      	nop
    }
}
 801941a:	bf00      	nop
 801941c:	3708      	adds	r7, #8
 801941e:	46bd      	mov	sp, r7
 8019420:	bd80      	pop	{r7, pc}
 8019422:	bf00      	nop
 8019424:	20001354 	.word	0x20001354

08019428 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019428:	b580      	push	{r7, lr}
 801942a:	b082      	sub	sp, #8
 801942c:	af00      	add	r7, sp, #0
 801942e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8019430:	4b04      	ldr	r3, [pc, #16]	; (8019444 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 8019432:	681b      	ldr	r3, [r3, #0]
 8019434:	f44f 7000 	mov.w	r0, #512	; 0x200
 8019438:	4798      	blx	r3
}
 801943a:	bf00      	nop
 801943c:	3708      	adds	r7, #8
 801943e:	46bd      	mov	sp, r7
 8019440:	bd80      	pop	{r7, pc}
 8019442:	bf00      	nop
 8019444:	20001354 	.word	0x20001354

08019448 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019448:	b580      	push	{r7, lr}
 801944a:	b082      	sub	sp, #8
 801944c:	af00      	add	r7, sp, #0
 801944e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8019450:	4b03      	ldr	r3, [pc, #12]	; (8019460 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8019452:	681b      	ldr	r3, [r3, #0]
 8019454:	2020      	movs	r0, #32
 8019456:	4798      	blx	r3
}
 8019458:	bf00      	nop
 801945a:	3708      	adds	r7, #8
 801945c:	46bd      	mov	sp, r7
 801945e:	bd80      	pop	{r7, pc}
 8019460:	20001354 	.word	0x20001354

08019464 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019464:	b580      	push	{r7, lr}
 8019466:	b082      	sub	sp, #8
 8019468:	af00      	add	r7, sp, #0
 801946a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801946c:	4b03      	ldr	r3, [pc, #12]	; (801947c <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801946e:	681b      	ldr	r3, [r3, #0]
 8019470:	2004      	movs	r0, #4
 8019472:	4798      	blx	r3
}
 8019474:	bf00      	nop
 8019476:	3708      	adds	r7, #8
 8019478:	46bd      	mov	sp, r7
 801947a:	bd80      	pop	{r7, pc}
 801947c:	20001354 	.word	0x20001354

08019480 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019480:	b580      	push	{r7, lr}
 8019482:	b082      	sub	sp, #8
 8019484:	af00      	add	r7, sp, #0
 8019486:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8019488:	4b03      	ldr	r3, [pc, #12]	; (8019498 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801948a:	681b      	ldr	r3, [r3, #0]
 801948c:	2008      	movs	r0, #8
 801948e:	4798      	blx	r3
}
 8019490:	bf00      	nop
 8019492:	3708      	adds	r7, #8
 8019494:	46bd      	mov	sp, r7
 8019496:	bd80      	pop	{r7, pc}
 8019498:	20001354 	.word	0x20001354

0801949c <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801949c:	b580      	push	{r7, lr}
 801949e:	b082      	sub	sp, #8
 80194a0:	af00      	add	r7, sp, #0
 80194a2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 80194a4:	4b03      	ldr	r3, [pc, #12]	; (80194b4 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 80194a6:	681b      	ldr	r3, [r3, #0]
 80194a8:	2010      	movs	r0, #16
 80194aa:	4798      	blx	r3
}
 80194ac:	bf00      	nop
 80194ae:	3708      	adds	r7, #8
 80194b0:	46bd      	mov	sp, r7
 80194b2:	bd80      	pop	{r7, pc}
 80194b4:	20001354 	.word	0x20001354

080194b8 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 80194b8:	b580      	push	{r7, lr}
 80194ba:	b084      	sub	sp, #16
 80194bc:	af00      	add	r7, sp, #0
 80194be:	4603      	mov	r3, r0
 80194c0:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 80194c2:	f7ef fffe 	bl	80094c2 <RBI_IsDCDC>
 80194c6:	4603      	mov	r3, r0
 80194c8:	2b01      	cmp	r3, #1
 80194ca:	d112      	bne.n	80194f2 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 80194cc:	f640 1023 	movw	r0, #2339	; 0x923
 80194d0:	f7ff fe96 	bl	8019200 <SUBGRF_ReadRegister>
 80194d4:	4603      	mov	r3, r0
 80194d6:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 80194d8:	7bfb      	ldrb	r3, [r7, #15]
 80194da:	f023 0306 	bic.w	r3, r3, #6
 80194de:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 80194e0:	7bfa      	ldrb	r2, [r7, #15]
 80194e2:	79fb      	ldrb	r3, [r7, #7]
 80194e4:	4313      	orrs	r3, r2
 80194e6:	b2db      	uxtb	r3, r3
 80194e8:	4619      	mov	r1, r3
 80194ea:	f640 1023 	movw	r0, #2339	; 0x923
 80194ee:	f7ff fe73 	bl	80191d8 <SUBGRF_WriteRegister>
  }
}
 80194f2:	bf00      	nop
 80194f4:	3710      	adds	r7, #16
 80194f6:	46bd      	mov	sp, r7
 80194f8:	bd80      	pop	{r7, pc}
	...

080194fc <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 80194fc:	b480      	push	{r7}
 80194fe:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8019500:	4b04      	ldr	r3, [pc, #16]	; (8019514 <UTIL_LPM_Init+0x18>)
 8019502:	2200      	movs	r2, #0
 8019504:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8019506:	4b04      	ldr	r3, [pc, #16]	; (8019518 <UTIL_LPM_Init+0x1c>)
 8019508:	2200      	movs	r2, #0
 801950a:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801950c:	bf00      	nop
 801950e:	46bd      	mov	sp, r7
 8019510:	bc80      	pop	{r7}
 8019512:	4770      	bx	lr
 8019514:	20001358 	.word	0x20001358
 8019518:	2000135c 	.word	0x2000135c

0801951c <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801951c:	b480      	push	{r7}
 801951e:	b087      	sub	sp, #28
 8019520:	af00      	add	r7, sp, #0
 8019522:	6078      	str	r0, [r7, #4]
 8019524:	460b      	mov	r3, r1
 8019526:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019528:	f3ef 8310 	mrs	r3, PRIMASK
 801952c:	613b      	str	r3, [r7, #16]
  return(result);
 801952e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8019530:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019532:	b672      	cpsid	i
}
 8019534:	bf00      	nop
  
  switch( state )
 8019536:	78fb      	ldrb	r3, [r7, #3]
 8019538:	2b00      	cmp	r3, #0
 801953a:	d008      	beq.n	801954e <UTIL_LPM_SetStopMode+0x32>
 801953c:	2b01      	cmp	r3, #1
 801953e:	d10e      	bne.n	801955e <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8019540:	4b0d      	ldr	r3, [pc, #52]	; (8019578 <UTIL_LPM_SetStopMode+0x5c>)
 8019542:	681a      	ldr	r2, [r3, #0]
 8019544:	687b      	ldr	r3, [r7, #4]
 8019546:	4313      	orrs	r3, r2
 8019548:	4a0b      	ldr	r2, [pc, #44]	; (8019578 <UTIL_LPM_SetStopMode+0x5c>)
 801954a:	6013      	str	r3, [r2, #0]
      break;
 801954c:	e008      	b.n	8019560 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801954e:	687b      	ldr	r3, [r7, #4]
 8019550:	43da      	mvns	r2, r3
 8019552:	4b09      	ldr	r3, [pc, #36]	; (8019578 <UTIL_LPM_SetStopMode+0x5c>)
 8019554:	681b      	ldr	r3, [r3, #0]
 8019556:	4013      	ands	r3, r2
 8019558:	4a07      	ldr	r2, [pc, #28]	; (8019578 <UTIL_LPM_SetStopMode+0x5c>)
 801955a:	6013      	str	r3, [r2, #0]
      break;
 801955c:	e000      	b.n	8019560 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801955e:	bf00      	nop
 8019560:	697b      	ldr	r3, [r7, #20]
 8019562:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019564:	68fb      	ldr	r3, [r7, #12]
 8019566:	f383 8810 	msr	PRIMASK, r3
}
 801956a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801956c:	bf00      	nop
 801956e:	371c      	adds	r7, #28
 8019570:	46bd      	mov	sp, r7
 8019572:	bc80      	pop	{r7}
 8019574:	4770      	bx	lr
 8019576:	bf00      	nop
 8019578:	20001358 	.word	0x20001358

0801957c <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801957c:	b480      	push	{r7}
 801957e:	b087      	sub	sp, #28
 8019580:	af00      	add	r7, sp, #0
 8019582:	6078      	str	r0, [r7, #4]
 8019584:	460b      	mov	r3, r1
 8019586:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019588:	f3ef 8310 	mrs	r3, PRIMASK
 801958c:	613b      	str	r3, [r7, #16]
  return(result);
 801958e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8019590:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019592:	b672      	cpsid	i
}
 8019594:	bf00      	nop
  
  switch(state)
 8019596:	78fb      	ldrb	r3, [r7, #3]
 8019598:	2b00      	cmp	r3, #0
 801959a:	d008      	beq.n	80195ae <UTIL_LPM_SetOffMode+0x32>
 801959c:	2b01      	cmp	r3, #1
 801959e:	d10e      	bne.n	80195be <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 80195a0:	4b0d      	ldr	r3, [pc, #52]	; (80195d8 <UTIL_LPM_SetOffMode+0x5c>)
 80195a2:	681a      	ldr	r2, [r3, #0]
 80195a4:	687b      	ldr	r3, [r7, #4]
 80195a6:	4313      	orrs	r3, r2
 80195a8:	4a0b      	ldr	r2, [pc, #44]	; (80195d8 <UTIL_LPM_SetOffMode+0x5c>)
 80195aa:	6013      	str	r3, [r2, #0]
      break;
 80195ac:	e008      	b.n	80195c0 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 80195ae:	687b      	ldr	r3, [r7, #4]
 80195b0:	43da      	mvns	r2, r3
 80195b2:	4b09      	ldr	r3, [pc, #36]	; (80195d8 <UTIL_LPM_SetOffMode+0x5c>)
 80195b4:	681b      	ldr	r3, [r3, #0]
 80195b6:	4013      	ands	r3, r2
 80195b8:	4a07      	ldr	r2, [pc, #28]	; (80195d8 <UTIL_LPM_SetOffMode+0x5c>)
 80195ba:	6013      	str	r3, [r2, #0]
      break;
 80195bc:	e000      	b.n	80195c0 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 80195be:	bf00      	nop
 80195c0:	697b      	ldr	r3, [r7, #20]
 80195c2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80195c4:	68fb      	ldr	r3, [r7, #12]
 80195c6:	f383 8810 	msr	PRIMASK, r3
}
 80195ca:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80195cc:	bf00      	nop
 80195ce:	371c      	adds	r7, #28
 80195d0:	46bd      	mov	sp, r7
 80195d2:	bc80      	pop	{r7}
 80195d4:	4770      	bx	lr
 80195d6:	bf00      	nop
 80195d8:	2000135c 	.word	0x2000135c

080195dc <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 80195dc:	b580      	push	{r7, lr}
 80195de:	b084      	sub	sp, #16
 80195e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80195e2:	f3ef 8310 	mrs	r3, PRIMASK
 80195e6:	60bb      	str	r3, [r7, #8]
  return(result);
 80195e8:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 80195ea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80195ec:	b672      	cpsid	i
}
 80195ee:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 80195f0:	4b12      	ldr	r3, [pc, #72]	; (801963c <UTIL_LPM_EnterLowPower+0x60>)
 80195f2:	681b      	ldr	r3, [r3, #0]
 80195f4:	2b00      	cmp	r3, #0
 80195f6:	d006      	beq.n	8019606 <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 80195f8:	4b11      	ldr	r3, [pc, #68]	; (8019640 <UTIL_LPM_EnterLowPower+0x64>)
 80195fa:	681b      	ldr	r3, [r3, #0]
 80195fc:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 80195fe:	4b10      	ldr	r3, [pc, #64]	; (8019640 <UTIL_LPM_EnterLowPower+0x64>)
 8019600:	685b      	ldr	r3, [r3, #4]
 8019602:	4798      	blx	r3
 8019604:	e010      	b.n	8019628 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 8019606:	4b0f      	ldr	r3, [pc, #60]	; (8019644 <UTIL_LPM_EnterLowPower+0x68>)
 8019608:	681b      	ldr	r3, [r3, #0]
 801960a:	2b00      	cmp	r3, #0
 801960c:	d006      	beq.n	801961c <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801960e:	4b0c      	ldr	r3, [pc, #48]	; (8019640 <UTIL_LPM_EnterLowPower+0x64>)
 8019610:	689b      	ldr	r3, [r3, #8]
 8019612:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 8019614:	4b0a      	ldr	r3, [pc, #40]	; (8019640 <UTIL_LPM_EnterLowPower+0x64>)
 8019616:	68db      	ldr	r3, [r3, #12]
 8019618:	4798      	blx	r3
 801961a:	e005      	b.n	8019628 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801961c:	4b08      	ldr	r3, [pc, #32]	; (8019640 <UTIL_LPM_EnterLowPower+0x64>)
 801961e:	691b      	ldr	r3, [r3, #16]
 8019620:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 8019622:	4b07      	ldr	r3, [pc, #28]	; (8019640 <UTIL_LPM_EnterLowPower+0x64>)
 8019624:	695b      	ldr	r3, [r3, #20]
 8019626:	4798      	blx	r3
 8019628:	68fb      	ldr	r3, [r7, #12]
 801962a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801962c:	687b      	ldr	r3, [r7, #4]
 801962e:	f383 8810 	msr	PRIMASK, r3
}
 8019632:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 8019634:	bf00      	nop
 8019636:	3710      	adds	r7, #16
 8019638:	46bd      	mov	sp, r7
 801963a:	bd80      	pop	{r7, pc}
 801963c:	20001358 	.word	0x20001358
 8019640:	0801b3e4 	.word	0x0801b3e4
 8019644:	2000135c 	.word	0x2000135c

08019648 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 8019648:	b480      	push	{r7}
 801964a:	b087      	sub	sp, #28
 801964c:	af00      	add	r7, sp, #0
 801964e:	60f8      	str	r0, [r7, #12]
 8019650:	60b9      	str	r1, [r7, #8]
 8019652:	4613      	mov	r3, r2
 8019654:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 8019656:	68fb      	ldr	r3, [r7, #12]
 8019658:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801965a:	68bb      	ldr	r3, [r7, #8]
 801965c:	613b      	str	r3, [r7, #16]

  while( size-- )
 801965e:	e007      	b.n	8019670 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 8019660:	693a      	ldr	r2, [r7, #16]
 8019662:	1c53      	adds	r3, r2, #1
 8019664:	613b      	str	r3, [r7, #16]
 8019666:	697b      	ldr	r3, [r7, #20]
 8019668:	1c59      	adds	r1, r3, #1
 801966a:	6179      	str	r1, [r7, #20]
 801966c:	7812      	ldrb	r2, [r2, #0]
 801966e:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8019670:	88fb      	ldrh	r3, [r7, #6]
 8019672:	1e5a      	subs	r2, r3, #1
 8019674:	80fa      	strh	r2, [r7, #6]
 8019676:	2b00      	cmp	r3, #0
 8019678:	d1f2      	bne.n	8019660 <UTIL_MEM_cpy_8+0x18>
    }
}
 801967a:	bf00      	nop
 801967c:	bf00      	nop
 801967e:	371c      	adds	r7, #28
 8019680:	46bd      	mov	sp, r7
 8019682:	bc80      	pop	{r7}
 8019684:	4770      	bx	lr

08019686 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 8019686:	b480      	push	{r7}
 8019688:	b085      	sub	sp, #20
 801968a:	af00      	add	r7, sp, #0
 801968c:	6078      	str	r0, [r7, #4]
 801968e:	460b      	mov	r3, r1
 8019690:	70fb      	strb	r3, [r7, #3]
 8019692:	4613      	mov	r3, r2
 8019694:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 8019696:	687b      	ldr	r3, [r7, #4]
 8019698:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801969a:	e004      	b.n	80196a6 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801969c:	68fb      	ldr	r3, [r7, #12]
 801969e:	1c5a      	adds	r2, r3, #1
 80196a0:	60fa      	str	r2, [r7, #12]
 80196a2:	78fa      	ldrb	r2, [r7, #3]
 80196a4:	701a      	strb	r2, [r3, #0]
  while( size-- )
 80196a6:	883b      	ldrh	r3, [r7, #0]
 80196a8:	1e5a      	subs	r2, r3, #1
 80196aa:	803a      	strh	r2, [r7, #0]
 80196ac:	2b00      	cmp	r3, #0
 80196ae:	d1f5      	bne.n	801969c <UTIL_MEM_set_8+0x16>
  }
}
 80196b0:	bf00      	nop
 80196b2:	bf00      	nop
 80196b4:	3714      	adds	r7, #20
 80196b6:	46bd      	mov	sp, r7
 80196b8:	bc80      	pop	{r7}
 80196ba:	4770      	bx	lr

080196bc <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 80196bc:	b082      	sub	sp, #8
 80196be:	b480      	push	{r7}
 80196c0:	b087      	sub	sp, #28
 80196c2:	af00      	add	r7, sp, #0
 80196c4:	60f8      	str	r0, [r7, #12]
 80196c6:	1d38      	adds	r0, r7, #4
 80196c8:	e880 0006 	stmia.w	r0, {r1, r2}
 80196cc:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 80196ce:	2300      	movs	r3, #0
 80196d0:	613b      	str	r3, [r7, #16]
 80196d2:	2300      	movs	r3, #0
 80196d4:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 80196d6:	687a      	ldr	r2, [r7, #4]
 80196d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80196da:	4413      	add	r3, r2
 80196dc:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 80196de:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80196e2:	b29a      	uxth	r2, r3
 80196e4:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80196e8:	b29b      	uxth	r3, r3
 80196ea:	4413      	add	r3, r2
 80196ec:	b29b      	uxth	r3, r3
 80196ee:	b21b      	sxth	r3, r3
 80196f0:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 80196f2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80196f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80196fa:	db0a      	blt.n	8019712 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 80196fc:	693b      	ldr	r3, [r7, #16]
 80196fe:	3301      	adds	r3, #1
 8019700:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 8019702:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8019706:	b29b      	uxth	r3, r3
 8019708:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 801970c:	b29b      	uxth	r3, r3
 801970e:	b21b      	sxth	r3, r3
 8019710:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 8019712:	68fb      	ldr	r3, [r7, #12]
 8019714:	461a      	mov	r2, r3
 8019716:	f107 0310 	add.w	r3, r7, #16
 801971a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801971e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019722:	68f8      	ldr	r0, [r7, #12]
 8019724:	371c      	adds	r7, #28
 8019726:	46bd      	mov	sp, r7
 8019728:	bc80      	pop	{r7}
 801972a:	b002      	add	sp, #8
 801972c:	4770      	bx	lr

0801972e <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801972e:	b082      	sub	sp, #8
 8019730:	b480      	push	{r7}
 8019732:	b087      	sub	sp, #28
 8019734:	af00      	add	r7, sp, #0
 8019736:	60f8      	str	r0, [r7, #12]
 8019738:	1d38      	adds	r0, r7, #4
 801973a:	e880 0006 	stmia.w	r0, {r1, r2}
 801973e:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 8019740:	2300      	movs	r3, #0
 8019742:	613b      	str	r3, [r7, #16]
 8019744:	2300      	movs	r3, #0
 8019746:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 8019748:	687a      	ldr	r2, [r7, #4]
 801974a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801974c:	1ad3      	subs	r3, r2, r3
 801974e:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 8019750:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8019754:	b29a      	uxth	r2, r3
 8019756:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801975a:	b29b      	uxth	r3, r3
 801975c:	1ad3      	subs	r3, r2, r3
 801975e:	b29b      	uxth	r3, r3
 8019760:	b21b      	sxth	r3, r3
 8019762:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 8019764:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8019768:	2b00      	cmp	r3, #0
 801976a:	da0a      	bge.n	8019782 <SysTimeSub+0x54>
  {
    c.Seconds--;
 801976c:	693b      	ldr	r3, [r7, #16]
 801976e:	3b01      	subs	r3, #1
 8019770:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 8019772:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8019776:	b29b      	uxth	r3, r3
 8019778:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801977c:	b29b      	uxth	r3, r3
 801977e:	b21b      	sxth	r3, r3
 8019780:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 8019782:	68fb      	ldr	r3, [r7, #12]
 8019784:	461a      	mov	r2, r3
 8019786:	f107 0310 	add.w	r3, r7, #16
 801978a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801978e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019792:	68f8      	ldr	r0, [r7, #12]
 8019794:	371c      	adds	r7, #28
 8019796:	46bd      	mov	sp, r7
 8019798:	bc80      	pop	{r7}
 801979a:	b002      	add	sp, #8
 801979c:	4770      	bx	lr
	...

080197a0 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 80197a0:	b580      	push	{r7, lr}
 80197a2:	b088      	sub	sp, #32
 80197a4:	af02      	add	r7, sp, #8
 80197a6:	463b      	mov	r3, r7
 80197a8:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 80197ac:	2300      	movs	r3, #0
 80197ae:	60bb      	str	r3, [r7, #8]
 80197b0:	2300      	movs	r3, #0
 80197b2:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 80197b4:	4b10      	ldr	r3, [pc, #64]	; (80197f8 <SysTimeSet+0x58>)
 80197b6:	691b      	ldr	r3, [r3, #16]
 80197b8:	f107 0208 	add.w	r2, r7, #8
 80197bc:	3204      	adds	r2, #4
 80197be:	4610      	mov	r0, r2
 80197c0:	4798      	blx	r3
 80197c2:	4603      	mov	r3, r0
 80197c4:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 80197c6:	f107 0010 	add.w	r0, r7, #16
 80197ca:	68fb      	ldr	r3, [r7, #12]
 80197cc:	9300      	str	r3, [sp, #0]
 80197ce:	68bb      	ldr	r3, [r7, #8]
 80197d0:	463a      	mov	r2, r7
 80197d2:	ca06      	ldmia	r2, {r1, r2}
 80197d4:	f7ff ffab 	bl	801972e <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 80197d8:	4b07      	ldr	r3, [pc, #28]	; (80197f8 <SysTimeSet+0x58>)
 80197da:	681b      	ldr	r3, [r3, #0]
 80197dc:	693a      	ldr	r2, [r7, #16]
 80197de:	4610      	mov	r0, r2
 80197e0:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 80197e2:	4b05      	ldr	r3, [pc, #20]	; (80197f8 <SysTimeSet+0x58>)
 80197e4:	689b      	ldr	r3, [r3, #8]
 80197e6:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80197ea:	4610      	mov	r0, r2
 80197ec:	4798      	blx	r3
}
 80197ee:	bf00      	nop
 80197f0:	3718      	adds	r7, #24
 80197f2:	46bd      	mov	sp, r7
 80197f4:	bd80      	pop	{r7, pc}
 80197f6:	bf00      	nop
 80197f8:	0801b4c8 	.word	0x0801b4c8

080197fc <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 80197fc:	b580      	push	{r7, lr}
 80197fe:	b08a      	sub	sp, #40	; 0x28
 8019800:	af02      	add	r7, sp, #8
 8019802:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8019804:	2300      	movs	r3, #0
 8019806:	61bb      	str	r3, [r7, #24]
 8019808:	2300      	movs	r3, #0
 801980a:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801980c:	2300      	movs	r3, #0
 801980e:	613b      	str	r3, [r7, #16]
 8019810:	2300      	movs	r3, #0
 8019812:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8019814:	4b14      	ldr	r3, [pc, #80]	; (8019868 <SysTimeGet+0x6c>)
 8019816:	691b      	ldr	r3, [r3, #16]
 8019818:	f107 0218 	add.w	r2, r7, #24
 801981c:	3204      	adds	r2, #4
 801981e:	4610      	mov	r0, r2
 8019820:	4798      	blx	r3
 8019822:	4603      	mov	r3, r0
 8019824:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8019826:	4b10      	ldr	r3, [pc, #64]	; (8019868 <SysTimeGet+0x6c>)
 8019828:	68db      	ldr	r3, [r3, #12]
 801982a:	4798      	blx	r3
 801982c:	4603      	mov	r3, r0
 801982e:	b21b      	sxth	r3, r3
 8019830:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8019832:	4b0d      	ldr	r3, [pc, #52]	; (8019868 <SysTimeGet+0x6c>)
 8019834:	685b      	ldr	r3, [r3, #4]
 8019836:	4798      	blx	r3
 8019838:	4603      	mov	r3, r0
 801983a:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801983c:	f107 0010 	add.w	r0, r7, #16
 8019840:	69fb      	ldr	r3, [r7, #28]
 8019842:	9300      	str	r3, [sp, #0]
 8019844:	69bb      	ldr	r3, [r7, #24]
 8019846:	f107 0208 	add.w	r2, r7, #8
 801984a:	ca06      	ldmia	r2, {r1, r2}
 801984c:	f7ff ff36 	bl	80196bc <SysTimeAdd>

  return sysTime;
 8019850:	687b      	ldr	r3, [r7, #4]
 8019852:	461a      	mov	r2, r3
 8019854:	f107 0310 	add.w	r3, r7, #16
 8019858:	e893 0003 	ldmia.w	r3, {r0, r1}
 801985c:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019860:	6878      	ldr	r0, [r7, #4]
 8019862:	3720      	adds	r7, #32
 8019864:	46bd      	mov	sp, r7
 8019866:	bd80      	pop	{r7, pc}
 8019868:	0801b4c8 	.word	0x0801b4c8

0801986c <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801986c:	b580      	push	{r7, lr}
 801986e:	b084      	sub	sp, #16
 8019870:	af00      	add	r7, sp, #0
 8019872:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8019874:	2300      	movs	r3, #0
 8019876:	60bb      	str	r3, [r7, #8]
 8019878:	2300      	movs	r3, #0
 801987a:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801987c:	4b0a      	ldr	r3, [pc, #40]	; (80198a8 <SysTimeGetMcuTime+0x3c>)
 801987e:	691b      	ldr	r3, [r3, #16]
 8019880:	f107 0208 	add.w	r2, r7, #8
 8019884:	3204      	adds	r2, #4
 8019886:	4610      	mov	r0, r2
 8019888:	4798      	blx	r3
 801988a:	4603      	mov	r3, r0
 801988c:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 801988e:	687b      	ldr	r3, [r7, #4]
 8019890:	461a      	mov	r2, r3
 8019892:	f107 0308 	add.w	r3, r7, #8
 8019896:	e893 0003 	ldmia.w	r3, {r0, r1}
 801989a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801989e:	6878      	ldr	r0, [r7, #4]
 80198a0:	3710      	adds	r7, #16
 80198a2:	46bd      	mov	sp, r7
 80198a4:	bd80      	pop	{r7, pc}
 80198a6:	bf00      	nop
 80198a8:	0801b4c8 	.word	0x0801b4c8

080198ac <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 80198ac:	b480      	push	{r7}
 80198ae:	b085      	sub	sp, #20
 80198b0:	af00      	add	r7, sp, #0
 80198b2:	6078      	str	r0, [r7, #4]
  int i = 0;
 80198b4:	2300      	movs	r3, #0
 80198b6:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 80198b8:	e00e      	b.n	80198d8 <ee_skip_atoi+0x2c>
 80198ba:	68fa      	ldr	r2, [r7, #12]
 80198bc:	4613      	mov	r3, r2
 80198be:	009b      	lsls	r3, r3, #2
 80198c0:	4413      	add	r3, r2
 80198c2:	005b      	lsls	r3, r3, #1
 80198c4:	4618      	mov	r0, r3
 80198c6:	687b      	ldr	r3, [r7, #4]
 80198c8:	681b      	ldr	r3, [r3, #0]
 80198ca:	1c59      	adds	r1, r3, #1
 80198cc:	687a      	ldr	r2, [r7, #4]
 80198ce:	6011      	str	r1, [r2, #0]
 80198d0:	781b      	ldrb	r3, [r3, #0]
 80198d2:	4403      	add	r3, r0
 80198d4:	3b30      	subs	r3, #48	; 0x30
 80198d6:	60fb      	str	r3, [r7, #12]
 80198d8:	687b      	ldr	r3, [r7, #4]
 80198da:	681b      	ldr	r3, [r3, #0]
 80198dc:	781b      	ldrb	r3, [r3, #0]
 80198de:	2b2f      	cmp	r3, #47	; 0x2f
 80198e0:	d904      	bls.n	80198ec <ee_skip_atoi+0x40>
 80198e2:	687b      	ldr	r3, [r7, #4]
 80198e4:	681b      	ldr	r3, [r3, #0]
 80198e6:	781b      	ldrb	r3, [r3, #0]
 80198e8:	2b39      	cmp	r3, #57	; 0x39
 80198ea:	d9e6      	bls.n	80198ba <ee_skip_atoi+0xe>
  return i;
 80198ec:	68fb      	ldr	r3, [r7, #12]
}
 80198ee:	4618      	mov	r0, r3
 80198f0:	3714      	adds	r7, #20
 80198f2:	46bd      	mov	sp, r7
 80198f4:	bc80      	pop	{r7}
 80198f6:	4770      	bx	lr

080198f8 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 80198f8:	b480      	push	{r7}
 80198fa:	b099      	sub	sp, #100	; 0x64
 80198fc:	af00      	add	r7, sp, #0
 80198fe:	60f8      	str	r0, [r7, #12]
 8019900:	60b9      	str	r1, [r7, #8]
 8019902:	607a      	str	r2, [r7, #4]
 8019904:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 8019906:	4b72      	ldr	r3, [pc, #456]	; (8019ad0 <ee_number+0x1d8>)
 8019908:	681b      	ldr	r3, [r3, #0]
 801990a:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801990c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801990e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019912:	2b00      	cmp	r3, #0
 8019914:	d002      	beq.n	801991c <ee_number+0x24>
 8019916:	4b6f      	ldr	r3, [pc, #444]	; (8019ad4 <ee_number+0x1dc>)
 8019918:	681b      	ldr	r3, [r3, #0]
 801991a:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801991c:	683b      	ldr	r3, [r7, #0]
 801991e:	2b01      	cmp	r3, #1
 8019920:	dd02      	ble.n	8019928 <ee_number+0x30>
 8019922:	683b      	ldr	r3, [r7, #0]
 8019924:	2b24      	cmp	r3, #36	; 0x24
 8019926:	dd01      	ble.n	801992c <ee_number+0x34>
 8019928:	2300      	movs	r3, #0
 801992a:	e0cc      	b.n	8019ac6 <ee_number+0x1ce>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 801992c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801992e:	f003 0301 	and.w	r3, r3, #1
 8019932:	2b00      	cmp	r3, #0
 8019934:	d001      	beq.n	801993a <ee_number+0x42>
 8019936:	2330      	movs	r3, #48	; 0x30
 8019938:	e000      	b.n	801993c <ee_number+0x44>
 801993a:	2320      	movs	r3, #32
 801993c:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 8019940:	2300      	movs	r3, #0
 8019942:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 8019946:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8019948:	f003 0302 	and.w	r3, r3, #2
 801994c:	2b00      	cmp	r3, #0
 801994e:	d00b      	beq.n	8019968 <ee_number+0x70>
  {
    if (num < 0)
 8019950:	687b      	ldr	r3, [r7, #4]
 8019952:	2b00      	cmp	r3, #0
 8019954:	da08      	bge.n	8019968 <ee_number+0x70>
    {
      sign = '-';
 8019956:	232d      	movs	r3, #45	; 0x2d
 8019958:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 801995c:	687b      	ldr	r3, [r7, #4]
 801995e:	425b      	negs	r3, r3
 8019960:	607b      	str	r3, [r7, #4]
      size--;
 8019962:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8019964:	3b01      	subs	r3, #1
 8019966:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 8019968:	2300      	movs	r3, #0
 801996a:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 801996c:	687b      	ldr	r3, [r7, #4]
 801996e:	2b00      	cmp	r3, #0
 8019970:	d120      	bne.n	80199b4 <ee_number+0xbc>
    tmp[i++] = '0';
 8019972:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019974:	1c5a      	adds	r2, r3, #1
 8019976:	657a      	str	r2, [r7, #84]	; 0x54
 8019978:	f107 0260 	add.w	r2, r7, #96	; 0x60
 801997c:	4413      	add	r3, r2
 801997e:	2230      	movs	r2, #48	; 0x30
 8019980:	f803 2c50 	strb.w	r2, [r3, #-80]
 8019984:	e019      	b.n	80199ba <ee_number+0xc2>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8019986:	687b      	ldr	r3, [r7, #4]
 8019988:	683a      	ldr	r2, [r7, #0]
 801998a:	fbb3 f1f2 	udiv	r1, r3, r2
 801998e:	fb02 f201 	mul.w	r2, r2, r1
 8019992:	1a9b      	subs	r3, r3, r2
 8019994:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8019996:	441a      	add	r2, r3
 8019998:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801999a:	1c59      	adds	r1, r3, #1
 801999c:	6579      	str	r1, [r7, #84]	; 0x54
 801999e:	7812      	ldrb	r2, [r2, #0]
 80199a0:	f107 0160 	add.w	r1, r7, #96	; 0x60
 80199a4:	440b      	add	r3, r1
 80199a6:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 80199aa:	687a      	ldr	r2, [r7, #4]
 80199ac:	683b      	ldr	r3, [r7, #0]
 80199ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80199b2:	607b      	str	r3, [r7, #4]
    while (num != 0)
 80199b4:	687b      	ldr	r3, [r7, #4]
 80199b6:	2b00      	cmp	r3, #0
 80199b8:	d1e5      	bne.n	8019986 <ee_number+0x8e>
    }
  }

  if (i > precision) precision = i;
 80199ba:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80199bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80199be:	429a      	cmp	r2, r3
 80199c0:	dd01      	ble.n	80199c6 <ee_number+0xce>
 80199c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80199c4:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 80199c6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80199c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80199ca:	1ad3      	subs	r3, r2, r3
 80199cc:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 80199ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80199d0:	f003 0301 	and.w	r3, r3, #1
 80199d4:	2b00      	cmp	r3, #0
 80199d6:	d112      	bne.n	80199fe <ee_number+0x106>
 80199d8:	e00c      	b.n	80199f4 <ee_number+0xfc>
 80199da:	68fb      	ldr	r3, [r7, #12]
 80199dc:	1c5a      	adds	r2, r3, #1
 80199de:	60fa      	str	r2, [r7, #12]
 80199e0:	2220      	movs	r2, #32
 80199e2:	701a      	strb	r2, [r3, #0]
 80199e4:	68bb      	ldr	r3, [r7, #8]
 80199e6:	3b01      	subs	r3, #1
 80199e8:	60bb      	str	r3, [r7, #8]
 80199ea:	68bb      	ldr	r3, [r7, #8]
 80199ec:	2b00      	cmp	r3, #0
 80199ee:	d101      	bne.n	80199f4 <ee_number+0xfc>
 80199f0:	68fb      	ldr	r3, [r7, #12]
 80199f2:	e068      	b.n	8019ac6 <ee_number+0x1ce>
 80199f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80199f6:	1e5a      	subs	r2, r3, #1
 80199f8:	66ba      	str	r2, [r7, #104]	; 0x68
 80199fa:	2b00      	cmp	r3, #0
 80199fc:	dced      	bgt.n	80199da <ee_number+0xe2>
  if (sign) ASSIGN_STR(sign);
 80199fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8019a02:	2b00      	cmp	r3, #0
 8019a04:	d01b      	beq.n	8019a3e <ee_number+0x146>
 8019a06:	68fb      	ldr	r3, [r7, #12]
 8019a08:	1c5a      	adds	r2, r3, #1
 8019a0a:	60fa      	str	r2, [r7, #12]
 8019a0c:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8019a10:	701a      	strb	r2, [r3, #0]
 8019a12:	68bb      	ldr	r3, [r7, #8]
 8019a14:	3b01      	subs	r3, #1
 8019a16:	60bb      	str	r3, [r7, #8]
 8019a18:	68bb      	ldr	r3, [r7, #8]
 8019a1a:	2b00      	cmp	r3, #0
 8019a1c:	d10f      	bne.n	8019a3e <ee_number+0x146>
 8019a1e:	68fb      	ldr	r3, [r7, #12]
 8019a20:	e051      	b.n	8019ac6 <ee_number+0x1ce>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 8019a22:	68fb      	ldr	r3, [r7, #12]
 8019a24:	1c5a      	adds	r2, r3, #1
 8019a26:	60fa      	str	r2, [r7, #12]
 8019a28:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 8019a2c:	701a      	strb	r2, [r3, #0]
 8019a2e:	68bb      	ldr	r3, [r7, #8]
 8019a30:	3b01      	subs	r3, #1
 8019a32:	60bb      	str	r3, [r7, #8]
 8019a34:	68bb      	ldr	r3, [r7, #8]
 8019a36:	2b00      	cmp	r3, #0
 8019a38:	d101      	bne.n	8019a3e <ee_number+0x146>
 8019a3a:	68fb      	ldr	r3, [r7, #12]
 8019a3c:	e043      	b.n	8019ac6 <ee_number+0x1ce>
 8019a3e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8019a40:	1e5a      	subs	r2, r3, #1
 8019a42:	66ba      	str	r2, [r7, #104]	; 0x68
 8019a44:	2b00      	cmp	r3, #0
 8019a46:	dcec      	bgt.n	8019a22 <ee_number+0x12a>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 8019a48:	e00c      	b.n	8019a64 <ee_number+0x16c>
 8019a4a:	68fb      	ldr	r3, [r7, #12]
 8019a4c:	1c5a      	adds	r2, r3, #1
 8019a4e:	60fa      	str	r2, [r7, #12]
 8019a50:	2230      	movs	r2, #48	; 0x30
 8019a52:	701a      	strb	r2, [r3, #0]
 8019a54:	68bb      	ldr	r3, [r7, #8]
 8019a56:	3b01      	subs	r3, #1
 8019a58:	60bb      	str	r3, [r7, #8]
 8019a5a:	68bb      	ldr	r3, [r7, #8]
 8019a5c:	2b00      	cmp	r3, #0
 8019a5e:	d101      	bne.n	8019a64 <ee_number+0x16c>
 8019a60:	68fb      	ldr	r3, [r7, #12]
 8019a62:	e030      	b.n	8019ac6 <ee_number+0x1ce>
 8019a64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8019a66:	1e5a      	subs	r2, r3, #1
 8019a68:	66fa      	str	r2, [r7, #108]	; 0x6c
 8019a6a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8019a6c:	429a      	cmp	r2, r3
 8019a6e:	dbec      	blt.n	8019a4a <ee_number+0x152>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 8019a70:	e010      	b.n	8019a94 <ee_number+0x19c>
 8019a72:	68fb      	ldr	r3, [r7, #12]
 8019a74:	1c5a      	adds	r2, r3, #1
 8019a76:	60fa      	str	r2, [r7, #12]
 8019a78:	f107 0110 	add.w	r1, r7, #16
 8019a7c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8019a7e:	440a      	add	r2, r1
 8019a80:	7812      	ldrb	r2, [r2, #0]
 8019a82:	701a      	strb	r2, [r3, #0]
 8019a84:	68bb      	ldr	r3, [r7, #8]
 8019a86:	3b01      	subs	r3, #1
 8019a88:	60bb      	str	r3, [r7, #8]
 8019a8a:	68bb      	ldr	r3, [r7, #8]
 8019a8c:	2b00      	cmp	r3, #0
 8019a8e:	d101      	bne.n	8019a94 <ee_number+0x19c>
 8019a90:	68fb      	ldr	r3, [r7, #12]
 8019a92:	e018      	b.n	8019ac6 <ee_number+0x1ce>
 8019a94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019a96:	1e5a      	subs	r2, r3, #1
 8019a98:	657a      	str	r2, [r7, #84]	; 0x54
 8019a9a:	2b00      	cmp	r3, #0
 8019a9c:	dce9      	bgt.n	8019a72 <ee_number+0x17a>
  while (size-- > 0) ASSIGN_STR(' ');
 8019a9e:	e00c      	b.n	8019aba <ee_number+0x1c2>
 8019aa0:	68fb      	ldr	r3, [r7, #12]
 8019aa2:	1c5a      	adds	r2, r3, #1
 8019aa4:	60fa      	str	r2, [r7, #12]
 8019aa6:	2220      	movs	r2, #32
 8019aa8:	701a      	strb	r2, [r3, #0]
 8019aaa:	68bb      	ldr	r3, [r7, #8]
 8019aac:	3b01      	subs	r3, #1
 8019aae:	60bb      	str	r3, [r7, #8]
 8019ab0:	68bb      	ldr	r3, [r7, #8]
 8019ab2:	2b00      	cmp	r3, #0
 8019ab4:	d101      	bne.n	8019aba <ee_number+0x1c2>
 8019ab6:	68fb      	ldr	r3, [r7, #12]
 8019ab8:	e005      	b.n	8019ac6 <ee_number+0x1ce>
 8019aba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8019abc:	1e5a      	subs	r2, r3, #1
 8019abe:	66ba      	str	r2, [r7, #104]	; 0x68
 8019ac0:	2b00      	cmp	r3, #0
 8019ac2:	dced      	bgt.n	8019aa0 <ee_number+0x1a8>

  return str;
 8019ac4:	68fb      	ldr	r3, [r7, #12]
}
 8019ac6:	4618      	mov	r0, r3
 8019ac8:	3764      	adds	r7, #100	; 0x64
 8019aca:	46bd      	mov	sp, r7
 8019acc:	bc80      	pop	{r7}
 8019ace:	4770      	bx	lr
 8019ad0:	200001b8 	.word	0x200001b8
 8019ad4:	200001bc 	.word	0x200001bc

08019ad8 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 8019ad8:	b580      	push	{r7, lr}
 8019ada:	b092      	sub	sp, #72	; 0x48
 8019adc:	af04      	add	r7, sp, #16
 8019ade:	60f8      	str	r0, [r7, #12]
 8019ae0:	60b9      	str	r1, [r7, #8]
 8019ae2:	607a      	str	r2, [r7, #4]
 8019ae4:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 8019ae6:	68bb      	ldr	r3, [r7, #8]
 8019ae8:	2b00      	cmp	r3, #0
 8019aea:	dc01      	bgt.n	8019af0 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 8019aec:	2300      	movs	r3, #0
 8019aee:	e142      	b.n	8019d76 <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8019af0:	68fb      	ldr	r3, [r7, #12]
 8019af2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019af4:	e12a      	b.n	8019d4c <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 8019af6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019af8:	68fb      	ldr	r3, [r7, #12]
 8019afa:	1ad2      	subs	r2, r2, r3
 8019afc:	68bb      	ldr	r3, [r7, #8]
 8019afe:	3b01      	subs	r3, #1
 8019b00:	429a      	cmp	r2, r3
 8019b02:	f280 8131 	bge.w	8019d68 <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 8019b06:	687b      	ldr	r3, [r7, #4]
 8019b08:	781b      	ldrb	r3, [r3, #0]
 8019b0a:	2b25      	cmp	r3, #37	; 0x25
 8019b0c:	d006      	beq.n	8019b1c <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 8019b0e:	687a      	ldr	r2, [r7, #4]
 8019b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019b12:	1c59      	adds	r1, r3, #1
 8019b14:	62f9      	str	r1, [r7, #44]	; 0x2c
 8019b16:	7812      	ldrb	r2, [r2, #0]
 8019b18:	701a      	strb	r2, [r3, #0]
      continue;
 8019b1a:	e114      	b.n	8019d46 <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 8019b1c:	2300      	movs	r3, #0
 8019b1e:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 8019b20:	687b      	ldr	r3, [r7, #4]
 8019b22:	3301      	adds	r3, #1
 8019b24:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 8019b26:	687b      	ldr	r3, [r7, #4]
 8019b28:	781b      	ldrb	r3, [r3, #0]
 8019b2a:	2b30      	cmp	r3, #48	; 0x30
 8019b2c:	d103      	bne.n	8019b36 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 8019b2e:	6a3b      	ldr	r3, [r7, #32]
 8019b30:	f043 0301 	orr.w	r3, r3, #1
 8019b34:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 8019b36:	f04f 33ff 	mov.w	r3, #4294967295
 8019b3a:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 8019b3c:	687b      	ldr	r3, [r7, #4]
 8019b3e:	781b      	ldrb	r3, [r3, #0]
 8019b40:	2b2f      	cmp	r3, #47	; 0x2f
 8019b42:	d908      	bls.n	8019b56 <tiny_vsnprintf_like+0x7e>
 8019b44:	687b      	ldr	r3, [r7, #4]
 8019b46:	781b      	ldrb	r3, [r3, #0]
 8019b48:	2b39      	cmp	r3, #57	; 0x39
 8019b4a:	d804      	bhi.n	8019b56 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 8019b4c:	1d3b      	adds	r3, r7, #4
 8019b4e:	4618      	mov	r0, r3
 8019b50:	f7ff feac 	bl	80198ac <ee_skip_atoi>
 8019b54:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 8019b56:	f04f 33ff 	mov.w	r3, #4294967295
 8019b5a:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 8019b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8019b60:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 8019b62:	230a      	movs	r3, #10
 8019b64:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 8019b66:	687b      	ldr	r3, [r7, #4]
 8019b68:	781b      	ldrb	r3, [r3, #0]
 8019b6a:	3b58      	subs	r3, #88	; 0x58
 8019b6c:	2b20      	cmp	r3, #32
 8019b6e:	f200 8094 	bhi.w	8019c9a <tiny_vsnprintf_like+0x1c2>
 8019b72:	a201      	add	r2, pc, #4	; (adr r2, 8019b78 <tiny_vsnprintf_like+0xa0>)
 8019b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019b78:	08019c83 	.word	0x08019c83
 8019b7c:	08019c9b 	.word	0x08019c9b
 8019b80:	08019c9b 	.word	0x08019c9b
 8019b84:	08019c9b 	.word	0x08019c9b
 8019b88:	08019c9b 	.word	0x08019c9b
 8019b8c:	08019c9b 	.word	0x08019c9b
 8019b90:	08019c9b 	.word	0x08019c9b
 8019b94:	08019c9b 	.word	0x08019c9b
 8019b98:	08019c9b 	.word	0x08019c9b
 8019b9c:	08019c9b 	.word	0x08019c9b
 8019ba0:	08019c9b 	.word	0x08019c9b
 8019ba4:	08019c07 	.word	0x08019c07
 8019ba8:	08019c91 	.word	0x08019c91
 8019bac:	08019c9b 	.word	0x08019c9b
 8019bb0:	08019c9b 	.word	0x08019c9b
 8019bb4:	08019c9b 	.word	0x08019c9b
 8019bb8:	08019c9b 	.word	0x08019c9b
 8019bbc:	08019c91 	.word	0x08019c91
 8019bc0:	08019c9b 	.word	0x08019c9b
 8019bc4:	08019c9b 	.word	0x08019c9b
 8019bc8:	08019c9b 	.word	0x08019c9b
 8019bcc:	08019c9b 	.word	0x08019c9b
 8019bd0:	08019c9b 	.word	0x08019c9b
 8019bd4:	08019c9b 	.word	0x08019c9b
 8019bd8:	08019c9b 	.word	0x08019c9b
 8019bdc:	08019c9b 	.word	0x08019c9b
 8019be0:	08019c9b 	.word	0x08019c9b
 8019be4:	08019c27 	.word	0x08019c27
 8019be8:	08019c9b 	.word	0x08019c9b
 8019bec:	08019ce7 	.word	0x08019ce7
 8019bf0:	08019c9b 	.word	0x08019c9b
 8019bf4:	08019c9b 	.word	0x08019c9b
 8019bf8:	08019c8b 	.word	0x08019c8b
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 8019bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019bfe:	1c5a      	adds	r2, r3, #1
 8019c00:	62fa      	str	r2, [r7, #44]	; 0x2c
 8019c02:	2220      	movs	r2, #32
 8019c04:	701a      	strb	r2, [r3, #0]
 8019c06:	69fb      	ldr	r3, [r7, #28]
 8019c08:	3b01      	subs	r3, #1
 8019c0a:	61fb      	str	r3, [r7, #28]
 8019c0c:	69fb      	ldr	r3, [r7, #28]
 8019c0e:	2b00      	cmp	r3, #0
 8019c10:	dcf4      	bgt.n	8019bfc <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 8019c12:	683b      	ldr	r3, [r7, #0]
 8019c14:	1d1a      	adds	r2, r3, #4
 8019c16:	603a      	str	r2, [r7, #0]
 8019c18:	6819      	ldr	r1, [r3, #0]
 8019c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019c1c:	1c5a      	adds	r2, r3, #1
 8019c1e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8019c20:	b2ca      	uxtb	r2, r1
 8019c22:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 8019c24:	e08f      	b.n	8019d46 <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 8019c26:	683b      	ldr	r3, [r7, #0]
 8019c28:	1d1a      	adds	r2, r3, #4
 8019c2a:	603a      	str	r2, [r7, #0]
 8019c2c:	681b      	ldr	r3, [r3, #0]
 8019c2e:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 8019c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019c32:	2b00      	cmp	r3, #0
 8019c34:	d101      	bne.n	8019c3a <tiny_vsnprintf_like+0x162>
 8019c36:	4b52      	ldr	r3, [pc, #328]	; (8019d80 <tiny_vsnprintf_like+0x2a8>)
 8019c38:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 8019c3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019c3c:	f7e6 fa9c 	bl	8000178 <strlen>
 8019c40:	4603      	mov	r3, r0
 8019c42:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 8019c44:	e004      	b.n	8019c50 <tiny_vsnprintf_like+0x178>
 8019c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019c48:	1c5a      	adds	r2, r3, #1
 8019c4a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8019c4c:	2220      	movs	r2, #32
 8019c4e:	701a      	strb	r2, [r3, #0]
 8019c50:	69fb      	ldr	r3, [r7, #28]
 8019c52:	1e5a      	subs	r2, r3, #1
 8019c54:	61fa      	str	r2, [r7, #28]
 8019c56:	693a      	ldr	r2, [r7, #16]
 8019c58:	429a      	cmp	r2, r3
 8019c5a:	dbf4      	blt.n	8019c46 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 8019c5c:	2300      	movs	r3, #0
 8019c5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8019c60:	e00a      	b.n	8019c78 <tiny_vsnprintf_like+0x1a0>
 8019c62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019c64:	1c53      	adds	r3, r2, #1
 8019c66:	627b      	str	r3, [r7, #36]	; 0x24
 8019c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019c6a:	1c59      	adds	r1, r3, #1
 8019c6c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8019c6e:	7812      	ldrb	r2, [r2, #0]
 8019c70:	701a      	strb	r2, [r3, #0]
 8019c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019c74:	3301      	adds	r3, #1
 8019c76:	62bb      	str	r3, [r7, #40]	; 0x28
 8019c78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8019c7a:	693b      	ldr	r3, [r7, #16]
 8019c7c:	429a      	cmp	r2, r3
 8019c7e:	dbf0      	blt.n	8019c62 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 8019c80:	e061      	b.n	8019d46 <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 8019c82:	6a3b      	ldr	r3, [r7, #32]
 8019c84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019c88:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 8019c8a:	2310      	movs	r3, #16
 8019c8c:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8019c8e:	e02d      	b.n	8019cec <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 8019c90:	6a3b      	ldr	r3, [r7, #32]
 8019c92:	f043 0302 	orr.w	r3, r3, #2
 8019c96:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 8019c98:	e025      	b.n	8019ce6 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 8019c9a:	687b      	ldr	r3, [r7, #4]
 8019c9c:	781b      	ldrb	r3, [r3, #0]
 8019c9e:	2b25      	cmp	r3, #37	; 0x25
 8019ca0:	d004      	beq.n	8019cac <tiny_vsnprintf_like+0x1d4>
 8019ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019ca4:	1c5a      	adds	r2, r3, #1
 8019ca6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8019ca8:	2225      	movs	r2, #37	; 0x25
 8019caa:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 8019cac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019cae:	68fb      	ldr	r3, [r7, #12]
 8019cb0:	1ad2      	subs	r2, r2, r3
 8019cb2:	68bb      	ldr	r3, [r7, #8]
 8019cb4:	3b01      	subs	r3, #1
 8019cb6:	429a      	cmp	r2, r3
 8019cb8:	da17      	bge.n	8019cea <tiny_vsnprintf_like+0x212>
        if (*fmt)
 8019cba:	687b      	ldr	r3, [r7, #4]
 8019cbc:	781b      	ldrb	r3, [r3, #0]
 8019cbe:	2b00      	cmp	r3, #0
 8019cc0:	d006      	beq.n	8019cd0 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 8019cc2:	687a      	ldr	r2, [r7, #4]
 8019cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019cc6:	1c59      	adds	r1, r3, #1
 8019cc8:	62f9      	str	r1, [r7, #44]	; 0x2c
 8019cca:	7812      	ldrb	r2, [r2, #0]
 8019ccc:	701a      	strb	r2, [r3, #0]
 8019cce:	e002      	b.n	8019cd6 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 8019cd0:	687b      	ldr	r3, [r7, #4]
 8019cd2:	3b01      	subs	r3, #1
 8019cd4:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 8019cd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019cd8:	68fb      	ldr	r3, [r7, #12]
 8019cda:	1ad2      	subs	r2, r2, r3
 8019cdc:	68bb      	ldr	r3, [r7, #8]
 8019cde:	3b01      	subs	r3, #1
 8019ce0:	429a      	cmp	r2, r3
 8019ce2:	db2f      	blt.n	8019d44 <tiny_vsnprintf_like+0x26c>
 8019ce4:	e002      	b.n	8019cec <tiny_vsnprintf_like+0x214>
        break;
 8019ce6:	bf00      	nop
 8019ce8:	e000      	b.n	8019cec <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 8019cea:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 8019cec:	697b      	ldr	r3, [r7, #20]
 8019cee:	2b6c      	cmp	r3, #108	; 0x6c
 8019cf0:	d105      	bne.n	8019cfe <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 8019cf2:	683b      	ldr	r3, [r7, #0]
 8019cf4:	1d1a      	adds	r2, r3, #4
 8019cf6:	603a      	str	r2, [r7, #0]
 8019cf8:	681b      	ldr	r3, [r3, #0]
 8019cfa:	637b      	str	r3, [r7, #52]	; 0x34
 8019cfc:	e00f      	b.n	8019d1e <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 8019cfe:	6a3b      	ldr	r3, [r7, #32]
 8019d00:	f003 0302 	and.w	r3, r3, #2
 8019d04:	2b00      	cmp	r3, #0
 8019d06:	d005      	beq.n	8019d14 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 8019d08:	683b      	ldr	r3, [r7, #0]
 8019d0a:	1d1a      	adds	r2, r3, #4
 8019d0c:	603a      	str	r2, [r7, #0]
 8019d0e:	681b      	ldr	r3, [r3, #0]
 8019d10:	637b      	str	r3, [r7, #52]	; 0x34
 8019d12:	e004      	b.n	8019d1e <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 8019d14:	683b      	ldr	r3, [r7, #0]
 8019d16:	1d1a      	adds	r2, r3, #4
 8019d18:	603a      	str	r2, [r7, #0]
 8019d1a:	681b      	ldr	r3, [r3, #0]
 8019d1c:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8019d1e:	68bb      	ldr	r3, [r7, #8]
 8019d20:	1e5a      	subs	r2, r3, #1
 8019d22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8019d24:	68fb      	ldr	r3, [r7, #12]
 8019d26:	1acb      	subs	r3, r1, r3
 8019d28:	1ad1      	subs	r1, r2, r3
 8019d2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8019d2c:	6a3b      	ldr	r3, [r7, #32]
 8019d2e:	9302      	str	r3, [sp, #8]
 8019d30:	69bb      	ldr	r3, [r7, #24]
 8019d32:	9301      	str	r3, [sp, #4]
 8019d34:	69fb      	ldr	r3, [r7, #28]
 8019d36:	9300      	str	r3, [sp, #0]
 8019d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019d3a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8019d3c:	f7ff fddc 	bl	80198f8 <ee_number>
 8019d40:	62f8      	str	r0, [r7, #44]	; 0x2c
 8019d42:	e000      	b.n	8019d46 <tiny_vsnprintf_like+0x26e>
        continue;
 8019d44:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8019d46:	687b      	ldr	r3, [r7, #4]
 8019d48:	3301      	adds	r3, #1
 8019d4a:	607b      	str	r3, [r7, #4]
 8019d4c:	687b      	ldr	r3, [r7, #4]
 8019d4e:	781b      	ldrb	r3, [r3, #0]
 8019d50:	2b00      	cmp	r3, #0
 8019d52:	f47f aed0 	bne.w	8019af6 <tiny_vsnprintf_like+0x1e>
 8019d56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019d58:	68fb      	ldr	r3, [r7, #12]
 8019d5a:	1ad2      	subs	r2, r2, r3
 8019d5c:	68bb      	ldr	r3, [r7, #8]
 8019d5e:	3b01      	subs	r3, #1
 8019d60:	429a      	cmp	r2, r3
 8019d62:	f6bf aec8 	bge.w	8019af6 <tiny_vsnprintf_like+0x1e>
 8019d66:	e000      	b.n	8019d6a <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 8019d68:	bf00      	nop
  }

  *str = '\0';
 8019d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019d6c:	2200      	movs	r2, #0
 8019d6e:	701a      	strb	r2, [r3, #0]
  return str - buf;
 8019d70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019d72:	68fb      	ldr	r3, [r7, #12]
 8019d74:	1ad3      	subs	r3, r2, r3
}
 8019d76:	4618      	mov	r0, r3
 8019d78:	3738      	adds	r7, #56	; 0x38
 8019d7a:	46bd      	mov	sp, r7
 8019d7c:	bd80      	pop	{r7, pc}
 8019d7e:	bf00      	nop
 8019d80:	0801b3bc 	.word	0x0801b3bc

08019d84 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8019d84:	b580      	push	{r7, lr}
 8019d86:	b08c      	sub	sp, #48	; 0x30
 8019d88:	af00      	add	r7, sp, #0
 8019d8a:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 8019d8c:	4b67      	ldr	r3, [pc, #412]	; (8019f2c <UTIL_SEQ_Run+0x1a8>)
 8019d8e:	681b      	ldr	r3, [r3, #0]
 8019d90:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 8019d92:	4b66      	ldr	r3, [pc, #408]	; (8019f2c <UTIL_SEQ_Run+0x1a8>)
 8019d94:	681a      	ldr	r2, [r3, #0]
 8019d96:	687b      	ldr	r3, [r7, #4]
 8019d98:	4013      	ands	r3, r2
 8019d9a:	4a64      	ldr	r2, [pc, #400]	; (8019f2c <UTIL_SEQ_Run+0x1a8>)
 8019d9c:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8019d9e:	e083      	b.n	8019ea8 <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 8019da0:	2300      	movs	r3, #0
 8019da2:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8019da4:	e002      	b.n	8019dac <UTIL_SEQ_Run+0x28>
    {
      counter++;
 8019da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019da8:	3301      	adds	r3, #1
 8019daa:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8019dac:	4a60      	ldr	r2, [pc, #384]	; (8019f30 <UTIL_SEQ_Run+0x1ac>)
 8019dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019db0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8019db4:	4b5f      	ldr	r3, [pc, #380]	; (8019f34 <UTIL_SEQ_Run+0x1b0>)
 8019db6:	681b      	ldr	r3, [r3, #0]
 8019db8:	401a      	ands	r2, r3
 8019dba:	4b5c      	ldr	r3, [pc, #368]	; (8019f2c <UTIL_SEQ_Run+0x1a8>)
 8019dbc:	681b      	ldr	r3, [r3, #0]
 8019dbe:	4013      	ands	r3, r2
 8019dc0:	2b00      	cmp	r3, #0
 8019dc2:	d0f0      	beq.n	8019da6 <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 8019dc4:	4a5a      	ldr	r2, [pc, #360]	; (8019f30 <UTIL_SEQ_Run+0x1ac>)
 8019dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019dc8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8019dcc:	4b59      	ldr	r3, [pc, #356]	; (8019f34 <UTIL_SEQ_Run+0x1b0>)
 8019dce:	681b      	ldr	r3, [r3, #0]
 8019dd0:	401a      	ands	r2, r3
 8019dd2:	4b56      	ldr	r3, [pc, #344]	; (8019f2c <UTIL_SEQ_Run+0x1a8>)
 8019dd4:	681b      	ldr	r3, [r3, #0]
 8019dd6:	4013      	ands	r3, r2
 8019dd8:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8019dda:	4a55      	ldr	r2, [pc, #340]	; (8019f30 <UTIL_SEQ_Run+0x1ac>)
 8019ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019dde:	00db      	lsls	r3, r3, #3
 8019de0:	4413      	add	r3, r2
 8019de2:	685a      	ldr	r2, [r3, #4]
 8019de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019de6:	4013      	ands	r3, r2
 8019de8:	2b00      	cmp	r3, #0
 8019dea:	d106      	bne.n	8019dfa <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8019dec:	4a50      	ldr	r2, [pc, #320]	; (8019f30 <UTIL_SEQ_Run+0x1ac>)
 8019dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019df0:	00db      	lsls	r3, r3, #3
 8019df2:	4413      	add	r3, r2
 8019df4:	f04f 32ff 	mov.w	r2, #4294967295
 8019df8:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8019dfa:	4a4d      	ldr	r2, [pc, #308]	; (8019f30 <UTIL_SEQ_Run+0x1ac>)
 8019dfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019dfe:	00db      	lsls	r3, r3, #3
 8019e00:	4413      	add	r3, r2
 8019e02:	685a      	ldr	r2, [r3, #4]
 8019e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019e06:	4013      	ands	r3, r2
 8019e08:	4618      	mov	r0, r3
 8019e0a:	f000 f8f9 	bl	801a000 <SEQ_BitPosition>
 8019e0e:	4603      	mov	r3, r0
 8019e10:	461a      	mov	r2, r3
 8019e12:	4b49      	ldr	r3, [pc, #292]	; (8019f38 <UTIL_SEQ_Run+0x1b4>)
 8019e14:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8019e16:	4a46      	ldr	r2, [pc, #280]	; (8019f30 <UTIL_SEQ_Run+0x1ac>)
 8019e18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019e1a:	00db      	lsls	r3, r3, #3
 8019e1c:	4413      	add	r3, r2
 8019e1e:	685a      	ldr	r2, [r3, #4]
 8019e20:	4b45      	ldr	r3, [pc, #276]	; (8019f38 <UTIL_SEQ_Run+0x1b4>)
 8019e22:	681b      	ldr	r3, [r3, #0]
 8019e24:	2101      	movs	r1, #1
 8019e26:	fa01 f303 	lsl.w	r3, r1, r3
 8019e2a:	43db      	mvns	r3, r3
 8019e2c:	401a      	ands	r2, r3
 8019e2e:	4940      	ldr	r1, [pc, #256]	; (8019f30 <UTIL_SEQ_Run+0x1ac>)
 8019e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019e32:	00db      	lsls	r3, r3, #3
 8019e34:	440b      	add	r3, r1
 8019e36:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019e38:	f3ef 8310 	mrs	r3, PRIMASK
 8019e3c:	61bb      	str	r3, [r7, #24]
  return(result);
 8019e3e:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8019e40:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8019e42:	b672      	cpsid	i
}
 8019e44:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 8019e46:	4b3c      	ldr	r3, [pc, #240]	; (8019f38 <UTIL_SEQ_Run+0x1b4>)
 8019e48:	681b      	ldr	r3, [r3, #0]
 8019e4a:	2201      	movs	r2, #1
 8019e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8019e50:	43da      	mvns	r2, r3
 8019e52:	4b3a      	ldr	r3, [pc, #232]	; (8019f3c <UTIL_SEQ_Run+0x1b8>)
 8019e54:	681b      	ldr	r3, [r3, #0]
 8019e56:	4013      	ands	r3, r2
 8019e58:	4a38      	ldr	r2, [pc, #224]	; (8019f3c <UTIL_SEQ_Run+0x1b8>)
 8019e5a:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8019e5c:	2302      	movs	r3, #2
 8019e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019e60:	e013      	b.n	8019e8a <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8019e62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019e64:	3b01      	subs	r3, #1
 8019e66:	4a32      	ldr	r2, [pc, #200]	; (8019f30 <UTIL_SEQ_Run+0x1ac>)
 8019e68:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8019e6c:	4b32      	ldr	r3, [pc, #200]	; (8019f38 <UTIL_SEQ_Run+0x1b4>)
 8019e6e:	681b      	ldr	r3, [r3, #0]
 8019e70:	2201      	movs	r2, #1
 8019e72:	fa02 f303 	lsl.w	r3, r2, r3
 8019e76:	43da      	mvns	r2, r3
 8019e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019e7a:	3b01      	subs	r3, #1
 8019e7c:	400a      	ands	r2, r1
 8019e7e:	492c      	ldr	r1, [pc, #176]	; (8019f30 <UTIL_SEQ_Run+0x1ac>)
 8019e80:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8019e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019e86:	3b01      	subs	r3, #1
 8019e88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019e8c:	2b00      	cmp	r3, #0
 8019e8e:	d1e8      	bne.n	8019e62 <UTIL_SEQ_Run+0xde>
 8019e90:	6a3b      	ldr	r3, [r7, #32]
 8019e92:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019e94:	697b      	ldr	r3, [r7, #20]
 8019e96:	f383 8810 	msr	PRIMASK, r3
}
 8019e9a:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8019e9c:	4b26      	ldr	r3, [pc, #152]	; (8019f38 <UTIL_SEQ_Run+0x1b4>)
 8019e9e:	681b      	ldr	r3, [r3, #0]
 8019ea0:	4a27      	ldr	r2, [pc, #156]	; (8019f40 <UTIL_SEQ_Run+0x1bc>)
 8019ea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019ea6:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8019ea8:	4b24      	ldr	r3, [pc, #144]	; (8019f3c <UTIL_SEQ_Run+0x1b8>)
 8019eaa:	681a      	ldr	r2, [r3, #0]
 8019eac:	4b21      	ldr	r3, [pc, #132]	; (8019f34 <UTIL_SEQ_Run+0x1b0>)
 8019eae:	681b      	ldr	r3, [r3, #0]
 8019eb0:	401a      	ands	r2, r3
 8019eb2:	4b1e      	ldr	r3, [pc, #120]	; (8019f2c <UTIL_SEQ_Run+0x1a8>)
 8019eb4:	681b      	ldr	r3, [r3, #0]
 8019eb6:	4013      	ands	r3, r2
 8019eb8:	2b00      	cmp	r3, #0
 8019eba:	d007      	beq.n	8019ecc <UTIL_SEQ_Run+0x148>
 8019ebc:	4b21      	ldr	r3, [pc, #132]	; (8019f44 <UTIL_SEQ_Run+0x1c0>)
 8019ebe:	681a      	ldr	r2, [r3, #0]
 8019ec0:	4b21      	ldr	r3, [pc, #132]	; (8019f48 <UTIL_SEQ_Run+0x1c4>)
 8019ec2:	681b      	ldr	r3, [r3, #0]
 8019ec4:	4013      	ands	r3, r2
 8019ec6:	2b00      	cmp	r3, #0
 8019ec8:	f43f af6a 	beq.w	8019da0 <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8019ecc:	4b1a      	ldr	r3, [pc, #104]	; (8019f38 <UTIL_SEQ_Run+0x1b4>)
 8019ece:	f04f 32ff 	mov.w	r2, #4294967295
 8019ed2:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8019ed4:	f000 f888 	bl	8019fe8 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019ed8:	f3ef 8310 	mrs	r3, PRIMASK
 8019edc:	613b      	str	r3, [r7, #16]
  return(result);
 8019ede:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8019ee0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8019ee2:	b672      	cpsid	i
}
 8019ee4:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 8019ee6:	4b15      	ldr	r3, [pc, #84]	; (8019f3c <UTIL_SEQ_Run+0x1b8>)
 8019ee8:	681a      	ldr	r2, [r3, #0]
 8019eea:	4b12      	ldr	r3, [pc, #72]	; (8019f34 <UTIL_SEQ_Run+0x1b0>)
 8019eec:	681b      	ldr	r3, [r3, #0]
 8019eee:	401a      	ands	r2, r3
 8019ef0:	4b0e      	ldr	r3, [pc, #56]	; (8019f2c <UTIL_SEQ_Run+0x1a8>)
 8019ef2:	681b      	ldr	r3, [r3, #0]
 8019ef4:	4013      	ands	r3, r2
 8019ef6:	2b00      	cmp	r3, #0
 8019ef8:	d108      	bne.n	8019f0c <UTIL_SEQ_Run+0x188>
 8019efa:	4b12      	ldr	r3, [pc, #72]	; (8019f44 <UTIL_SEQ_Run+0x1c0>)
 8019efc:	681a      	ldr	r2, [r3, #0]
 8019efe:	4b12      	ldr	r3, [pc, #72]	; (8019f48 <UTIL_SEQ_Run+0x1c4>)
 8019f00:	681b      	ldr	r3, [r3, #0]
 8019f02:	4013      	ands	r3, r2
 8019f04:	2b00      	cmp	r3, #0
 8019f06:	d101      	bne.n	8019f0c <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 8019f08:	f7e7 fd50 	bl	80019ac <UTIL_SEQ_Idle>
 8019f0c:	69fb      	ldr	r3, [r7, #28]
 8019f0e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019f10:	68fb      	ldr	r3, [r7, #12]
 8019f12:	f383 8810 	msr	PRIMASK, r3
}
 8019f16:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 8019f18:	f000 f86c 	bl	8019ff4 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 8019f1c:	4a03      	ldr	r2, [pc, #12]	; (8019f2c <UTIL_SEQ_Run+0x1a8>)
 8019f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019f20:	6013      	str	r3, [r2, #0]

  return;
 8019f22:	bf00      	nop
}
 8019f24:	3730      	adds	r7, #48	; 0x30
 8019f26:	46bd      	mov	sp, r7
 8019f28:	bd80      	pop	{r7, pc}
 8019f2a:	bf00      	nop
 8019f2c:	200001c4 	.word	0x200001c4
 8019f30:	200013f0 	.word	0x200013f0
 8019f34:	200001c0 	.word	0x200001c0
 8019f38:	2000136c 	.word	0x2000136c
 8019f3c:	20001360 	.word	0x20001360
 8019f40:	20001370 	.word	0x20001370
 8019f44:	20001364 	.word	0x20001364
 8019f48:	20001368 	.word	0x20001368

08019f4c <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8019f4c:	b580      	push	{r7, lr}
 8019f4e:	b088      	sub	sp, #32
 8019f50:	af00      	add	r7, sp, #0
 8019f52:	60f8      	str	r0, [r7, #12]
 8019f54:	60b9      	str	r1, [r7, #8]
 8019f56:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019f58:	f3ef 8310 	mrs	r3, PRIMASK
 8019f5c:	617b      	str	r3, [r7, #20]
  return(result);
 8019f5e:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8019f60:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8019f62:	b672      	cpsid	i
}
 8019f64:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8019f66:	68f8      	ldr	r0, [r7, #12]
 8019f68:	f000 f84a 	bl	801a000 <SEQ_BitPosition>
 8019f6c:	4603      	mov	r3, r0
 8019f6e:	4619      	mov	r1, r3
 8019f70:	4a06      	ldr	r2, [pc, #24]	; (8019f8c <UTIL_SEQ_RegTask+0x40>)
 8019f72:	687b      	ldr	r3, [r7, #4]
 8019f74:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8019f78:	69fb      	ldr	r3, [r7, #28]
 8019f7a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019f7c:	69bb      	ldr	r3, [r7, #24]
 8019f7e:	f383 8810 	msr	PRIMASK, r3
}
 8019f82:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8019f84:	bf00      	nop
}
 8019f86:	3720      	adds	r7, #32
 8019f88:	46bd      	mov	sp, r7
 8019f8a:	bd80      	pop	{r7, pc}
 8019f8c:	20001370 	.word	0x20001370

08019f90 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8019f90:	b480      	push	{r7}
 8019f92:	b087      	sub	sp, #28
 8019f94:	af00      	add	r7, sp, #0
 8019f96:	6078      	str	r0, [r7, #4]
 8019f98:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019f9a:	f3ef 8310 	mrs	r3, PRIMASK
 8019f9e:	60fb      	str	r3, [r7, #12]
  return(result);
 8019fa0:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8019fa2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019fa4:	b672      	cpsid	i
}
 8019fa6:	bf00      	nop

  TaskSet |= TaskId_bm;
 8019fa8:	4b0d      	ldr	r3, [pc, #52]	; (8019fe0 <UTIL_SEQ_SetTask+0x50>)
 8019faa:	681a      	ldr	r2, [r3, #0]
 8019fac:	687b      	ldr	r3, [r7, #4]
 8019fae:	4313      	orrs	r3, r2
 8019fb0:	4a0b      	ldr	r2, [pc, #44]	; (8019fe0 <UTIL_SEQ_SetTask+0x50>)
 8019fb2:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8019fb4:	4a0b      	ldr	r2, [pc, #44]	; (8019fe4 <UTIL_SEQ_SetTask+0x54>)
 8019fb6:	683b      	ldr	r3, [r7, #0]
 8019fb8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8019fbc:	687b      	ldr	r3, [r7, #4]
 8019fbe:	431a      	orrs	r2, r3
 8019fc0:	4908      	ldr	r1, [pc, #32]	; (8019fe4 <UTIL_SEQ_SetTask+0x54>)
 8019fc2:	683b      	ldr	r3, [r7, #0]
 8019fc4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8019fc8:	697b      	ldr	r3, [r7, #20]
 8019fca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019fcc:	693b      	ldr	r3, [r7, #16]
 8019fce:	f383 8810 	msr	PRIMASK, r3
}
 8019fd2:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8019fd4:	bf00      	nop
}
 8019fd6:	371c      	adds	r7, #28
 8019fd8:	46bd      	mov	sp, r7
 8019fda:	bc80      	pop	{r7}
 8019fdc:	4770      	bx	lr
 8019fde:	bf00      	nop
 8019fe0:	20001360 	.word	0x20001360
 8019fe4:	200013f0 	.word	0x200013f0

08019fe8 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8019fe8:	b480      	push	{r7}
 8019fea:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8019fec:	bf00      	nop
}
 8019fee:	46bd      	mov	sp, r7
 8019ff0:	bc80      	pop	{r7}
 8019ff2:	4770      	bx	lr

08019ff4 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8019ff4:	b480      	push	{r7}
 8019ff6:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8019ff8:	bf00      	nop
}
 8019ffa:	46bd      	mov	sp, r7
 8019ffc:	bc80      	pop	{r7}
 8019ffe:	4770      	bx	lr

0801a000 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801a000:	b480      	push	{r7}
 801a002:	b085      	sub	sp, #20
 801a004:	af00      	add	r7, sp, #0
 801a006:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 801a008:	2300      	movs	r3, #0
 801a00a:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 801a00c:	687b      	ldr	r3, [r7, #4]
 801a00e:	0c1b      	lsrs	r3, r3, #16
 801a010:	041b      	lsls	r3, r3, #16
 801a012:	2b00      	cmp	r3, #0
 801a014:	d104      	bne.n	801a020 <SEQ_BitPosition+0x20>
 801a016:	2310      	movs	r3, #16
 801a018:	73fb      	strb	r3, [r7, #15]
 801a01a:	687b      	ldr	r3, [r7, #4]
 801a01c:	041b      	lsls	r3, r3, #16
 801a01e:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 801a020:	687b      	ldr	r3, [r7, #4]
 801a022:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801a026:	2b00      	cmp	r3, #0
 801a028:	d105      	bne.n	801a036 <SEQ_BitPosition+0x36>
 801a02a:	7bfb      	ldrb	r3, [r7, #15]
 801a02c:	3308      	adds	r3, #8
 801a02e:	73fb      	strb	r3, [r7, #15]
 801a030:	687b      	ldr	r3, [r7, #4]
 801a032:	021b      	lsls	r3, r3, #8
 801a034:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 801a036:	687b      	ldr	r3, [r7, #4]
 801a038:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801a03c:	2b00      	cmp	r3, #0
 801a03e:	d105      	bne.n	801a04c <SEQ_BitPosition+0x4c>
 801a040:	7bfb      	ldrb	r3, [r7, #15]
 801a042:	3304      	adds	r3, #4
 801a044:	73fb      	strb	r3, [r7, #15]
 801a046:	687b      	ldr	r3, [r7, #4]
 801a048:	011b      	lsls	r3, r3, #4
 801a04a:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 801a04c:	687b      	ldr	r3, [r7, #4]
 801a04e:	0f1b      	lsrs	r3, r3, #28
 801a050:	4a06      	ldr	r2, [pc, #24]	; (801a06c <SEQ_BitPosition+0x6c>)
 801a052:	5cd2      	ldrb	r2, [r2, r3]
 801a054:	7bfb      	ldrb	r3, [r7, #15]
 801a056:	4413      	add	r3, r2
 801a058:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801a05a:	7bfb      	ldrb	r3, [r7, #15]
 801a05c:	f1c3 031f 	rsb	r3, r3, #31
 801a060:	b2db      	uxtb	r3, r3
}
 801a062:	4618      	mov	r0, r3
 801a064:	3714      	adds	r7, #20
 801a066:	46bd      	mov	sp, r7
 801a068:	bc80      	pop	{r7}
 801a06a:	4770      	bx	lr
 801a06c:	0801baac 	.word	0x0801baac

0801a070 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801a070:	b580      	push	{r7, lr}
 801a072:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801a074:	4b04      	ldr	r3, [pc, #16]	; (801a088 <UTIL_TIMER_Init+0x18>)
 801a076:	2200      	movs	r2, #0
 801a078:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801a07a:	4b04      	ldr	r3, [pc, #16]	; (801a08c <UTIL_TIMER_Init+0x1c>)
 801a07c:	681b      	ldr	r3, [r3, #0]
 801a07e:	4798      	blx	r3
 801a080:	4603      	mov	r3, r0
}
 801a082:	4618      	mov	r0, r3
 801a084:	bd80      	pop	{r7, pc}
 801a086:	bf00      	nop
 801a088:	20001400 	.word	0x20001400
 801a08c:	0801b49c 	.word	0x0801b49c

0801a090 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801a090:	b580      	push	{r7, lr}
 801a092:	b084      	sub	sp, #16
 801a094:	af00      	add	r7, sp, #0
 801a096:	60f8      	str	r0, [r7, #12]
 801a098:	60b9      	str	r1, [r7, #8]
 801a09a:	603b      	str	r3, [r7, #0]
 801a09c:	4613      	mov	r3, r2
 801a09e:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801a0a0:	68fb      	ldr	r3, [r7, #12]
 801a0a2:	2b00      	cmp	r3, #0
 801a0a4:	d023      	beq.n	801a0ee <UTIL_TIMER_Create+0x5e>
 801a0a6:	683b      	ldr	r3, [r7, #0]
 801a0a8:	2b00      	cmp	r3, #0
 801a0aa:	d020      	beq.n	801a0ee <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801a0ac:	68fb      	ldr	r3, [r7, #12]
 801a0ae:	2200      	movs	r2, #0
 801a0b0:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801a0b2:	4b11      	ldr	r3, [pc, #68]	; (801a0f8 <UTIL_TIMER_Create+0x68>)
 801a0b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a0b6:	68b8      	ldr	r0, [r7, #8]
 801a0b8:	4798      	blx	r3
 801a0ba:	4602      	mov	r2, r0
 801a0bc:	68fb      	ldr	r3, [r7, #12]
 801a0be:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801a0c0:	68fb      	ldr	r3, [r7, #12]
 801a0c2:	2200      	movs	r2, #0
 801a0c4:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801a0c6:	68fb      	ldr	r3, [r7, #12]
 801a0c8:	2200      	movs	r2, #0
 801a0ca:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801a0cc:	68fb      	ldr	r3, [r7, #12]
 801a0ce:	2200      	movs	r2, #0
 801a0d0:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801a0d2:	68fb      	ldr	r3, [r7, #12]
 801a0d4:	683a      	ldr	r2, [r7, #0]
 801a0d6:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801a0d8:	68fb      	ldr	r3, [r7, #12]
 801a0da:	69ba      	ldr	r2, [r7, #24]
 801a0dc:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801a0de:	68fb      	ldr	r3, [r7, #12]
 801a0e0:	79fa      	ldrb	r2, [r7, #7]
 801a0e2:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801a0e4:	68fb      	ldr	r3, [r7, #12]
 801a0e6:	2200      	movs	r2, #0
 801a0e8:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801a0ea:	2300      	movs	r3, #0
 801a0ec:	e000      	b.n	801a0f0 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801a0ee:	2301      	movs	r3, #1
  }
}
 801a0f0:	4618      	mov	r0, r3
 801a0f2:	3710      	adds	r7, #16
 801a0f4:	46bd      	mov	sp, r7
 801a0f6:	bd80      	pop	{r7, pc}
 801a0f8:	0801b49c 	.word	0x0801b49c

0801a0fc <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801a0fc:	b580      	push	{r7, lr}
 801a0fe:	b08a      	sub	sp, #40	; 0x28
 801a100:	af00      	add	r7, sp, #0
 801a102:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801a104:	2300      	movs	r3, #0
 801a106:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801a10a:	687b      	ldr	r3, [r7, #4]
 801a10c:	2b00      	cmp	r3, #0
 801a10e:	d056      	beq.n	801a1be <UTIL_TIMER_Start+0xc2>
 801a110:	6878      	ldr	r0, [r7, #4]
 801a112:	f000 f9a9 	bl	801a468 <TimerExists>
 801a116:	4603      	mov	r3, r0
 801a118:	f083 0301 	eor.w	r3, r3, #1
 801a11c:	b2db      	uxtb	r3, r3
 801a11e:	2b00      	cmp	r3, #0
 801a120:	d04d      	beq.n	801a1be <UTIL_TIMER_Start+0xc2>
 801a122:	687b      	ldr	r3, [r7, #4]
 801a124:	7a5b      	ldrb	r3, [r3, #9]
 801a126:	2b00      	cmp	r3, #0
 801a128:	d149      	bne.n	801a1be <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a12a:	f3ef 8310 	mrs	r3, PRIMASK
 801a12e:	613b      	str	r3, [r7, #16]
  return(result);
 801a130:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801a132:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801a134:	b672      	cpsid	i
}
 801a136:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801a138:	687b      	ldr	r3, [r7, #4]
 801a13a:	685b      	ldr	r3, [r3, #4]
 801a13c:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801a13e:	4b24      	ldr	r3, [pc, #144]	; (801a1d0 <UTIL_TIMER_Start+0xd4>)
 801a140:	6a1b      	ldr	r3, [r3, #32]
 801a142:	4798      	blx	r3
 801a144:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801a146:	6a3a      	ldr	r2, [r7, #32]
 801a148:	69bb      	ldr	r3, [r7, #24]
 801a14a:	429a      	cmp	r2, r3
 801a14c:	d201      	bcs.n	801a152 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801a14e:	69bb      	ldr	r3, [r7, #24]
 801a150:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801a152:	687b      	ldr	r3, [r7, #4]
 801a154:	6a3a      	ldr	r2, [r7, #32]
 801a156:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801a158:	687b      	ldr	r3, [r7, #4]
 801a15a:	2200      	movs	r2, #0
 801a15c:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801a15e:	687b      	ldr	r3, [r7, #4]
 801a160:	2201      	movs	r2, #1
 801a162:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801a164:	687b      	ldr	r3, [r7, #4]
 801a166:	2200      	movs	r2, #0
 801a168:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801a16a:	4b1a      	ldr	r3, [pc, #104]	; (801a1d4 <UTIL_TIMER_Start+0xd8>)
 801a16c:	681b      	ldr	r3, [r3, #0]
 801a16e:	2b00      	cmp	r3, #0
 801a170:	d106      	bne.n	801a180 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801a172:	4b17      	ldr	r3, [pc, #92]	; (801a1d0 <UTIL_TIMER_Start+0xd4>)
 801a174:	691b      	ldr	r3, [r3, #16]
 801a176:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801a178:	6878      	ldr	r0, [r7, #4]
 801a17a:	f000 f9eb 	bl	801a554 <TimerInsertNewHeadTimer>
 801a17e:	e017      	b.n	801a1b0 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801a180:	4b13      	ldr	r3, [pc, #76]	; (801a1d0 <UTIL_TIMER_Start+0xd4>)
 801a182:	699b      	ldr	r3, [r3, #24]
 801a184:	4798      	blx	r3
 801a186:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801a188:	687b      	ldr	r3, [r7, #4]
 801a18a:	681a      	ldr	r2, [r3, #0]
 801a18c:	697b      	ldr	r3, [r7, #20]
 801a18e:	441a      	add	r2, r3
 801a190:	687b      	ldr	r3, [r7, #4]
 801a192:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801a194:	687b      	ldr	r3, [r7, #4]
 801a196:	681a      	ldr	r2, [r3, #0]
 801a198:	4b0e      	ldr	r3, [pc, #56]	; (801a1d4 <UTIL_TIMER_Start+0xd8>)
 801a19a:	681b      	ldr	r3, [r3, #0]
 801a19c:	681b      	ldr	r3, [r3, #0]
 801a19e:	429a      	cmp	r2, r3
 801a1a0:	d203      	bcs.n	801a1aa <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801a1a2:	6878      	ldr	r0, [r7, #4]
 801a1a4:	f000 f9d6 	bl	801a554 <TimerInsertNewHeadTimer>
 801a1a8:	e002      	b.n	801a1b0 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801a1aa:	6878      	ldr	r0, [r7, #4]
 801a1ac:	f000 f9a2 	bl	801a4f4 <TimerInsertTimer>
 801a1b0:	69fb      	ldr	r3, [r7, #28]
 801a1b2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a1b4:	68fb      	ldr	r3, [r7, #12]
 801a1b6:	f383 8810 	msr	PRIMASK, r3
}
 801a1ba:	bf00      	nop
  {
 801a1bc:	e002      	b.n	801a1c4 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801a1be:	2301      	movs	r3, #1
 801a1c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 801a1c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 801a1c8:	4618      	mov	r0, r3
 801a1ca:	3728      	adds	r7, #40	; 0x28
 801a1cc:	46bd      	mov	sp, r7
 801a1ce:	bd80      	pop	{r7, pc}
 801a1d0:	0801b49c 	.word	0x0801b49c
 801a1d4:	20001400 	.word	0x20001400

0801a1d8 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801a1d8:	b580      	push	{r7, lr}
 801a1da:	b088      	sub	sp, #32
 801a1dc:	af00      	add	r7, sp, #0
 801a1de:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801a1e0:	2300      	movs	r3, #0
 801a1e2:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801a1e4:	687b      	ldr	r3, [r7, #4]
 801a1e6:	2b00      	cmp	r3, #0
 801a1e8:	d05b      	beq.n	801a2a2 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a1ea:	f3ef 8310 	mrs	r3, PRIMASK
 801a1ee:	60fb      	str	r3, [r7, #12]
  return(result);
 801a1f0:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801a1f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801a1f4:	b672      	cpsid	i
}
 801a1f6:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801a1f8:	4b2d      	ldr	r3, [pc, #180]	; (801a2b0 <UTIL_TIMER_Stop+0xd8>)
 801a1fa:	681b      	ldr	r3, [r3, #0]
 801a1fc:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801a1fe:	4b2c      	ldr	r3, [pc, #176]	; (801a2b0 <UTIL_TIMER_Stop+0xd8>)
 801a200:	681b      	ldr	r3, [r3, #0]
 801a202:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801a204:	687b      	ldr	r3, [r7, #4]
 801a206:	2201      	movs	r2, #1
 801a208:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801a20a:	4b29      	ldr	r3, [pc, #164]	; (801a2b0 <UTIL_TIMER_Stop+0xd8>)
 801a20c:	681b      	ldr	r3, [r3, #0]
 801a20e:	2b00      	cmp	r3, #0
 801a210:	d041      	beq.n	801a296 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801a212:	687b      	ldr	r3, [r7, #4]
 801a214:	2200      	movs	r2, #0
 801a216:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801a218:	4b25      	ldr	r3, [pc, #148]	; (801a2b0 <UTIL_TIMER_Stop+0xd8>)
 801a21a:	681b      	ldr	r3, [r3, #0]
 801a21c:	687a      	ldr	r2, [r7, #4]
 801a21e:	429a      	cmp	r2, r3
 801a220:	d134      	bne.n	801a28c <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801a222:	4b23      	ldr	r3, [pc, #140]	; (801a2b0 <UTIL_TIMER_Stop+0xd8>)
 801a224:	681b      	ldr	r3, [r3, #0]
 801a226:	2200      	movs	r2, #0
 801a228:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801a22a:	4b21      	ldr	r3, [pc, #132]	; (801a2b0 <UTIL_TIMER_Stop+0xd8>)
 801a22c:	681b      	ldr	r3, [r3, #0]
 801a22e:	695b      	ldr	r3, [r3, #20]
 801a230:	2b00      	cmp	r3, #0
 801a232:	d00a      	beq.n	801a24a <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801a234:	4b1e      	ldr	r3, [pc, #120]	; (801a2b0 <UTIL_TIMER_Stop+0xd8>)
 801a236:	681b      	ldr	r3, [r3, #0]
 801a238:	695b      	ldr	r3, [r3, #20]
 801a23a:	4a1d      	ldr	r2, [pc, #116]	; (801a2b0 <UTIL_TIMER_Stop+0xd8>)
 801a23c:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801a23e:	4b1c      	ldr	r3, [pc, #112]	; (801a2b0 <UTIL_TIMER_Stop+0xd8>)
 801a240:	681b      	ldr	r3, [r3, #0]
 801a242:	4618      	mov	r0, r3
 801a244:	f000 f92c 	bl	801a4a0 <TimerSetTimeout>
 801a248:	e023      	b.n	801a292 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801a24a:	4b1a      	ldr	r3, [pc, #104]	; (801a2b4 <UTIL_TIMER_Stop+0xdc>)
 801a24c:	68db      	ldr	r3, [r3, #12]
 801a24e:	4798      	blx	r3
            TimerListHead = NULL;
 801a250:	4b17      	ldr	r3, [pc, #92]	; (801a2b0 <UTIL_TIMER_Stop+0xd8>)
 801a252:	2200      	movs	r2, #0
 801a254:	601a      	str	r2, [r3, #0]
 801a256:	e01c      	b.n	801a292 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801a258:	697a      	ldr	r2, [r7, #20]
 801a25a:	687b      	ldr	r3, [r7, #4]
 801a25c:	429a      	cmp	r2, r3
 801a25e:	d110      	bne.n	801a282 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801a260:	697b      	ldr	r3, [r7, #20]
 801a262:	695b      	ldr	r3, [r3, #20]
 801a264:	2b00      	cmp	r3, #0
 801a266:	d006      	beq.n	801a276 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801a268:	697b      	ldr	r3, [r7, #20]
 801a26a:	695b      	ldr	r3, [r3, #20]
 801a26c:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801a26e:	69bb      	ldr	r3, [r7, #24]
 801a270:	697a      	ldr	r2, [r7, #20]
 801a272:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801a274:	e00d      	b.n	801a292 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801a276:	2300      	movs	r3, #0
 801a278:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801a27a:	69bb      	ldr	r3, [r7, #24]
 801a27c:	697a      	ldr	r2, [r7, #20]
 801a27e:	615a      	str	r2, [r3, #20]
            break;
 801a280:	e007      	b.n	801a292 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801a282:	697b      	ldr	r3, [r7, #20]
 801a284:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801a286:	697b      	ldr	r3, [r7, #20]
 801a288:	695b      	ldr	r3, [r3, #20]
 801a28a:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801a28c:	697b      	ldr	r3, [r7, #20]
 801a28e:	2b00      	cmp	r3, #0
 801a290:	d1e2      	bne.n	801a258 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801a292:	2300      	movs	r3, #0
 801a294:	77fb      	strb	r3, [r7, #31]
 801a296:	693b      	ldr	r3, [r7, #16]
 801a298:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a29a:	68bb      	ldr	r3, [r7, #8]
 801a29c:	f383 8810 	msr	PRIMASK, r3
}
 801a2a0:	e001      	b.n	801a2a6 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801a2a2:	2301      	movs	r3, #1
 801a2a4:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801a2a6:	7ffb      	ldrb	r3, [r7, #31]
}
 801a2a8:	4618      	mov	r0, r3
 801a2aa:	3720      	adds	r7, #32
 801a2ac:	46bd      	mov	sp, r7
 801a2ae:	bd80      	pop	{r7, pc}
 801a2b0:	20001400 	.word	0x20001400
 801a2b4:	0801b49c 	.word	0x0801b49c

0801a2b8 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801a2b8:	b580      	push	{r7, lr}
 801a2ba:	b084      	sub	sp, #16
 801a2bc:	af00      	add	r7, sp, #0
 801a2be:	6078      	str	r0, [r7, #4]
 801a2c0:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801a2c2:	2300      	movs	r3, #0
 801a2c4:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801a2c6:	687b      	ldr	r3, [r7, #4]
 801a2c8:	2b00      	cmp	r3, #0
 801a2ca:	d102      	bne.n	801a2d2 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801a2cc:	2301      	movs	r3, #1
 801a2ce:	73fb      	strb	r3, [r7, #15]
 801a2d0:	e014      	b.n	801a2fc <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801a2d2:	4b0d      	ldr	r3, [pc, #52]	; (801a308 <UTIL_TIMER_SetPeriod+0x50>)
 801a2d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a2d6:	6838      	ldr	r0, [r7, #0]
 801a2d8:	4798      	blx	r3
 801a2da:	4602      	mov	r2, r0
 801a2dc:	687b      	ldr	r3, [r7, #4]
 801a2de:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801a2e0:	6878      	ldr	r0, [r7, #4]
 801a2e2:	f000 f8c1 	bl	801a468 <TimerExists>
 801a2e6:	4603      	mov	r3, r0
 801a2e8:	2b00      	cmp	r3, #0
 801a2ea:	d007      	beq.n	801a2fc <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801a2ec:	6878      	ldr	r0, [r7, #4]
 801a2ee:	f7ff ff73 	bl	801a1d8 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801a2f2:	6878      	ldr	r0, [r7, #4]
 801a2f4:	f7ff ff02 	bl	801a0fc <UTIL_TIMER_Start>
 801a2f8:	4603      	mov	r3, r0
 801a2fa:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801a2fc:	7bfb      	ldrb	r3, [r7, #15]
}
 801a2fe:	4618      	mov	r0, r3
 801a300:	3710      	adds	r7, #16
 801a302:	46bd      	mov	sp, r7
 801a304:	bd80      	pop	{r7, pc}
 801a306:	bf00      	nop
 801a308:	0801b49c 	.word	0x0801b49c

0801a30c <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801a30c:	b590      	push	{r4, r7, lr}
 801a30e:	b089      	sub	sp, #36	; 0x24
 801a310:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a312:	f3ef 8310 	mrs	r3, PRIMASK
 801a316:	60bb      	str	r3, [r7, #8]
  return(result);
 801a318:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801a31a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801a31c:	b672      	cpsid	i
}
 801a31e:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801a320:	4b38      	ldr	r3, [pc, #224]	; (801a404 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a322:	695b      	ldr	r3, [r3, #20]
 801a324:	4798      	blx	r3
 801a326:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801a328:	4b36      	ldr	r3, [pc, #216]	; (801a404 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a32a:	691b      	ldr	r3, [r3, #16]
 801a32c:	4798      	blx	r3
 801a32e:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801a330:	693a      	ldr	r2, [r7, #16]
 801a332:	697b      	ldr	r3, [r7, #20]
 801a334:	1ad3      	subs	r3, r2, r3
 801a336:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801a338:	4b33      	ldr	r3, [pc, #204]	; (801a408 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a33a:	681b      	ldr	r3, [r3, #0]
 801a33c:	2b00      	cmp	r3, #0
 801a33e:	d037      	beq.n	801a3b0 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801a340:	4b31      	ldr	r3, [pc, #196]	; (801a408 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a342:	681b      	ldr	r3, [r3, #0]
 801a344:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801a346:	69fb      	ldr	r3, [r7, #28]
 801a348:	681b      	ldr	r3, [r3, #0]
 801a34a:	68fa      	ldr	r2, [r7, #12]
 801a34c:	429a      	cmp	r2, r3
 801a34e:	d206      	bcs.n	801a35e <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801a350:	69fb      	ldr	r3, [r7, #28]
 801a352:	681a      	ldr	r2, [r3, #0]
 801a354:	68fb      	ldr	r3, [r7, #12]
 801a356:	1ad2      	subs	r2, r2, r3
 801a358:	69fb      	ldr	r3, [r7, #28]
 801a35a:	601a      	str	r2, [r3, #0]
 801a35c:	e002      	b.n	801a364 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801a35e:	69fb      	ldr	r3, [r7, #28]
 801a360:	2200      	movs	r2, #0
 801a362:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801a364:	69fb      	ldr	r3, [r7, #28]
 801a366:	695b      	ldr	r3, [r3, #20]
 801a368:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801a36a:	69fb      	ldr	r3, [r7, #28]
 801a36c:	2b00      	cmp	r3, #0
 801a36e:	d1ea      	bne.n	801a346 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801a370:	e01e      	b.n	801a3b0 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801a372:	4b25      	ldr	r3, [pc, #148]	; (801a408 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a374:	681b      	ldr	r3, [r3, #0]
 801a376:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801a378:	4b23      	ldr	r3, [pc, #140]	; (801a408 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a37a:	681b      	ldr	r3, [r3, #0]
 801a37c:	695b      	ldr	r3, [r3, #20]
 801a37e:	4a22      	ldr	r2, [pc, #136]	; (801a408 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a380:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801a382:	69fb      	ldr	r3, [r7, #28]
 801a384:	2200      	movs	r2, #0
 801a386:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801a388:	69fb      	ldr	r3, [r7, #28]
 801a38a:	2200      	movs	r2, #0
 801a38c:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801a38e:	69fb      	ldr	r3, [r7, #28]
 801a390:	68db      	ldr	r3, [r3, #12]
 801a392:	69fa      	ldr	r2, [r7, #28]
 801a394:	6912      	ldr	r2, [r2, #16]
 801a396:	4610      	mov	r0, r2
 801a398:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801a39a:	69fb      	ldr	r3, [r7, #28]
 801a39c:	7adb      	ldrb	r3, [r3, #11]
 801a39e:	2b01      	cmp	r3, #1
 801a3a0:	d106      	bne.n	801a3b0 <UTIL_TIMER_IRQ_Handler+0xa4>
 801a3a2:	69fb      	ldr	r3, [r7, #28]
 801a3a4:	7a9b      	ldrb	r3, [r3, #10]
 801a3a6:	2b00      	cmp	r3, #0
 801a3a8:	d102      	bne.n	801a3b0 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801a3aa:	69f8      	ldr	r0, [r7, #28]
 801a3ac:	f7ff fea6 	bl	801a0fc <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801a3b0:	4b15      	ldr	r3, [pc, #84]	; (801a408 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a3b2:	681b      	ldr	r3, [r3, #0]
 801a3b4:	2b00      	cmp	r3, #0
 801a3b6:	d00d      	beq.n	801a3d4 <UTIL_TIMER_IRQ_Handler+0xc8>
 801a3b8:	4b13      	ldr	r3, [pc, #76]	; (801a408 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a3ba:	681b      	ldr	r3, [r3, #0]
 801a3bc:	681b      	ldr	r3, [r3, #0]
 801a3be:	2b00      	cmp	r3, #0
 801a3c0:	d0d7      	beq.n	801a372 <UTIL_TIMER_IRQ_Handler+0x66>
 801a3c2:	4b11      	ldr	r3, [pc, #68]	; (801a408 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a3c4:	681b      	ldr	r3, [r3, #0]
 801a3c6:	681c      	ldr	r4, [r3, #0]
 801a3c8:	4b0e      	ldr	r3, [pc, #56]	; (801a404 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a3ca:	699b      	ldr	r3, [r3, #24]
 801a3cc:	4798      	blx	r3
 801a3ce:	4603      	mov	r3, r0
 801a3d0:	429c      	cmp	r4, r3
 801a3d2:	d3ce      	bcc.n	801a372 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801a3d4:	4b0c      	ldr	r3, [pc, #48]	; (801a408 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a3d6:	681b      	ldr	r3, [r3, #0]
 801a3d8:	2b00      	cmp	r3, #0
 801a3da:	d009      	beq.n	801a3f0 <UTIL_TIMER_IRQ_Handler+0xe4>
 801a3dc:	4b0a      	ldr	r3, [pc, #40]	; (801a408 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a3de:	681b      	ldr	r3, [r3, #0]
 801a3e0:	7a1b      	ldrb	r3, [r3, #8]
 801a3e2:	2b00      	cmp	r3, #0
 801a3e4:	d104      	bne.n	801a3f0 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801a3e6:	4b08      	ldr	r3, [pc, #32]	; (801a408 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801a3e8:	681b      	ldr	r3, [r3, #0]
 801a3ea:	4618      	mov	r0, r3
 801a3ec:	f000 f858 	bl	801a4a0 <TimerSetTimeout>
 801a3f0:	69bb      	ldr	r3, [r7, #24]
 801a3f2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a3f4:	687b      	ldr	r3, [r7, #4]
 801a3f6:	f383 8810 	msr	PRIMASK, r3
}
 801a3fa:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801a3fc:	bf00      	nop
 801a3fe:	3724      	adds	r7, #36	; 0x24
 801a400:	46bd      	mov	sp, r7
 801a402:	bd90      	pop	{r4, r7, pc}
 801a404:	0801b49c 	.word	0x0801b49c
 801a408:	20001400 	.word	0x20001400

0801a40c <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801a40c:	b580      	push	{r7, lr}
 801a40e:	b082      	sub	sp, #8
 801a410:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801a412:	4b06      	ldr	r3, [pc, #24]	; (801a42c <UTIL_TIMER_GetCurrentTime+0x20>)
 801a414:	69db      	ldr	r3, [r3, #28]
 801a416:	4798      	blx	r3
 801a418:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801a41a:	4b04      	ldr	r3, [pc, #16]	; (801a42c <UTIL_TIMER_GetCurrentTime+0x20>)
 801a41c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801a41e:	6878      	ldr	r0, [r7, #4]
 801a420:	4798      	blx	r3
 801a422:	4603      	mov	r3, r0
}
 801a424:	4618      	mov	r0, r3
 801a426:	3708      	adds	r7, #8
 801a428:	46bd      	mov	sp, r7
 801a42a:	bd80      	pop	{r7, pc}
 801a42c:	0801b49c 	.word	0x0801b49c

0801a430 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801a430:	b580      	push	{r7, lr}
 801a432:	b084      	sub	sp, #16
 801a434:	af00      	add	r7, sp, #0
 801a436:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801a438:	4b0a      	ldr	r3, [pc, #40]	; (801a464 <UTIL_TIMER_GetElapsedTime+0x34>)
 801a43a:	69db      	ldr	r3, [r3, #28]
 801a43c:	4798      	blx	r3
 801a43e:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801a440:	4b08      	ldr	r3, [pc, #32]	; (801a464 <UTIL_TIMER_GetElapsedTime+0x34>)
 801a442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a444:	6878      	ldr	r0, [r7, #4]
 801a446:	4798      	blx	r3
 801a448:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801a44a:	4b06      	ldr	r3, [pc, #24]	; (801a464 <UTIL_TIMER_GetElapsedTime+0x34>)
 801a44c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801a44e:	68f9      	ldr	r1, [r7, #12]
 801a450:	68ba      	ldr	r2, [r7, #8]
 801a452:	1a8a      	subs	r2, r1, r2
 801a454:	4610      	mov	r0, r2
 801a456:	4798      	blx	r3
 801a458:	4603      	mov	r3, r0
}
 801a45a:	4618      	mov	r0, r3
 801a45c:	3710      	adds	r7, #16
 801a45e:	46bd      	mov	sp, r7
 801a460:	bd80      	pop	{r7, pc}
 801a462:	bf00      	nop
 801a464:	0801b49c 	.word	0x0801b49c

0801a468 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801a468:	b480      	push	{r7}
 801a46a:	b085      	sub	sp, #20
 801a46c:	af00      	add	r7, sp, #0
 801a46e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801a470:	4b0a      	ldr	r3, [pc, #40]	; (801a49c <TimerExists+0x34>)
 801a472:	681b      	ldr	r3, [r3, #0]
 801a474:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801a476:	e008      	b.n	801a48a <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801a478:	68fa      	ldr	r2, [r7, #12]
 801a47a:	687b      	ldr	r3, [r7, #4]
 801a47c:	429a      	cmp	r2, r3
 801a47e:	d101      	bne.n	801a484 <TimerExists+0x1c>
    {
      return true;
 801a480:	2301      	movs	r3, #1
 801a482:	e006      	b.n	801a492 <TimerExists+0x2a>
    }
    cur = cur->Next;
 801a484:	68fb      	ldr	r3, [r7, #12]
 801a486:	695b      	ldr	r3, [r3, #20]
 801a488:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801a48a:	68fb      	ldr	r3, [r7, #12]
 801a48c:	2b00      	cmp	r3, #0
 801a48e:	d1f3      	bne.n	801a478 <TimerExists+0x10>
  }
  return false;
 801a490:	2300      	movs	r3, #0
}
 801a492:	4618      	mov	r0, r3
 801a494:	3714      	adds	r7, #20
 801a496:	46bd      	mov	sp, r7
 801a498:	bc80      	pop	{r7}
 801a49a:	4770      	bx	lr
 801a49c:	20001400 	.word	0x20001400

0801a4a0 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801a4a0:	b590      	push	{r4, r7, lr}
 801a4a2:	b085      	sub	sp, #20
 801a4a4:	af00      	add	r7, sp, #0
 801a4a6:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801a4a8:	4b11      	ldr	r3, [pc, #68]	; (801a4f0 <TimerSetTimeout+0x50>)
 801a4aa:	6a1b      	ldr	r3, [r3, #32]
 801a4ac:	4798      	blx	r3
 801a4ae:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801a4b0:	687b      	ldr	r3, [r7, #4]
 801a4b2:	2201      	movs	r2, #1
 801a4b4:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801a4b6:	687b      	ldr	r3, [r7, #4]
 801a4b8:	681c      	ldr	r4, [r3, #0]
 801a4ba:	4b0d      	ldr	r3, [pc, #52]	; (801a4f0 <TimerSetTimeout+0x50>)
 801a4bc:	699b      	ldr	r3, [r3, #24]
 801a4be:	4798      	blx	r3
 801a4c0:	4602      	mov	r2, r0
 801a4c2:	68fb      	ldr	r3, [r7, #12]
 801a4c4:	4413      	add	r3, r2
 801a4c6:	429c      	cmp	r4, r3
 801a4c8:	d207      	bcs.n	801a4da <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801a4ca:	4b09      	ldr	r3, [pc, #36]	; (801a4f0 <TimerSetTimeout+0x50>)
 801a4cc:	699b      	ldr	r3, [r3, #24]
 801a4ce:	4798      	blx	r3
 801a4d0:	4602      	mov	r2, r0
 801a4d2:	68fb      	ldr	r3, [r7, #12]
 801a4d4:	441a      	add	r2, r3
 801a4d6:	687b      	ldr	r3, [r7, #4]
 801a4d8:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801a4da:	4b05      	ldr	r3, [pc, #20]	; (801a4f0 <TimerSetTimeout+0x50>)
 801a4dc:	689b      	ldr	r3, [r3, #8]
 801a4de:	687a      	ldr	r2, [r7, #4]
 801a4e0:	6812      	ldr	r2, [r2, #0]
 801a4e2:	4610      	mov	r0, r2
 801a4e4:	4798      	blx	r3
}
 801a4e6:	bf00      	nop
 801a4e8:	3714      	adds	r7, #20
 801a4ea:	46bd      	mov	sp, r7
 801a4ec:	bd90      	pop	{r4, r7, pc}
 801a4ee:	bf00      	nop
 801a4f0:	0801b49c 	.word	0x0801b49c

0801a4f4 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801a4f4:	b480      	push	{r7}
 801a4f6:	b085      	sub	sp, #20
 801a4f8:	af00      	add	r7, sp, #0
 801a4fa:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801a4fc:	4b14      	ldr	r3, [pc, #80]	; (801a550 <TimerInsertTimer+0x5c>)
 801a4fe:	681b      	ldr	r3, [r3, #0]
 801a500:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801a502:	4b13      	ldr	r3, [pc, #76]	; (801a550 <TimerInsertTimer+0x5c>)
 801a504:	681b      	ldr	r3, [r3, #0]
 801a506:	695b      	ldr	r3, [r3, #20]
 801a508:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801a50a:	e012      	b.n	801a532 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801a50c:	687b      	ldr	r3, [r7, #4]
 801a50e:	681a      	ldr	r2, [r3, #0]
 801a510:	68bb      	ldr	r3, [r7, #8]
 801a512:	681b      	ldr	r3, [r3, #0]
 801a514:	429a      	cmp	r2, r3
 801a516:	d905      	bls.n	801a524 <TimerInsertTimer+0x30>
    {
        cur = next;
 801a518:	68bb      	ldr	r3, [r7, #8]
 801a51a:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801a51c:	68bb      	ldr	r3, [r7, #8]
 801a51e:	695b      	ldr	r3, [r3, #20]
 801a520:	60bb      	str	r3, [r7, #8]
 801a522:	e006      	b.n	801a532 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801a524:	68fb      	ldr	r3, [r7, #12]
 801a526:	687a      	ldr	r2, [r7, #4]
 801a528:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801a52a:	687b      	ldr	r3, [r7, #4]
 801a52c:	68ba      	ldr	r2, [r7, #8]
 801a52e:	615a      	str	r2, [r3, #20]
        return;
 801a530:	e009      	b.n	801a546 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801a532:	68fb      	ldr	r3, [r7, #12]
 801a534:	695b      	ldr	r3, [r3, #20]
 801a536:	2b00      	cmp	r3, #0
 801a538:	d1e8      	bne.n	801a50c <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801a53a:	68fb      	ldr	r3, [r7, #12]
 801a53c:	687a      	ldr	r2, [r7, #4]
 801a53e:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801a540:	687b      	ldr	r3, [r7, #4]
 801a542:	2200      	movs	r2, #0
 801a544:	615a      	str	r2, [r3, #20]
}
 801a546:	3714      	adds	r7, #20
 801a548:	46bd      	mov	sp, r7
 801a54a:	bc80      	pop	{r7}
 801a54c:	4770      	bx	lr
 801a54e:	bf00      	nop
 801a550:	20001400 	.word	0x20001400

0801a554 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801a554:	b580      	push	{r7, lr}
 801a556:	b084      	sub	sp, #16
 801a558:	af00      	add	r7, sp, #0
 801a55a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801a55c:	4b0b      	ldr	r3, [pc, #44]	; (801a58c <TimerInsertNewHeadTimer+0x38>)
 801a55e:	681b      	ldr	r3, [r3, #0]
 801a560:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801a562:	68fb      	ldr	r3, [r7, #12]
 801a564:	2b00      	cmp	r3, #0
 801a566:	d002      	beq.n	801a56e <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801a568:	68fb      	ldr	r3, [r7, #12]
 801a56a:	2200      	movs	r2, #0
 801a56c:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801a56e:	687b      	ldr	r3, [r7, #4]
 801a570:	68fa      	ldr	r2, [r7, #12]
 801a572:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801a574:	4a05      	ldr	r2, [pc, #20]	; (801a58c <TimerInsertNewHeadTimer+0x38>)
 801a576:	687b      	ldr	r3, [r7, #4]
 801a578:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801a57a:	4b04      	ldr	r3, [pc, #16]	; (801a58c <TimerInsertNewHeadTimer+0x38>)
 801a57c:	681b      	ldr	r3, [r3, #0]
 801a57e:	4618      	mov	r0, r3
 801a580:	f7ff ff8e 	bl	801a4a0 <TimerSetTimeout>
}
 801a584:	bf00      	nop
 801a586:	3710      	adds	r7, #16
 801a588:	46bd      	mov	sp, r7
 801a58a:	bd80      	pop	{r7, pc}
 801a58c:	20001400 	.word	0x20001400

0801a590 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801a590:	b580      	push	{r7, lr}
 801a592:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801a594:	2218      	movs	r2, #24
 801a596:	2100      	movs	r1, #0
 801a598:	4807      	ldr	r0, [pc, #28]	; (801a5b8 <UTIL_ADV_TRACE_Init+0x28>)
 801a59a:	f7ff f874 	bl	8019686 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801a59e:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a5a2:	2100      	movs	r1, #0
 801a5a4:	4805      	ldr	r0, [pc, #20]	; (801a5bc <UTIL_ADV_TRACE_Init+0x2c>)
 801a5a6:	f7ff f86e 	bl	8019686 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();
  
  /* Initialize the Low Level interface */  
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801a5aa:	4b05      	ldr	r3, [pc, #20]	; (801a5c0 <UTIL_ADV_TRACE_Init+0x30>)
 801a5ac:	681b      	ldr	r3, [r3, #0]
 801a5ae:	4805      	ldr	r0, [pc, #20]	; (801a5c4 <UTIL_ADV_TRACE_Init+0x34>)
 801a5b0:	4798      	blx	r3
 801a5b2:	4603      	mov	r3, r0
}
 801a5b4:	4618      	mov	r0, r3
 801a5b6:	bd80      	pop	{r7, pc}
 801a5b8:	20001404 	.word	0x20001404
 801a5bc:	2000141c 	.word	0x2000141c
 801a5c0:	0801b4dc 	.word	0x0801b4dc
 801a5c4:	0801a811 	.word	0x0801a811

0801a5c8 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801a5c8:	b408      	push	{r3}
 801a5ca:	b580      	push	{r7, lr}
 801a5cc:	b08d      	sub	sp, #52	; 0x34
 801a5ce:	af00      	add	r7, sp, #0
 801a5d0:	60f8      	str	r0, [r7, #12]
 801a5d2:	60b9      	str	r1, [r7, #8]
 801a5d4:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801a5d6:	2300      	movs	r3, #0
 801a5d8:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801a5da:	2300      	movs	r3, #0
 801a5dc:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if (!( ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801a5de:	4b38      	ldr	r3, [pc, #224]	; (801a6c0 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801a5e0:	7a1b      	ldrb	r3, [r3, #8]
 801a5e2:	461a      	mov	r2, r3
 801a5e4:	68fb      	ldr	r3, [r7, #12]
 801a5e6:	4293      	cmp	r3, r2
 801a5e8:	d902      	bls.n	801a5f0 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801a5ea:	f06f 0304 	mvn.w	r3, #4
 801a5ee:	e05f      	b.n	801a6b0 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  if(( Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801a5f0:	4b33      	ldr	r3, [pc, #204]	; (801a6c0 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801a5f2:	68da      	ldr	r2, [r3, #12]
 801a5f4:	68bb      	ldr	r3, [r7, #8]
 801a5f6:	4013      	ands	r3, r2
 801a5f8:	68ba      	ldr	r2, [r7, #8]
 801a5fa:	429a      	cmp	r2, r3
 801a5fc:	d002      	beq.n	801a604 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801a5fe:	f06f 0305 	mvn.w	r3, #5
 801a602:	e055      	b.n	801a6b0 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801a604:	4b2e      	ldr	r3, [pc, #184]	; (801a6c0 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801a606:	685b      	ldr	r3, [r3, #4]
 801a608:	2b00      	cmp	r3, #0
 801a60a:	d00a      	beq.n	801a622 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801a60c:	687b      	ldr	r3, [r7, #4]
 801a60e:	2b00      	cmp	r3, #0
 801a610:	d007      	beq.n	801a622 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801a612:	4b2b      	ldr	r3, [pc, #172]	; (801a6c0 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801a614:	685b      	ldr	r3, [r3, #4]
 801a616:	f107 0116 	add.w	r1, r7, #22
 801a61a:	f107 0218 	add.w	r2, r7, #24
 801a61e:	4610      	mov	r0, r2
 801a620:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801a622:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801a626:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801a628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a62a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801a62c:	f44f 7180 	mov.w	r1, #256	; 0x100
 801a630:	4824      	ldr	r0, [pc, #144]	; (801a6c4 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801a632:	f7ff fa51 	bl	8019ad8 <tiny_vsnprintf_like>
 801a636:	4603      	mov	r3, r0
 801a638:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 801a63a:	f000 f9ef 	bl	801aa1c <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801a63e:	8afa      	ldrh	r2, [r7, #22]
 801a640:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801a642:	4413      	add	r3, r2
 801a644:	b29b      	uxth	r3, r3
 801a646:	f107 0214 	add.w	r2, r7, #20
 801a64a:	4611      	mov	r1, r2
 801a64c:	4618      	mov	r0, r3
 801a64e:	f000 f967 	bl	801a920 <TRACE_AllocateBufer>
 801a652:	4603      	mov	r3, r0
 801a654:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a658:	d026      	beq.n	801a6a8 <UTIL_ADV_TRACE_COND_FSend+0xe0>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801a65a:	2300      	movs	r3, #0
 801a65c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801a65e:	e00f      	b.n	801a680 <UTIL_ADV_TRACE_COND_FSend+0xb8>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801a660:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801a662:	8aba      	ldrh	r2, [r7, #20]
 801a664:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801a668:	440b      	add	r3, r1
 801a66a:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801a66e:	4b16      	ldr	r3, [pc, #88]	; (801a6c8 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 801a670:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801a672:	8abb      	ldrh	r3, [r7, #20]
 801a674:	3301      	adds	r3, #1
 801a676:	b29b      	uxth	r3, r3
 801a678:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801a67a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801a67c:	3301      	adds	r3, #1
 801a67e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801a680:	8afb      	ldrh	r3, [r7, #22]
 801a682:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801a684:	429a      	cmp	r2, r3
 801a686:	d3eb      	bcc.n	801a660 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801a688:	8abb      	ldrh	r3, [r7, #20]
 801a68a:	461a      	mov	r2, r3
 801a68c:	4b0e      	ldr	r3, [pc, #56]	; (801a6c8 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 801a68e:	18d0      	adds	r0, r2, r3
 801a690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a692:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801a694:	f44f 7180 	mov.w	r1, #256	; 0x100
 801a698:	f7ff fa1e 	bl	8019ad8 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801a69c:	f000 f9dc 	bl	801aa58 <TRACE_UnLock>

    return TRACE_Send();
 801a6a0:	f000 f832 	bl	801a708 <TRACE_Send>
 801a6a4:	4603      	mov	r3, r0
 801a6a6:	e003      	b.n	801a6b0 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801a6a8:	f000 f9d6 	bl	801aa58 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801a6ac:	f06f 0302 	mvn.w	r3, #2
  buff_size+=(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801a6b0:	4618      	mov	r0, r3
 801a6b2:	3734      	adds	r7, #52	; 0x34
 801a6b4:	46bd      	mov	sp, r7
 801a6b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801a6ba:	b001      	add	sp, #4
 801a6bc:	4770      	bx	lr
 801a6be:	bf00      	nop
 801a6c0:	20001404 	.word	0x20001404
 801a6c4:	2000161c 	.word	0x2000161c
 801a6c8:	2000141c 	.word	0x2000141c

0801a6cc <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801a6cc:	b480      	push	{r7}
 801a6ce:	b083      	sub	sp, #12
 801a6d0:	af00      	add	r7, sp, #0
 801a6d2:	6078      	str	r0, [r7, #4]
	ADV_TRACE_Ctx.timestamp_func = *cb;
 801a6d4:	4a03      	ldr	r2, [pc, #12]	; (801a6e4 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801a6d6:	687b      	ldr	r3, [r7, #4]
 801a6d8:	6053      	str	r3, [r2, #4]
}
 801a6da:	bf00      	nop
 801a6dc:	370c      	adds	r7, #12
 801a6de:	46bd      	mov	sp, r7
 801a6e0:	bc80      	pop	{r7}
 801a6e2:	4770      	bx	lr
 801a6e4:	20001404 	.word	0x20001404

0801a6e8 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801a6e8:	b480      	push	{r7}
 801a6ea:	b083      	sub	sp, #12
 801a6ec:	af00      	add	r7, sp, #0
 801a6ee:	4603      	mov	r3, r0
 801a6f0:	71fb      	strb	r3, [r7, #7]
	ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801a6f2:	4a04      	ldr	r2, [pc, #16]	; (801a704 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801a6f4:	79fb      	ldrb	r3, [r7, #7]
 801a6f6:	7213      	strb	r3, [r2, #8]
}
 801a6f8:	bf00      	nop
 801a6fa:	370c      	adds	r7, #12
 801a6fc:	46bd      	mov	sp, r7
 801a6fe:	bc80      	pop	{r7}
 801a700:	4770      	bx	lr
 801a702:	bf00      	nop
 801a704:	20001404 	.word	0x20001404

0801a708 <TRACE_Send>:
/**
  * @brief send the data of the trace to low layer
  * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
  */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801a708:	b580      	push	{r7, lr}
 801a70a:	b088      	sub	sp, #32
 801a70c:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;  
 801a70e:	2300      	movs	r3, #0
 801a710:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801a712:	2300      	movs	r3, #0
 801a714:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a716:	f3ef 8310 	mrs	r3, PRIMASK
 801a71a:	613b      	str	r3, [r7, #16]
  return(result);
 801a71c:	693b      	ldr	r3, [r7, #16]
  
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();  
 801a71e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a720:	b672      	cpsid	i
}
 801a722:	bf00      	nop
  
  if(TRACE_IsLocked() == 0u)
 801a724:	f000 f9b6 	bl	801aa94 <TRACE_IsLocked>
 801a728:	4603      	mov	r3, r0
 801a72a:	2b00      	cmp	r3, #0
 801a72c:	d15d      	bne.n	801a7ea <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801a72e:	f000 f975 	bl	801aa1c <TRACE_Lock>
	    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send overrun(%d)--\n", ADV_TRACE_Ctx.TraceSentSize);
	    return UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
	}
#endif

    if (ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801a732:	4b34      	ldr	r3, [pc, #208]	; (801a804 <TRACE_Send+0xfc>)
 801a734:	8a1a      	ldrh	r2, [r3, #16]
 801a736:	4b33      	ldr	r3, [pc, #204]	; (801a804 <TRACE_Send+0xfc>)
 801a738:	8a5b      	ldrh	r3, [r3, #18]
 801a73a:	429a      	cmp	r2, r3
 801a73c:	d04d      	beq.n	801a7da <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
   	  if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801a73e:	4b31      	ldr	r3, [pc, #196]	; (801a804 <TRACE_Send+0xfc>)
 801a740:	789b      	ldrb	r3, [r3, #2]
 801a742:	2b01      	cmp	r3, #1
 801a744:	d117      	bne.n	801a776 <TRACE_Send+0x6e>
   	  {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t)(ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801a746:	4b2f      	ldr	r3, [pc, #188]	; (801a804 <TRACE_Send+0xfc>)
 801a748:	881a      	ldrh	r2, [r3, #0]
 801a74a:	4b2e      	ldr	r3, [pc, #184]	; (801a804 <TRACE_Send+0xfc>)
 801a74c:	8a1b      	ldrh	r3, [r3, #16]
 801a74e:	1ad3      	subs	r3, r2, r3
 801a750:	b29a      	uxth	r2, r3
 801a752:	4b2c      	ldr	r3, [pc, #176]	; (801a804 <TRACE_Send+0xfc>)
 801a754:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801a756:	4b2b      	ldr	r3, [pc, #172]	; (801a804 <TRACE_Send+0xfc>)
 801a758:	2202      	movs	r2, #2
 801a75a:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801a75c:	4b29      	ldr	r3, [pc, #164]	; (801a804 <TRACE_Send+0xfc>)
 801a75e:	2200      	movs	r2, #0
 801a760:	801a      	strh	r2, [r3, #0]
        
        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
        
        if (0u == ADV_TRACE_Ctx.TraceSentSize)
 801a762:	4b28      	ldr	r3, [pc, #160]	; (801a804 <TRACE_Send+0xfc>)
 801a764:	8a9b      	ldrh	r3, [r3, #20]
 801a766:	2b00      	cmp	r3, #0
 801a768:	d105      	bne.n	801a776 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801a76a:	4b26      	ldr	r3, [pc, #152]	; (801a804 <TRACE_Send+0xfc>)
 801a76c:	2200      	movs	r2, #0
 801a76e:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801a770:	4b24      	ldr	r3, [pc, #144]	; (801a804 <TRACE_Send+0xfc>)
 801a772:	2200      	movs	r2, #0
 801a774:	821a      	strh	r2, [r3, #16]
        }
   	  }
      
   	  if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801a776:	4b23      	ldr	r3, [pc, #140]	; (801a804 <TRACE_Send+0xfc>)
 801a778:	789b      	ldrb	r3, [r3, #2]
 801a77a:	2b00      	cmp	r3, #0
 801a77c:	d115      	bne.n	801a7aa <TRACE_Send+0xa2>
   	  {
#endif
   	    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801a77e:	4b21      	ldr	r3, [pc, #132]	; (801a804 <TRACE_Send+0xfc>)
 801a780:	8a5a      	ldrh	r2, [r3, #18]
 801a782:	4b20      	ldr	r3, [pc, #128]	; (801a804 <TRACE_Send+0xfc>)
 801a784:	8a1b      	ldrh	r3, [r3, #16]
 801a786:	429a      	cmp	r2, r3
 801a788:	d908      	bls.n	801a79c <TRACE_Send+0x94>
        {
   	    	ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801a78a:	4b1e      	ldr	r3, [pc, #120]	; (801a804 <TRACE_Send+0xfc>)
 801a78c:	8a5a      	ldrh	r2, [r3, #18]
 801a78e:	4b1d      	ldr	r3, [pc, #116]	; (801a804 <TRACE_Send+0xfc>)
 801a790:	8a1b      	ldrh	r3, [r3, #16]
 801a792:	1ad3      	subs	r3, r2, r3
 801a794:	b29a      	uxth	r2, r3
 801a796:	4b1b      	ldr	r3, [pc, #108]	; (801a804 <TRACE_Send+0xfc>)
 801a798:	829a      	strh	r2, [r3, #20]
 801a79a:	e006      	b.n	801a7aa <TRACE_Send+0xa2>
        }
        else  /* TraceRdPtr > TraceWrPtr */
        {
        	ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801a79c:	4b19      	ldr	r3, [pc, #100]	; (801a804 <TRACE_Send+0xfc>)
 801a79e:	8a1b      	ldrh	r3, [r3, #16]
 801a7a0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801a7a4:	b29a      	uxth	r2, r3
 801a7a6:	4b17      	ldr	r3, [pc, #92]	; (801a804 <TRACE_Send+0xfc>)
 801a7a8:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801a7aa:	4b16      	ldr	r3, [pc, #88]	; (801a804 <TRACE_Send+0xfc>)
 801a7ac:	8a1b      	ldrh	r3, [r3, #16]
 801a7ae:	461a      	mov	r2, r3
 801a7b0:	4b15      	ldr	r3, [pc, #84]	; (801a808 <TRACE_Send+0x100>)
 801a7b2:	4413      	add	r3, r2
 801a7b4:	61bb      	str	r3, [r7, #24]
 801a7b6:	697b      	ldr	r3, [r7, #20]
 801a7b8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a7ba:	68fb      	ldr	r3, [r7, #12]
 801a7bc:	f383 8810 	msr	PRIMASK, r3
}
 801a7c0:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook(); 
 801a7c2:	f7e7 fa49 	bl	8001c58 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n",ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801a7c6:	4b11      	ldr	r3, [pc, #68]	; (801a80c <TRACE_Send+0x104>)
 801a7c8:	68db      	ldr	r3, [r3, #12]
 801a7ca:	4a0e      	ldr	r2, [pc, #56]	; (801a804 <TRACE_Send+0xfc>)
 801a7cc:	8a92      	ldrh	r2, [r2, #20]
 801a7ce:	4611      	mov	r1, r2
 801a7d0:	69b8      	ldr	r0, [r7, #24]
 801a7d2:	4798      	blx	r3
 801a7d4:	4603      	mov	r3, r0
 801a7d6:	77fb      	strb	r3, [r7, #31]
 801a7d8:	e00d      	b.n	801a7f6 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801a7da:	f000 f93d 	bl	801aa58 <TRACE_UnLock>
 801a7de:	697b      	ldr	r3, [r7, #20]
 801a7e0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a7e2:	68bb      	ldr	r3, [r7, #8]
 801a7e4:	f383 8810 	msr	PRIMASK, r3
}
 801a7e8:	e005      	b.n	801a7f6 <TRACE_Send+0xee>
 801a7ea:	697b      	ldr	r3, [r7, #20]
 801a7ec:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a7ee:	687b      	ldr	r3, [r7, #4]
 801a7f0:	f383 8810 	msr	PRIMASK, r3
}
 801a7f4:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  }
  
  return ret;
 801a7f6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801a7fa:	4618      	mov	r0, r3
 801a7fc:	3720      	adds	r7, #32
 801a7fe:	46bd      	mov	sp, r7
 801a800:	bd80      	pop	{r7, pc}
 801a802:	bf00      	nop
 801a804:	20001404 	.word	0x20001404
 801a808:	2000141c 	.word	0x2000141c
 801a80c:	0801b4dc 	.word	0x0801b4dc

0801a810 <TRACE_TxCpltCallback>:
  * @brief Tx callback called by the low layer level to inform a transfer complete
  * @param Ptr pointer not used only for HAL compatibility
  * @retval none
  */
static void TRACE_TxCpltCallback(void *Ptr)
{ 
 801a810:	b580      	push	{r7, lr}
 801a812:	b086      	sub	sp, #24
 801a814:	af00      	add	r7, sp, #0
 801a816:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a818:	f3ef 8310 	mrs	r3, PRIMASK
 801a81c:	613b      	str	r3, [r7, #16]
  return(result);
 801a81e:	693b      	ldr	r3, [r7, #16]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801a820:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a822:	b672      	cpsid	i
}
 801a824:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif
  
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801a826:	4b3b      	ldr	r3, [pc, #236]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a828:	789b      	ldrb	r3, [r3, #2]
 801a82a:	2b02      	cmp	r3, #2
 801a82c:	d106      	bne.n	801a83c <TRACE_TxCpltCallback+0x2c>
  {
	  ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801a82e:	4b39      	ldr	r3, [pc, #228]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a830:	2200      	movs	r2, #0
 801a832:	709a      	strb	r2, [r3, #2]
	  ADV_TRACE_Ctx.TraceRdPtr = 0;
 801a834:	4b37      	ldr	r3, [pc, #220]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a836:	2200      	movs	r2, #0
 801a838:	821a      	strh	r2, [r3, #16]
 801a83a:	e00a      	b.n	801a852 <TRACE_TxCpltCallback+0x42>
	  UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
	  ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801a83c:	4b35      	ldr	r3, [pc, #212]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a83e:	8a1a      	ldrh	r2, [r3, #16]
 801a840:	4b34      	ldr	r3, [pc, #208]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a842:	8a9b      	ldrh	r3, [r3, #20]
 801a844:	4413      	add	r3, r2
 801a846:	b29b      	uxth	r3, r3
 801a848:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801a84c:	b29a      	uxth	r2, r3
 801a84e:	4b31      	ldr	r3, [pc, #196]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a850:	821a      	strh	r2, [r3, #16]
		UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
	}
#endif
  
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801a852:	4b30      	ldr	r3, [pc, #192]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a854:	8a1a      	ldrh	r2, [r3, #16]
 801a856:	4b2f      	ldr	r3, [pc, #188]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a858:	8a5b      	ldrh	r3, [r3, #18]
 801a85a:	429a      	cmp	r2, r3
 801a85c:	d04b      	beq.n	801a8f6 <TRACE_TxCpltCallback+0xe6>
 801a85e:	4b2d      	ldr	r3, [pc, #180]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a860:	8adb      	ldrh	r3, [r3, #22]
 801a862:	2b01      	cmp	r3, #1
 801a864:	d147      	bne.n	801a8f6 <TRACE_TxCpltCallback+0xe6>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801a866:	4b2b      	ldr	r3, [pc, #172]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a868:	789b      	ldrb	r3, [r3, #2]
 801a86a:	2b01      	cmp	r3, #1
 801a86c:	d117      	bne.n	801a89e <TRACE_TxCpltCallback+0x8e>
    {
   		ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801a86e:	4b29      	ldr	r3, [pc, #164]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a870:	881a      	ldrh	r2, [r3, #0]
 801a872:	4b28      	ldr	r3, [pc, #160]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a874:	8a1b      	ldrh	r3, [r3, #16]
 801a876:	1ad3      	subs	r3, r2, r3
 801a878:	b29a      	uxth	r2, r3
 801a87a:	4b26      	ldr	r3, [pc, #152]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a87c:	829a      	strh	r2, [r3, #20]
   		ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801a87e:	4b25      	ldr	r3, [pc, #148]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a880:	2202      	movs	r2, #2
 801a882:	709a      	strb	r2, [r3, #2]
   		ADV_TRACE_Ctx.unchunk_enabled = 0;
 801a884:	4b23      	ldr	r3, [pc, #140]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a886:	2200      	movs	r2, #0
 801a888:	801a      	strh	r2, [r3, #0]
      
    	UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
      
    	if (0u == ADV_TRACE_Ctx.TraceSentSize)
 801a88a:	4b22      	ldr	r3, [pc, #136]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a88c:	8a9b      	ldrh	r3, [r3, #20]
 801a88e:	2b00      	cmp	r3, #0
 801a890:	d105      	bne.n	801a89e <TRACE_TxCpltCallback+0x8e>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801a892:	4b20      	ldr	r3, [pc, #128]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a894:	2200      	movs	r2, #0
 801a896:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801a898:	4b1e      	ldr	r3, [pc, #120]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a89a:	2200      	movs	r2, #0
 801a89c:	821a      	strh	r2, [r3, #16]
      }
    }
    
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801a89e:	4b1d      	ldr	r3, [pc, #116]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a8a0:	789b      	ldrb	r3, [r3, #2]
 801a8a2:	2b00      	cmp	r3, #0
 801a8a4:	d115      	bne.n	801a8d2 <TRACE_TxCpltCallback+0xc2>
    {
#endif
      if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801a8a6:	4b1b      	ldr	r3, [pc, #108]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a8a8:	8a5a      	ldrh	r2, [r3, #18]
 801a8aa:	4b1a      	ldr	r3, [pc, #104]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a8ac:	8a1b      	ldrh	r3, [r3, #16]
 801a8ae:	429a      	cmp	r2, r3
 801a8b0:	d908      	bls.n	801a8c4 <TRACE_TxCpltCallback+0xb4>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801a8b2:	4b18      	ldr	r3, [pc, #96]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a8b4:	8a5a      	ldrh	r2, [r3, #18]
 801a8b6:	4b17      	ldr	r3, [pc, #92]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a8b8:	8a1b      	ldrh	r3, [r3, #16]
 801a8ba:	1ad3      	subs	r3, r2, r3
 801a8bc:	b29a      	uxth	r2, r3
 801a8be:	4b15      	ldr	r3, [pc, #84]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a8c0:	829a      	strh	r2, [r3, #20]
 801a8c2:	e006      	b.n	801a8d2 <TRACE_TxCpltCallback+0xc2>
      }
      else  /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801a8c4:	4b13      	ldr	r3, [pc, #76]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a8c6:	8a1b      	ldrh	r3, [r3, #16]
 801a8c8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801a8cc:	b29a      	uxth	r2, r3
 801a8ce:	4b11      	ldr	r3, [pc, #68]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a8d0:	829a      	strh	r2, [r3, #20]
 801a8d2:	697b      	ldr	r3, [r7, #20]
 801a8d4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a8d6:	68fb      	ldr	r3, [r7, #12]
 801a8d8:	f383 8810 	msr	PRIMASK, r3
}
 801a8dc:	bf00      	nop
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(&ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr], ADV_TRACE_Ctx.TraceSentSize);
 801a8de:	4b0e      	ldr	r3, [pc, #56]	; (801a918 <TRACE_TxCpltCallback+0x108>)
 801a8e0:	68db      	ldr	r3, [r3, #12]
 801a8e2:	4a0c      	ldr	r2, [pc, #48]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a8e4:	8a12      	ldrh	r2, [r2, #16]
 801a8e6:	4611      	mov	r1, r2
 801a8e8:	4a0c      	ldr	r2, [pc, #48]	; (801a91c <TRACE_TxCpltCallback+0x10c>)
 801a8ea:	440a      	add	r2, r1
 801a8ec:	4909      	ldr	r1, [pc, #36]	; (801a914 <TRACE_TxCpltCallback+0x104>)
 801a8ee:	8a89      	ldrh	r1, [r1, #20]
 801a8f0:	4610      	mov	r0, r2
 801a8f2:	4798      	blx	r3
 801a8f4:	e00a      	b.n	801a90c <TRACE_TxCpltCallback+0xfc>
  }
  else
  {
    UTIL_ADV_TRACE_PostSendHook();      
 801a8f6:	f7e7 f9b7 	bl	8001c68 <UTIL_ADV_TRACE_PostSendHook>
 801a8fa:	697b      	ldr	r3, [r7, #20]
 801a8fc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a8fe:	68bb      	ldr	r3, [r7, #8]
 801a900:	f383 8810 	msr	PRIMASK, r3
}
 801a904:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    TRACE_UnLock();
 801a906:	f000 f8a7 	bl	801aa58 <TRACE_UnLock>
  }
}
 801a90a:	bf00      	nop
 801a90c:	bf00      	nop
 801a90e:	3718      	adds	r7, #24
 801a910:	46bd      	mov	sp, r7
 801a912:	bd80      	pop	{r7, pc}
 801a914:	20001404 	.word	0x20001404
 801a918:	0801b4dc 	.word	0x0801b4dc
 801a91c:	2000141c 	.word	0x2000141c

0801a920 <TRACE_AllocateBufer>:
  * @param  Size to allocate within fifo
  * @param  Pos position within the fifo
  * @retval write position inside the buffer is -1 no space available.
  */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801a920:	b480      	push	{r7}
 801a922:	b087      	sub	sp, #28
 801a924:	af00      	add	r7, sp, #0
 801a926:	4603      	mov	r3, r0
 801a928:	6039      	str	r1, [r7, #0]
 801a92a:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801a92c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801a930:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a932:	f3ef 8310 	mrs	r3, PRIMASK
 801a936:	60fb      	str	r3, [r7, #12]
  return(result);
 801a938:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801a93a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801a93c:	b672      	cpsid	i
}
 801a93e:	bf00      	nop

  if (ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801a940:	4b35      	ldr	r3, [pc, #212]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a942:	8a5a      	ldrh	r2, [r3, #18]
 801a944:	4b34      	ldr	r3, [pc, #208]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a946:	8a1b      	ldrh	r3, [r3, #16]
 801a948:	429a      	cmp	r2, r3
 801a94a:	d11b      	bne.n	801a984 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801a94c:	4b32      	ldr	r3, [pc, #200]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a94e:	8a5b      	ldrh	r3, [r3, #18]
 801a950:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801a954:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801a956:	88fa      	ldrh	r2, [r7, #6]
 801a958:	8afb      	ldrh	r3, [r7, #22]
 801a95a:	429a      	cmp	r2, r3
 801a95c:	d33a      	bcc.n	801a9d4 <TRACE_AllocateBufer+0xb4>
 801a95e:	4b2e      	ldr	r3, [pc, #184]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a960:	8a1b      	ldrh	r3, [r3, #16]
 801a962:	88fa      	ldrh	r2, [r7, #6]
 801a964:	429a      	cmp	r2, r3
 801a966:	d235      	bcs.n	801a9d4 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801a968:	4b2b      	ldr	r3, [pc, #172]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a96a:	2201      	movs	r2, #1
 801a96c:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801a96e:	4b2a      	ldr	r3, [pc, #168]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a970:	8a5a      	ldrh	r2, [r3, #18]
 801a972:	4b29      	ldr	r3, [pc, #164]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a974:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801a976:	4b28      	ldr	r3, [pc, #160]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a978:	8a1b      	ldrh	r3, [r3, #16]
 801a97a:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801a97c:	4b26      	ldr	r3, [pc, #152]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a97e:	2200      	movs	r2, #0
 801a980:	825a      	strh	r2, [r3, #18]
 801a982:	e027      	b.n	801a9d4 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801a984:	4b24      	ldr	r3, [pc, #144]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a986:	8a5a      	ldrh	r2, [r3, #18]
 801a988:	4b23      	ldr	r3, [pc, #140]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a98a:	8a1b      	ldrh	r3, [r3, #16]
 801a98c:	429a      	cmp	r2, r3
 801a98e:	d91b      	bls.n	801a9c8 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801a990:	4b21      	ldr	r3, [pc, #132]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a992:	8a5b      	ldrh	r3, [r3, #18]
 801a994:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801a998:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801a99a:	88fa      	ldrh	r2, [r7, #6]
 801a99c:	8afb      	ldrh	r3, [r7, #22]
 801a99e:	429a      	cmp	r2, r3
 801a9a0:	d318      	bcc.n	801a9d4 <TRACE_AllocateBufer+0xb4>
 801a9a2:	4b1d      	ldr	r3, [pc, #116]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a9a4:	8a1b      	ldrh	r3, [r3, #16]
 801a9a6:	88fa      	ldrh	r2, [r7, #6]
 801a9a8:	429a      	cmp	r2, r3
 801a9aa:	d213      	bcs.n	801a9d4 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801a9ac:	4b1a      	ldr	r3, [pc, #104]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a9ae:	2201      	movs	r2, #1
 801a9b0:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801a9b2:	4b19      	ldr	r3, [pc, #100]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a9b4:	8a5a      	ldrh	r2, [r3, #18]
 801a9b6:	4b18      	ldr	r3, [pc, #96]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a9b8:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801a9ba:	4b17      	ldr	r3, [pc, #92]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a9bc:	8a1b      	ldrh	r3, [r3, #16]
 801a9be:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801a9c0:	4b15      	ldr	r3, [pc, #84]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a9c2:	2200      	movs	r2, #0
 801a9c4:	825a      	strh	r2, [r3, #18]
 801a9c6:	e005      	b.n	801a9d4 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801a9c8:	4b13      	ldr	r3, [pc, #76]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a9ca:	8a1a      	ldrh	r2, [r3, #16]
 801a9cc:	4b12      	ldr	r3, [pc, #72]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a9ce:	8a5b      	ldrh	r3, [r3, #18]
 801a9d0:	1ad3      	subs	r3, r2, r3
 801a9d2:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }
  
  if (freesize > Size)
 801a9d4:	8afa      	ldrh	r2, [r7, #22]
 801a9d6:	88fb      	ldrh	r3, [r7, #6]
 801a9d8:	429a      	cmp	r2, r3
 801a9da:	d90f      	bls.n	801a9fc <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801a9dc:	4b0e      	ldr	r3, [pc, #56]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a9de:	8a5a      	ldrh	r2, [r3, #18]
 801a9e0:	683b      	ldr	r3, [r7, #0]
 801a9e2:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801a9e4:	4b0c      	ldr	r3, [pc, #48]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a9e6:	8a5a      	ldrh	r2, [r3, #18]
 801a9e8:	88fb      	ldrh	r3, [r7, #6]
 801a9ea:	4413      	add	r3, r2
 801a9ec:	b29b      	uxth	r3, r3
 801a9ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801a9f2:	b29a      	uxth	r2, r3
 801a9f4:	4b08      	ldr	r3, [pc, #32]	; (801aa18 <TRACE_AllocateBufer+0xf8>)
 801a9f6:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801a9f8:	2300      	movs	r3, #0
 801a9fa:	82bb      	strh	r3, [r7, #20]
 801a9fc:	693b      	ldr	r3, [r7, #16]
 801a9fe:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801aa00:	68bb      	ldr	r3, [r7, #8]
 801aa02:	f383 8810 	msr	PRIMASK, r3
}
 801aa06:	bf00      	nop
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_AllocateBufer(%d-%d::%d-%d)--\n",freesize - Size, Size, ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceWrPtr);
#endif
  }

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  return ret;
 801aa08:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801aa0c:	4618      	mov	r0, r3
 801aa0e:	371c      	adds	r7, #28
 801aa10:	46bd      	mov	sp, r7
 801aa12:	bc80      	pop	{r7}
 801aa14:	4770      	bx	lr
 801aa16:	bf00      	nop
 801aa18:	20001404 	.word	0x20001404

0801aa1c <TRACE_Lock>:
/**
  * @brief  Lock the trace buffer.
  * @retval None.
  */
static void TRACE_Lock(void)
{
 801aa1c:	b480      	push	{r7}
 801aa1e:	b085      	sub	sp, #20
 801aa20:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801aa22:	f3ef 8310 	mrs	r3, PRIMASK
 801aa26:	607b      	str	r3, [r7, #4]
  return(result);
 801aa28:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801aa2a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801aa2c:	b672      	cpsid	i
}
 801aa2e:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801aa30:	4b08      	ldr	r3, [pc, #32]	; (801aa54 <TRACE_Lock+0x38>)
 801aa32:	8adb      	ldrh	r3, [r3, #22]
 801aa34:	3301      	adds	r3, #1
 801aa36:	b29a      	uxth	r2, r3
 801aa38:	4b06      	ldr	r3, [pc, #24]	; (801aa54 <TRACE_Lock+0x38>)
 801aa3a:	82da      	strh	r2, [r3, #22]
 801aa3c:	68fb      	ldr	r3, [r7, #12]
 801aa3e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801aa40:	68bb      	ldr	r3, [r7, #8]
 801aa42:	f383 8810 	msr	PRIMASK, r3
}
 801aa46:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801aa48:	bf00      	nop
 801aa4a:	3714      	adds	r7, #20
 801aa4c:	46bd      	mov	sp, r7
 801aa4e:	bc80      	pop	{r7}
 801aa50:	4770      	bx	lr
 801aa52:	bf00      	nop
 801aa54:	20001404 	.word	0x20001404

0801aa58 <TRACE_UnLock>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static void TRACE_UnLock(void)
{
 801aa58:	b480      	push	{r7}
 801aa5a:	b085      	sub	sp, #20
 801aa5c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801aa5e:	f3ef 8310 	mrs	r3, PRIMASK
 801aa62:	607b      	str	r3, [r7, #4]
  return(result);
 801aa64:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801aa66:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801aa68:	b672      	cpsid	i
}
 801aa6a:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801aa6c:	4b08      	ldr	r3, [pc, #32]	; (801aa90 <TRACE_UnLock+0x38>)
 801aa6e:	8adb      	ldrh	r3, [r3, #22]
 801aa70:	3b01      	subs	r3, #1
 801aa72:	b29a      	uxth	r2, r3
 801aa74:	4b06      	ldr	r3, [pc, #24]	; (801aa90 <TRACE_UnLock+0x38>)
 801aa76:	82da      	strh	r2, [r3, #22]
 801aa78:	68fb      	ldr	r3, [r7, #12]
 801aa7a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801aa7c:	68bb      	ldr	r3, [r7, #8]
 801aa7e:	f383 8810 	msr	PRIMASK, r3
}
 801aa82:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801aa84:	bf00      	nop
 801aa86:	3714      	adds	r7, #20
 801aa88:	46bd      	mov	sp, r7
 801aa8a:	bc80      	pop	{r7}
 801aa8c:	4770      	bx	lr
 801aa8e:	bf00      	nop
 801aa90:	20001404 	.word	0x20001404

0801aa94 <TRACE_IsLocked>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static uint32_t TRACE_IsLocked(void)
{
 801aa94:	b480      	push	{r7}
 801aa96:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801aa98:	4b05      	ldr	r3, [pc, #20]	; (801aab0 <TRACE_IsLocked+0x1c>)
 801aa9a:	8adb      	ldrh	r3, [r3, #22]
 801aa9c:	2b00      	cmp	r3, #0
 801aa9e:	bf14      	ite	ne
 801aaa0:	2301      	movne	r3, #1
 801aaa2:	2300      	moveq	r3, #0
 801aaa4:	b2db      	uxtb	r3, r3
}
 801aaa6:	4618      	mov	r0, r3
 801aaa8:	46bd      	mov	sp, r7
 801aaaa:	bc80      	pop	{r7}
 801aaac:	4770      	bx	lr
 801aaae:	bf00      	nop
 801aab0:	20001404 	.word	0x20001404

0801aab4 <__libc_init_array>:
 801aab4:	b570      	push	{r4, r5, r6, lr}
 801aab6:	4d0d      	ldr	r5, [pc, #52]	; (801aaec <__libc_init_array+0x38>)
 801aab8:	4c0d      	ldr	r4, [pc, #52]	; (801aaf0 <__libc_init_array+0x3c>)
 801aaba:	1b64      	subs	r4, r4, r5
 801aabc:	10a4      	asrs	r4, r4, #2
 801aabe:	2600      	movs	r6, #0
 801aac0:	42a6      	cmp	r6, r4
 801aac2:	d109      	bne.n	801aad8 <__libc_init_array+0x24>
 801aac4:	4d0b      	ldr	r5, [pc, #44]	; (801aaf4 <__libc_init_array+0x40>)
 801aac6:	4c0c      	ldr	r4, [pc, #48]	; (801aaf8 <__libc_init_array+0x44>)
 801aac8:	f000 f8a2 	bl	801ac10 <_init>
 801aacc:	1b64      	subs	r4, r4, r5
 801aace:	10a4      	asrs	r4, r4, #2
 801aad0:	2600      	movs	r6, #0
 801aad2:	42a6      	cmp	r6, r4
 801aad4:	d105      	bne.n	801aae2 <__libc_init_array+0x2e>
 801aad6:	bd70      	pop	{r4, r5, r6, pc}
 801aad8:	f855 3b04 	ldr.w	r3, [r5], #4
 801aadc:	4798      	blx	r3
 801aade:	3601      	adds	r6, #1
 801aae0:	e7ee      	b.n	801aac0 <__libc_init_array+0xc>
 801aae2:	f855 3b04 	ldr.w	r3, [r5], #4
 801aae6:	4798      	blx	r3
 801aae8:	3601      	adds	r6, #1
 801aaea:	e7f2      	b.n	801aad2 <__libc_init_array+0x1e>
 801aaec:	0801bac4 	.word	0x0801bac4
 801aaf0:	0801bac4 	.word	0x0801bac4
 801aaf4:	0801bac4 	.word	0x0801bac4
 801aaf8:	0801bac8 	.word	0x0801bac8

0801aafc <memset>:
 801aafc:	4402      	add	r2, r0
 801aafe:	4603      	mov	r3, r0
 801ab00:	4293      	cmp	r3, r2
 801ab02:	d100      	bne.n	801ab06 <memset+0xa>
 801ab04:	4770      	bx	lr
 801ab06:	f803 1b01 	strb.w	r1, [r3], #1
 801ab0a:	e7f9      	b.n	801ab00 <memset+0x4>
 801ab0c:	0000      	movs	r0, r0
	...

0801ab10 <floor>:
 801ab10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ab14:	f3c1 580a 	ubfx	r8, r1, #20, #11
 801ab18:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 801ab1c:	2e13      	cmp	r6, #19
 801ab1e:	4602      	mov	r2, r0
 801ab20:	460b      	mov	r3, r1
 801ab22:	4607      	mov	r7, r0
 801ab24:	460c      	mov	r4, r1
 801ab26:	4605      	mov	r5, r0
 801ab28:	dc34      	bgt.n	801ab94 <floor+0x84>
 801ab2a:	2e00      	cmp	r6, #0
 801ab2c:	da15      	bge.n	801ab5a <floor+0x4a>
 801ab2e:	a334      	add	r3, pc, #208	; (adr r3, 801ac00 <floor+0xf0>)
 801ab30:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab34:	f7e5 fb2e 	bl	8000194 <__adddf3>
 801ab38:	2200      	movs	r2, #0
 801ab3a:	2300      	movs	r3, #0
 801ab3c:	f7e5 fd5e 	bl	80005fc <__aeabi_dcmpgt>
 801ab40:	b140      	cbz	r0, 801ab54 <floor+0x44>
 801ab42:	2c00      	cmp	r4, #0
 801ab44:	da59      	bge.n	801abfa <floor+0xea>
 801ab46:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801ab4a:	ea57 0503 	orrs.w	r5, r7, r3
 801ab4e:	d001      	beq.n	801ab54 <floor+0x44>
 801ab50:	4c2d      	ldr	r4, [pc, #180]	; (801ac08 <floor+0xf8>)
 801ab52:	2500      	movs	r5, #0
 801ab54:	4623      	mov	r3, r4
 801ab56:	462f      	mov	r7, r5
 801ab58:	e025      	b.n	801aba6 <floor+0x96>
 801ab5a:	4a2c      	ldr	r2, [pc, #176]	; (801ac0c <floor+0xfc>)
 801ab5c:	fa42 f806 	asr.w	r8, r2, r6
 801ab60:	ea01 0208 	and.w	r2, r1, r8
 801ab64:	4302      	orrs	r2, r0
 801ab66:	d01e      	beq.n	801aba6 <floor+0x96>
 801ab68:	a325      	add	r3, pc, #148	; (adr r3, 801ac00 <floor+0xf0>)
 801ab6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab6e:	f7e5 fb11 	bl	8000194 <__adddf3>
 801ab72:	2200      	movs	r2, #0
 801ab74:	2300      	movs	r3, #0
 801ab76:	f7e5 fd41 	bl	80005fc <__aeabi_dcmpgt>
 801ab7a:	2800      	cmp	r0, #0
 801ab7c:	d0ea      	beq.n	801ab54 <floor+0x44>
 801ab7e:	2c00      	cmp	r4, #0
 801ab80:	bfbe      	ittt	lt
 801ab82:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801ab86:	fa43 f606 	asrlt.w	r6, r3, r6
 801ab8a:	19a4      	addlt	r4, r4, r6
 801ab8c:	ea24 0408 	bic.w	r4, r4, r8
 801ab90:	2500      	movs	r5, #0
 801ab92:	e7df      	b.n	801ab54 <floor+0x44>
 801ab94:	2e33      	cmp	r6, #51	; 0x33
 801ab96:	dd0a      	ble.n	801abae <floor+0x9e>
 801ab98:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801ab9c:	d103      	bne.n	801aba6 <floor+0x96>
 801ab9e:	f7e5 faf9 	bl	8000194 <__adddf3>
 801aba2:	4607      	mov	r7, r0
 801aba4:	460b      	mov	r3, r1
 801aba6:	4638      	mov	r0, r7
 801aba8:	4619      	mov	r1, r3
 801abaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801abae:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 801abb2:	f04f 32ff 	mov.w	r2, #4294967295
 801abb6:	fa22 f808 	lsr.w	r8, r2, r8
 801abba:	ea18 0f00 	tst.w	r8, r0
 801abbe:	d0f2      	beq.n	801aba6 <floor+0x96>
 801abc0:	a30f      	add	r3, pc, #60	; (adr r3, 801ac00 <floor+0xf0>)
 801abc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801abc6:	f7e5 fae5 	bl	8000194 <__adddf3>
 801abca:	2200      	movs	r2, #0
 801abcc:	2300      	movs	r3, #0
 801abce:	f7e5 fd15 	bl	80005fc <__aeabi_dcmpgt>
 801abd2:	2800      	cmp	r0, #0
 801abd4:	d0be      	beq.n	801ab54 <floor+0x44>
 801abd6:	2c00      	cmp	r4, #0
 801abd8:	da02      	bge.n	801abe0 <floor+0xd0>
 801abda:	2e14      	cmp	r6, #20
 801abdc:	d103      	bne.n	801abe6 <floor+0xd6>
 801abde:	3401      	adds	r4, #1
 801abe0:	ea25 0508 	bic.w	r5, r5, r8
 801abe4:	e7b6      	b.n	801ab54 <floor+0x44>
 801abe6:	2301      	movs	r3, #1
 801abe8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801abec:	fa03 f606 	lsl.w	r6, r3, r6
 801abf0:	4435      	add	r5, r6
 801abf2:	42bd      	cmp	r5, r7
 801abf4:	bf38      	it	cc
 801abf6:	18e4      	addcc	r4, r4, r3
 801abf8:	e7f2      	b.n	801abe0 <floor+0xd0>
 801abfa:	2500      	movs	r5, #0
 801abfc:	462c      	mov	r4, r5
 801abfe:	e7a9      	b.n	801ab54 <floor+0x44>
 801ac00:	8800759c 	.word	0x8800759c
 801ac04:	7e37e43c 	.word	0x7e37e43c
 801ac08:	bff00000 	.word	0xbff00000
 801ac0c:	000fffff 	.word	0x000fffff

0801ac10 <_init>:
 801ac10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ac12:	bf00      	nop
 801ac14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ac16:	bc08      	pop	{r3}
 801ac18:	469e      	mov	lr, r3
 801ac1a:	4770      	bx	lr

0801ac1c <_fini>:
 801ac1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ac1e:	bf00      	nop
 801ac20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ac22:	bc08      	pop	{r3}
 801ac24:	469e      	mov	lr, r3
 801ac26:	4770      	bx	lr
