vhdl xil_defaultlib  \
"../../../bd/ADC1/ip/ADC1_xadc_wiz_0_0/ADC1_xadc_wiz_0_0.vhd" \
"../../../bd/ADC1/ip/ADC1_Shifter_0_0/sim/ADC1_Shifter_0_0.vhd" \
"../../../bd/ADC1/sim/ADC1.vhd" \

# Do not sort compile order
nosort
