
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Wed May 31 08:29:36 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                59           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     198.847 MHz       1000.000          5.029        994.971
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz    1070.664 MHz       1000.000          0.934        999.066
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            994.971       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.066       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.334       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.334       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.291       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.415       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.950       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.204       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.307       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.308       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.656       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.628       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.720
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       4.365         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.261       4.626 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.767       5.393         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.377       5.770 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.414       6.184         s0/_N474         
 CLMA_130_176/Y0                   td                    0.164       6.348 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.446       6.794         s0/_N478         
 CLMS_126_165/Y0                   td                    0.383       7.177 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       1.116       8.293         s0/N34           
                                                         0.382       8.675 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.675         s0/_N108         
 CLMS_126_193/COUT                 td                    0.097       8.772 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.772         s0/_N110         
                                                         0.060       8.832 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.832         s0/_N112         
 CLMS_126_197/COUT                 td                    0.097       8.929 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.929         s0/_N114         
                                                         0.060       8.989 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.989         s0/_N116         
 CLMS_126_201/COUT                 td                    0.097       9.086 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.086         s0/_N118         
                                                         0.059       9.145 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.145         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.145         Logic Levels: 6  
                                                                                   Logic: 2.037ns(42.615%), Route: 2.743ns(57.385%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.528    1003.720         ntclkbufg_0      
 CLMS_126_205/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617    1004.337                          
 clock uncertainty                                      -0.050    1004.287                          

 Setup time                                             -0.171    1004.116                          

 Data required time                                               1004.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.116                          
 Data arrival time                                                  -9.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.971                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.720
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       4.365         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.261       4.626 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.767       5.393         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.377       5.770 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.414       6.184         s0/_N474         
 CLMA_130_176/Y0                   td                    0.164       6.348 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.446       6.794         s0/_N478         
 CLMS_126_165/Y0                   td                    0.383       7.177 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       1.116       8.293         s0/N34           
                                                         0.382       8.675 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.675         s0/_N108         
 CLMS_126_193/COUT                 td                    0.097       8.772 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.772         s0/_N110         
                                                         0.060       8.832 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.832         s0/_N112         
 CLMS_126_197/COUT                 td                    0.097       8.929 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.929         s0/_N114         
                                                         0.060       8.989 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.989         s0/_N116         
 CLMS_126_201/COUT                 td                    0.095       9.084 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.084         s0/_N118         
 CLMS_126_205/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.084         Logic Levels: 6  
                                                                                   Logic: 1.976ns(41.873%), Route: 2.743ns(58.127%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.528    1003.720         ntclkbufg_0      
 CLMS_126_205/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617    1004.337                          
 clock uncertainty                                      -0.050    1004.287                          

 Setup time                                             -0.171    1004.116                          

 Data required time                                               1004.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.116                          
 Data arrival time                                                  -9.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.032                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.715
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       4.365         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.261       4.626 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.767       5.393         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.377       5.770 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.414       6.184         s0/_N474         
 CLMA_130_176/Y0                   td                    0.164       6.348 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.446       6.794         s0/_N478         
 CLMS_126_165/Y0                   td                    0.383       7.177 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       1.116       8.293         s0/N34           
                                                         0.382       8.675 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.675         s0/_N108         
 CLMS_126_193/COUT                 td                    0.097       8.772 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.772         s0/_N110         
                                                         0.060       8.832 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.832         s0/_N112         
 CLMS_126_197/COUT                 td                    0.097       8.929 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.929         s0/_N114         
                                                         0.059       8.988 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.988         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.988         Logic Levels: 5  
                                                                                   Logic: 1.880ns(40.666%), Route: 2.743ns(59.334%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.523    1003.715         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.650    1004.365                          
 clock uncertainty                                      -0.050    1004.315                          

 Setup time                                             -0.171    1004.144                          

 Data required time                                               1004.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.144                          
 Data arrival time                                                  -8.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.156                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/opit_0_inv/CLK
Endpoint    : s1/t5/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  3.715
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.523       3.715         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t6/opit_0_inv/CLK

 CLMA_146_188/Q1                   tco                   0.223       3.938 f       s1/t6/opit_0_inv/Q
                                   net (fanout=2)        0.144       4.082         s1/t6            
 CLMA_146_188/CD                                                           f       s1/t5/opit_0_inv/D

 Data arrival time                                                   4.082         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       4.365         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t5/opit_0_inv/CLK
 clock pessimism                                        -0.650       3.715                          
 clock uncertainty                                       0.000       3.715                          

 Hold time                                               0.033       3.748                          

 Data required time                                                  3.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.748                          
 Data arrival time                                                  -4.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[5]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.395
  Launch Clock Delay      :  3.745
  Clock Pessimism Removal :  -0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.553       3.745         ntclkbufg_0      
 CLMA_146_212/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_212/Q0                   tco                   0.224       3.969 r       s1/red_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.141       4.110         nt_score[5]      
 CLMA_146_213/M2                                                           r       s2/dis_num[5]/opit_0_inv/D

 Data arrival time                                                   4.110         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.831       4.395         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[5]/opit_0_inv/CLK
 clock pessimism                                        -0.617       3.778                          
 clock uncertainty                                       0.000       3.778                          

 Hold time                                              -0.012       3.766                          

 Data required time                                                  3.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.766                          
 Data arrival time                                                  -4.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3/opit_0/CLK
Endpoint    : s1/t6/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  3.712
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.520       3.712         ntclkbufg_0      
 CLMS_142_189/CLK                                                          r       s1/key_3/opit_0/CLK

 CLMS_142_189/Q0                   tco                   0.224       3.936 r       s1/key_3/opit_0/Q
                                   net (fanout=1)        0.175       4.111         s1/key_3         
 CLMA_146_188/M2                                                           r       s1/t6/opit_0_inv/D

 Data arrival time                                                   4.111         Logic Levels: 0  
                                                                                   Logic: 0.224ns(56.140%), Route: 0.175ns(43.860%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       4.365         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t6/opit_0_inv/CLK
 clock pessimism                                        -0.598       3.767                          
 clock uncertainty                                       0.000       3.767                          

 Hold time                                              -0.012       3.755                          

 Data required time                                                  3.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.755                          
 Data arrival time                                                  -4.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.941
  Launch Clock Delay      :  1.230
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_216/Y0                   tco                   0.325       1.555 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.492       2.047         s2/dis_lin [0]   
 CLMA_146_216/M3                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   2.047         Logic Levels: 0  
                                                                                   Logic: 0.325ns(39.780%), Route: 0.492ns(60.220%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941    1000.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.289    1001.230                          
 clock uncertainty                                      -0.050    1001.180                          

 Setup time                                             -0.067    1001.113                          

 Data required time                                               1001.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.113                          
 Data arrival time                                                  -2.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.066                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.941
  Launch Clock Delay      :  1.230
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_216/Q2                   tco                   0.261       1.491 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.499       1.990         s2/dis_sel [7]   
 CLMA_146_216/M2                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.990         Logic Levels: 0  
                                                                                   Logic: 0.261ns(34.342%), Route: 0.499ns(65.658%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941    1000.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.289    1001.230                          
 clock uncertainty                                      -0.050    1001.180                          

 Setup time                                             -0.067    1001.113                          

 Data required time                                               1001.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.113                          
 Data arrival time                                                  -1.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.123                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.941
  Launch Clock Delay      :  1.230
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.261       1.491 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.369       1.860         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.860         Logic Levels: 0  
                                                                                   Logic: 0.261ns(41.429%), Route: 0.369ns(58.571%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941    1000.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.289    1001.230                          
 clock uncertainty                                      -0.050    1001.180                          

 Setup time                                             -0.067    1001.113                          

 Data required time                                               1001.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.113                          
 Data arrival time                                                  -1.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.253                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.230
  Launch Clock Delay      :  0.941
  Clock Pessimism Removal :  -0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941       0.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.223       1.164 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.144       1.308         s2/dis_sel [6]   
 CLMA_146_216/AD                                                           f       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.308         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.289       0.941                          
 clock uncertainty                                       0.000       0.941                          

 Hold time                                               0.033       0.974                          

 Data required time                                                  0.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.974                          
 Data arrival time                                                  -1.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.230
  Launch Clock Delay      :  0.941
  Clock Pessimism Removal :  -0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941       0.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_216/Q3                   tco                   0.223       1.164 f       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=12)       0.277       1.441         s2/dis_sel [0]   
 CLMA_146_216/M1                                                           f       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.441         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.600%), Route: 0.277ns(55.400%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.289       0.941                          
 clock uncertainty                                       0.000       0.941                          

 Hold time                                              -0.016       0.925                          

 Data required time                                                  0.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.925                          
 Data arrival time                                                  -1.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.516                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.230
  Launch Clock Delay      :  0.941
  Clock Pessimism Removal :  -0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941       0.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.223       1.164 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.278       1.442         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.442         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.511%), Route: 0.278ns(55.489%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                        -0.289       0.941                          
 clock uncertainty                                       0.000       0.941                          

 Hold time                                              -0.016       0.925                          

 Data required time                                                  0.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.925                          
 Data arrival time                                                  -1.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.517                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.821       4.385         ntclkbufg_0      
 CLMA_146_205/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_205/Q2                   tco                   0.261       4.646 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.751       5.397         s2/dis_num [10]  
 CLMA_146_221/Y6AB                 td                    0.382       5.779 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.750       6.529         s2/dis_tmp [2]   
 CLMA_146_245/Y1                   td                    0.339       6.868 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        1.069       7.937         _N248            
 IOL_151_326/DO                    td                    0.122       8.059 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       8.059         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.788      10.847 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074      10.921         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                  10.921         Logic Levels: 4  
                                                                                   Logic: 3.892ns(59.547%), Route: 2.644ns(40.453%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.818       4.382         ntclkbufg_0      
 CLMS_142_205/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMS_142_205/Q2                   tco                   0.261       4.643 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.728       5.371         s2/dis_num [8]   
 CLMA_146_217/Y6AB                 td                    0.377       5.748 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.760       6.508         s2/dis_tmp [0]   
 CLMA_146_245/Y3                   td                    0.271       6.779 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        1.014       7.793         _N252            
 IOL_151_325/DO                    td                    0.122       7.915 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       7.915         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.788      10.703 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069      10.772         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                  10.772         Logic Levels: 4  
                                                                                   Logic: 3.819ns(59.765%), Route: 2.571ns(40.235%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.818       4.382         ntclkbufg_0      
 CLMS_142_205/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMS_142_205/Q2                   tco                   0.261       4.643 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.728       5.371         s2/dis_num [8]   
 CLMA_146_217/Y6AB                 td                    0.377       5.748 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.627       6.375         s2/dis_tmp [0]   
 CLMA_146_245/Y0                   td                    0.351       6.726 f       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        0.787       7.513         _N250            
 IOL_151_298/DO                    td                    0.122       7.635 f       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       7.635         dis_seg_obuf[2]/ntO
 IOBD_152_298/PAD                  td                    2.788      10.423 f       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.071      10.494         dis_seg[2]       
 B16                                                                       f       dis_seg[2] (port)

 Data arrival time                                                  10.494         Logic Levels: 4  
                                                                                   Logic: 3.899ns(63.793%), Route: 2.213ns(36.207%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/clk_out/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    1.020       1.080 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.095       1.175 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.626       2.801         nt_rst_n         
 CLMA_130_169/RS                                                           f       s0/clk_out/opit_0_inv/RS

 Data arrival time                                                   2.801         Logic Levels: 2  
                                                                                   Logic: 1.115ns(39.807%), Route: 1.686ns(60.193%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    0.935       0.995 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.995         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.094       1.089 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.738       2.827         nt_rst_n         
 CLMS_126_181/RS                                                           r       s0/cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.827         Logic Levels: 2  
                                                                                   Logic: 1.029ns(36.399%), Route: 1.798ns(63.601%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    0.935       0.995 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.995         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.094       1.089 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.738       2.827         nt_rst_n         
 CLMS_126_181/RS                                                           r       s0/cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.827         Logic Levels: 2  
                                                                                   Logic: 1.029ns(36.399%), Route: 1.798ns(63.601%)
====================================================================================================

{clk_in_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.291     499.911         0.620           Low Pulse Width   CLMS_142_205/CLK        s1/t1/opit_0_inv/CLK
 499.291     499.911         0.620           Low Pulse Width   CLMS_142_205/CLK        s2/dis_num[8]/opit_0_inv/CLK
 499.291     499.911         0.620           Low Pulse Width   CLMS_134_201/CLK        s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
====================================================================================================

{s0/clk_out/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.415     499.835         0.420           High Pulse Width  CLMA_146_216/CLK        s2/dis_lin[0]/opit_0_inv/CLK
 499.415     499.835         0.420           High Pulse Width  CLMA_146_216/CLK        s2/dis_lin[3]/opit_0_inv/CLK
 499.415     499.835         0.420           High Pulse Width  CLMA_146_216/CLK        s2/dis_lin[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  3.525
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.458       3.525         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.209       3.734 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.615       4.349         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.302       4.651 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.351       5.002         s0/_N474         
 CLMA_130_176/Y0                   td                    0.131       5.133 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.354       5.487         s0/_N478         
 CLMS_126_165/Y0                   td                    0.308       5.795 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.871       6.666         s0/N34           
                                                         0.307       6.973 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.973         s0/_N108         
 CLMS_126_193/COUT                 td                    0.083       7.056 f       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.056         s0/_N110         
                                                         0.057       7.113 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.113         s0/_N112         
 CLMS_126_197/COUT                 td                    0.083       7.196 f       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.196         s0/_N114         
                                                         0.057       7.253 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.253         s0/_N116         
 CLMS_126_201/COUT                 td                    0.083       7.336 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.336         s0/_N118         
                                                         0.057       7.393 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.393         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.393         Logic Levels: 6  
                                                                                   Logic: 1.677ns(43.356%), Route: 2.191ns(56.644%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.266    1003.075         ntclkbufg_0      
 CLMS_126_205/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428    1003.503                          
 clock uncertainty                                      -0.050    1003.453                          

 Setup time                                             -0.110    1003.343                          

 Data required time                                               1003.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.343                          
 Data arrival time                                                  -7.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.950                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  3.525
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.458       3.525         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.209       3.734 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.615       4.349         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.302       4.651 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.351       5.002         s0/_N474         
 CLMA_130_176/Y0                   td                    0.131       5.133 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.354       5.487         s0/_N478         
 CLMS_126_165/Y0                   td                    0.308       5.795 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.871       6.666         s0/N34           
                                                         0.307       6.973 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.973         s0/_N108         
 CLMS_126_193/COUT                 td                    0.083       7.056 f       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.056         s0/_N110         
                                                         0.057       7.113 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.113         s0/_N112         
 CLMS_126_197/COUT                 td                    0.083       7.196 f       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.196         s0/_N114         
                                                         0.057       7.253 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.253         s0/_N116         
 CLMS_126_201/COUT                 td                    0.083       7.336 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.336         s0/_N118         
 CLMS_126_205/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.336         Logic Levels: 6  
                                                                                   Logic: 1.620ns(42.509%), Route: 2.191ns(57.491%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.266    1003.075         ntclkbufg_0      
 CLMS_126_205/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428    1003.503                          
 clock uncertainty                                      -0.050    1003.453                          

 Setup time                                             -0.110    1003.343                          

 Data required time                                               1003.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.343                          
 Data arrival time                                                  -7.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.007                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.525
  Clock Pessimism Removal :  0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.458       3.525         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.209       3.734 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.615       4.349         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.302       4.651 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.351       5.002         s0/_N474         
 CLMA_130_176/Y0                   td                    0.131       5.133 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.354       5.487         s0/_N478         
 CLMS_126_165/Y0                   td                    0.308       5.795 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.871       6.666         s0/N34           
                                                         0.307       6.973 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.973         s0/_N108         
 CLMS_126_193/COUT                 td                    0.083       7.056 f       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.056         s0/_N110         
                                                         0.057       7.113 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.113         s0/_N112         
 CLMS_126_197/COUT                 td                    0.083       7.196 f       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.196         s0/_N114         
                                                         0.057       7.253 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.253         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.253         Logic Levels: 5  
                                                                                   Logic: 1.537ns(41.229%), Route: 2.191ns(58.771%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.261    1003.070         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.455    1003.525                          
 clock uncertainty                                      -0.050    1003.475                          

 Setup time                                             -0.110    1003.365                          

 Data required time                                               1003.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.365                          
 Data arrival time                                                  -7.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.112                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/opit_0_inv/CLK
Endpoint    : s1/t5/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.528
  Launch Clock Delay      :  3.073
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.264       3.073         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t6/opit_0_inv/CLK

 CLMA_146_188/Q1                   tco                   0.197       3.270 f       s1/t6/opit_0_inv/Q
                                   net (fanout=2)        0.138       3.408         s1/t6            
 CLMA_146_188/CD                                                           f       s1/t5/opit_0_inv/D

 Data arrival time                                                   3.408         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.461       3.528         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t5/opit_0_inv/CLK
 clock pessimism                                        -0.454       3.074                          
 clock uncertainty                                       0.000       3.074                          

 Hold time                                               0.027       3.101                          

 Data required time                                                  3.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.101                          
 Data arrival time                                                  -3.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3/opit_0/CLK
Endpoint    : s1/t6/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.528
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.261       3.070         ntclkbufg_0      
 CLMS_142_189/CLK                                                          r       s1/key_3/opit_0/CLK

 CLMS_142_189/Q0                   tco                   0.198       3.268 r       s1/key_3/opit_0/Q
                                   net (fanout=1)        0.156       3.424         s1/key_3         
 CLMA_146_188/M2                                                           r       s1/t6/opit_0_inv/D

 Data arrival time                                                   3.424         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.932%), Route: 0.156ns(44.068%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.461       3.528         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t6/opit_0_inv/CLK
 clock pessimism                                        -0.416       3.112                          
 clock uncertainty                                       0.000       3.112                          

 Hold time                                              -0.003       3.109                          

 Data required time                                                  3.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.109                          
 Data arrival time                                                  -3.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[5]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.556
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.292       3.101         ntclkbufg_0      
 CLMA_146_212/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_212/Q0                   tco                   0.198       3.299 r       s1/red_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.143       3.442         nt_score[5]      
 CLMA_146_213/M2                                                           r       s2/dis_num[5]/opit_0_inv/D

 Data arrival time                                                   3.442         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.489       3.556         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[5]/opit_0_inv/CLK
 clock pessimism                                        -0.428       3.128                          
 clock uncertainty                                       0.000       3.128                          

 Hold time                                              -0.003       3.125                          

 Data required time                                                  3.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.125                          
 Data arrival time                                                  -3.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.776
  Launch Clock Delay      :  0.921
  Clock Pessimism Removal :  0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_216/Y0                   tco                   0.323       1.244 f       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.387       1.631         s2/dis_lin [0]   
 CLMA_146_216/M3                                                           f       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   1.631         Logic Levels: 0  
                                                                                   Logic: 0.323ns(45.493%), Route: 0.387ns(54.507%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776    1000.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.144    1000.920                          
 clock uncertainty                                      -0.050    1000.870                          

 Setup time                                             -0.035    1000.835                          

 Data required time                                               1000.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.835                          
 Data arrival time                                                  -1.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.204                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.776
  Launch Clock Delay      :  0.921
  Clock Pessimism Removal :  0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_216/Q2                   tco                   0.209       1.130 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.412       1.542         s2/dis_sel [7]   
 CLMA_146_216/M2                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.542         Logic Levels: 0  
                                                                                   Logic: 0.209ns(33.655%), Route: 0.412ns(66.345%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776    1000.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.144    1000.920                          
 clock uncertainty                                      -0.050    1000.870                          

 Setup time                                             -0.027    1000.843                          

 Data required time                                               1000.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.843                          
 Data arrival time                                                  -1.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.301                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.776
  Launch Clock Delay      :  0.921
  Clock Pessimism Removal :  0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.206       1.127 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.314       1.441         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.441         Logic Levels: 0  
                                                                                   Logic: 0.206ns(39.615%), Route: 0.314ns(60.385%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776    1000.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.144    1000.920                          
 clock uncertainty                                      -0.050    1000.870                          

 Setup time                                             -0.035    1000.835                          

 Data required time                                               1000.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.835                          
 Data arrival time                                                  -1.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.394                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.921
  Launch Clock Delay      :  0.776
  Clock Pessimism Removal :  -0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776       0.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.197       0.973 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.140       1.113         s2/dis_sel [6]   
 CLMA_146_216/AD                                                           f       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.113         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.457%), Route: 0.140ns(41.543%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.144       0.777                          
 clock uncertainty                                       0.000       0.777                          

 Hold time                                               0.028       0.805                          

 Data required time                                                  0.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.805                          
 Data arrival time                                                  -1.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.921
  Launch Clock Delay      :  0.776
  Clock Pessimism Removal :  -0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776       0.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_216/Q3                   tco                   0.198       0.974 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=12)       0.255       1.229         s2/dis_sel [0]   
 CLMA_146_216/M1                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.229         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.709%), Route: 0.255ns(56.291%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.144       0.777                          
 clock uncertainty                                       0.000       0.777                          

 Hold time                                              -0.003       0.774                          

 Data required time                                                  0.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.774                          
 Data arrival time                                                  -1.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.921
  Launch Clock Delay      :  0.776
  Clock Pessimism Removal :  -0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776       0.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.198       0.974 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.262       1.236         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.236         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.043%), Route: 0.262ns(56.957%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                        -0.144       0.777                          
 clock uncertainty                                       0.000       0.777                          

 Hold time                                              -0.003       0.774                          

 Data required time                                                  0.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.774                          
 Data arrival time                                                  -1.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.462                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.480       3.547         ntclkbufg_0      
 CLMA_146_205/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_205/Q2                   tco                   0.209       3.756 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.599       4.355         s2/dis_num [10]  
 CLMA_146_221/Y6AB                 td                    0.307       4.662 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.596       5.258         s2/dis_tmp [2]   
 CLMA_146_245/Y1                   td                    0.272       5.530 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        0.984       6.514         _N248            
 IOL_151_326/DO                    td                    0.081       6.595 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.595         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.049       8.644 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074       8.718         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                   8.718         Logic Levels: 4  
                                                                                   Logic: 2.918ns(56.430%), Route: 2.253ns(43.570%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.476       3.543         ntclkbufg_0      
 CLMS_142_205/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMS_142_205/Q2                   tco                   0.209       3.752 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.584       4.336         s2/dis_num [8]   
 CLMA_146_217/Y6AB                 td                    0.302       4.638 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.610       5.248         s2/dis_tmp [0]   
 CLMA_146_245/Y3                   td                    0.217       5.465 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        0.933       6.398         _N252            
 IOL_151_325/DO                    td                    0.081       6.479 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       6.479         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.049       8.528 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069       8.597         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                   8.597         Logic Levels: 4  
                                                                                   Logic: 2.858ns(56.549%), Route: 2.196ns(43.451%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.480       3.547         ntclkbufg_0      
 CLMA_146_205/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_205/Q2                   tco                   0.209       3.756 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.599       4.355         s2/dis_num [10]  
 CLMA_146_221/Y6AB                 td                    0.307       4.662 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.606       5.268         s2/dis_tmp [2]   
 CLMA_146_245/Y0                   td                    0.139       5.407 f       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        0.724       6.131         _N250            
 IOL_151_298/DO                    td                    0.081       6.212 f       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       6.212         dis_seg_obuf[2]/ntO
 IOBD_152_298/PAD                  td                    2.049       8.261 f       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.071       8.332         dis_seg[2]       
 B16                                                                       f       dis_seg[2] (port)

 Data arrival time                                                   8.332         Logic Levels: 4  
                                                                                   Logic: 2.785ns(58.203%), Route: 2.000ns(41.797%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/clk_out/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    0.781       0.841 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.841         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.071       0.912 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.434       2.346         nt_rst_n         
 CLMA_130_169/RS                                                           r       s0/clk_out/opit_0_inv/RS

 Data arrival time                                                   2.346         Logic Levels: 2  
                                                                                   Logic: 0.852ns(36.317%), Route: 1.494ns(63.683%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    0.781       0.841 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.841         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.071       0.912 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.445       2.357         nt_rst_n         
 CLMS_126_181/RS                                                           r       s0/cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.357         Logic Levels: 2  
                                                                                   Logic: 0.852ns(36.148%), Route: 1.505ns(63.852%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    0.781       0.841 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.841         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.071       0.912 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.445       2.357         nt_rst_n         
 CLMS_126_181/RS                                                           r       s0/cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.357         Logic Levels: 2  
                                                                                   Logic: 0.852ns(36.148%), Route: 1.505ns(63.852%)
====================================================================================================

{clk_in_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.656     499.956         0.300           Low Pulse Width   CLMS_126_181/CLK        s0/cnt[3]/opit_0_inv_A2Q21/CLK
 499.656     499.956         0.300           Low Pulse Width   CLMS_126_189/CLK        s0/cnt[7]/opit_0_inv_A2Q21/CLK
 499.656     499.956         0.300           Low Pulse Width   CLMS_126_197/CLK        s0/cnt[15]/opit_0_inv_A2Q21/CLK
====================================================================================================

{s0/clk_out/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.628     499.928         0.300           Low Pulse Width   CLMA_146_216/CLK        s2/dis_lin[2]/opit_0_inv/CLK
 499.628     499.928         0.300           Low Pulse Width   CLMA_146_216/CLK        s2/dis_lin[0]/opit_0_inv/CLK
 499.628     499.928         0.300           Low Pulse Width   CLMA_146_216/CLK        s2/dis_lin[3]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                              
+--------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/place_route/top_basketball_pnr.adf       
| Output     | C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/report_timing/top_basketball_rtp.adf     
|            | C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/report_timing/top_basketball.rtr         
+--------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 279,707,648 bytes
Total CPU  time to report_timing completion : 8.578 sec
Total real time to report_timing completion : 10.000 sec
