\hypertarget{struct__hw__dmamux}{}\section{\+\_\+hw\+\_\+dmamux Struct Reference}
\label{struct__hw__dmamux}\index{\+\_\+hw\+\_\+dmamux@{\+\_\+hw\+\_\+dmamux}}


All D\+M\+A\+M\+UX module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+dmamux.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__dmamux__chcfgn}{hw\+\_\+dmamux\+\_\+chcfgn\+\_\+t} \hyperlink{struct__hw__dmamux_adf5b35bdc6ef9aaeaba8413ae87f7de4}{C\+H\+C\+F\+Gn} \mbox{[}16\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All D\+M\+A\+M\+UX module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+dmamux@{\+\_\+hw\+\_\+dmamux}!C\+H\+C\+F\+Gn@{C\+H\+C\+F\+Gn}}
\index{C\+H\+C\+F\+Gn@{C\+H\+C\+F\+Gn}!\+\_\+hw\+\_\+dmamux@{\+\_\+hw\+\_\+dmamux}}
\subsubsection[{\texorpdfstring{C\+H\+C\+F\+Gn}{CHCFGn}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+dmamux\+\_\+chcfgn\+\_\+t} \+\_\+hw\+\_\+dmamux\+::\+C\+H\+C\+F\+Gn\mbox{[}16\mbox{]}}\hypertarget{struct__hw__dmamux_adf5b35bdc6ef9aaeaba8413ae87f7de4}{}\label{struct__hw__dmamux_adf5b35bdc6ef9aaeaba8413ae87f7de4}
\mbox{[}0x0\mbox{]} Channel Configuration register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dmamux.\+h\end{DoxyCompactItemize}
