# do cpu_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/aug/intelFPGA/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/cpu_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:38 on Nov 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/cpu_top.v 
# -- Compiling module cpu_top
# 
# Top level modules:
# 	cpu_top
# End time: 19:47:38 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/BancoRegistrador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:38 on Nov 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/BancoRegistrador.v 
# -- Compiling module BancoRegistrador
# 
# Top level modules:
# 	BancoRegistrador
# End time: 19:47:38 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:38 on Nov 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:47:38 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/Controle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:38 on Nov 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/Controle.v 
# -- Compiling module Controle
# 
# Top level modules:
# 	Controle
# End time: 19:47:38 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/Rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:38 on Nov 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/Rom.v 
# -- Compiling module Rom
# 
# Top level modules:
# 	Rom
# End time: 19:47:38 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/Ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:38 on Nov 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/Ram.v 
# -- Compiling module Ram
# 
# Top level modules:
# 	Ram
# End time: 19:47:38 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:38 on Nov 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 19:47:38 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/SomadorPC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:38 on Nov 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/SomadorPC.v 
# -- Compiling module SomadorPC
# 
# Top level modules:
# 	SomadorPC
# End time: 19:47:38 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/Mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:38 on Nov 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/Mux2x1.v 
# -- Compiling module Mux2x1
# 
# Top level modules:
# 	Mux2x1
# End time: 19:47:38 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/mux_write_reg_data.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:39 on Nov 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/mux_write_reg_data.v 
# -- Compiling module mux_write_reg_data
# 
# Top level modules:
# 	mux_write_reg_data
# End time: 19:47:39 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work /home/aug/Documents/projeto_final_cepedi/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:45 on Nov 27,2025
# vlog -reportprogress 300 -work work /home/aug/Documents/projeto_final_cepedi/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:47:45 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/aug/Documents/projeto_final_cepedi/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:47 on Nov 27,2025
# vlog -reportprogress 300 -work work /home/aug/Documents/projeto_final_cepedi/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:47:47 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 19:47:57 on Nov 27,2025
# Loading work.testbench
# Loading work.cpu_top
# Loading work.Controle
# Loading work.Rom
# Loading work.mux_write_reg_data
# Loading work.BancoRegistrador
# Loading work.ALU
# Loading work.Ram
# Loading work.Mux2x1
# Loading work.SomadorPC
# Loading work.ProgramCounter
# ** Warning: (vsim-3017) /home/aug/Documents/projeto_final_cepedi/testbench.v(7): [TFMPC] - Too few port connections. Expected 4, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT File: /home/aug/Documents/projeto_final_cepedi/cpu_top.v
# ** Warning: (vsim-3722) /home/aug/Documents/projeto_final_cepedi/testbench.v(7): [TFMPC] - Missing connection for port 'debug_alu_result'.
# ** Warning: (vsim-3722) /home/aug/Documents/projeto_final_cepedi/testbench.v(7): [TFMPC] - Missing connection for port 'debug_PC'.
vsim work.testbench
# End time: 19:48:01 on Nov 27,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# vsim work.testbench 
# Start time: 19:48:01 on Nov 27,2025
# Loading work.testbench
# Loading work.cpu_top
# Loading work.Controle
# Loading work.Rom
# Loading work.mux_write_reg_data
# Loading work.BancoRegistrador
# Loading work.ALU
# Loading work.Ram
# Loading work.Mux2x1
# Loading work.SomadorPC
# Loading work.ProgramCounter
# ** Warning: (vsim-3017) /home/aug/Documents/projeto_final_cepedi/testbench.v(7): [TFMPC] - Too few port connections. Expected 4, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT File: /home/aug/Documents/projeto_final_cepedi/cpu_top.v
# ** Warning: (vsim-3722) /home/aug/Documents/projeto_final_cepedi/testbench.v(7): [TFMPC] - Missing connection for port 'debug_alu_result'.
# ** Warning: (vsim-3722) /home/aug/Documents/projeto_final_cepedi/testbench.v(7): [TFMPC] - Missing connection for port 'debug_PC'.
add wave -position insertpoint sim:/testbench/DUT/*
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# === Iniciando Simulação ===
# t=0ns | PC=xx | Instr=xx | A=xx | B=xx | ALU=xx |	Zero=x | EQ=x | write_reg_data=xxxxxxxx | ram_write_data=xxxxxxxx | ram_data_out=00000000 | MemRead=x | MemWrite=x | write_enable=x
# t=10ns | PC=00 | Instr=61 | A=00 | B=00 | ALU=00 |	Zero=1 | EQ=1 | write_reg_data=00000001 | ram_write_data=00000000 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=1
# t=30ns | PC=01 | Instr=37 | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000 | MemRead=0 | MemWrite=1 | write_enable=0
# t=50ns | PC=02 | Instr=47 | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000001 | MemRead=1 | MemWrite=0 | write_enable=1
# t=70ns | PC=03 | Instr=69 | A=01 | B=01 | ALU=01 |	Zero=0 | EQ=1 | write_reg_data=00001001 | ram_write_data=00000001 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=1
# t=90ns | PC=04 | Instr=10 | A=09 | B=01 | ALU=08 |	Zero=0 | EQ=0 | write_reg_data=00001000 | ram_write_data=00001000 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=1
# t=110ns | PC=05 | Instr=36 | A=08 | B=01 | ALU=09 |	Zero=0 | EQ=0 | write_reg_data=00001001 | ram_write_data=00001001 | ram_data_out=00000000 | MemRead=0 | MemWrite=1 | write_enable=0
# t=130ns | PC=06 | Instr=00 | A=08 | B=01 | ALU=09 |	Zero=0 | EQ=0 | write_reg_data=00001001 | ram_write_data=00001001 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=1
# t=150ns | PC=07 | Instr=34 | A=09 | B=01 | ALU=0a |	Zero=0 | EQ=0 | write_reg_data=00001010 | ram_write_data=00001010 | ram_data_out=00000000 | MemRead=0 | MemWrite=1 | write_enable=0
# t=170ns | PC=08 | Instr=56 | A=09 | B=01 | ALU=0a |	Zero=0 | EQ=0 | write_reg_data=00001010 | ram_write_data=00001010 | ram_data_out=00000000 | MemRead=0 | MemWrite=1 | write_enable=0
# t=190ns | PC=09 | Instr=28 | A=09 | B=01 | ALU=0a |	Zero=0 | EQ=0 | write_reg_data=00000000 | ram_write_data=00001010 | ram_data_out=00000000 | MemRead=1 | MemWrite=0 | write_enable=1
# t=210ns | PC=0a | Instr=48 | A=00 | B=01 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000000 | ram_write_data=00000001 | ram_data_out=00000000 | MemRead=1 | MemWrite=0 | write_enable=1
# t=230ns | PC=0b | Instr=7f | A=00 | B=00 | ALU=00 |	Zero=1 | EQ=1 | write_reg_data=00000000 | ram_write_data=00000000 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=0
# t=250ns | PC=0f | Instr=ac | A=00 | B=00 | ALU=00 |	Zero=1 | EQ=1 | write_reg_data=00000000 | ram_write_data=00000000 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=0
# t=270ns | PC=0c | Instr=61 | A=00 | B=00 | ALU=00 |	Zero=1 | EQ=1 | write_reg_data=00000001 | ram_write_data=00000000 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=1
# t=290ns | PC=0d | Instr=90 | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=1
# t=310ns | PC=0e | Instr=80 | A=01 | B=00 | ALU=00 |	Zero=1 | EQ=0 | write_reg_data=00000000 | ram_write_data=00000000 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=1
# t=330ns | PC=0f | Instr=ac | A=00 | B=00 | ALU=00 |	Zero=1 | EQ=1 | write_reg_data=00000000 | ram_write_data=00000000 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=0
# t=350ns | PC=0c | Instr=61 | A=00 | B=00 | ALU=00 |	Zero=1 | EQ=1 | write_reg_data=00000001 | ram_write_data=00000000 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=1
# t=370ns | PC=0d | Instr=90 | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=1
# t=390ns | PC=0e | Instr=80 | A=01 | B=00 | ALU=00 |	Zero=1 | EQ=0 | write_reg_data=00000000 | ram_write_data=00000000 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=1
# t=410ns | PC=0f | Instr=ac | A=00 | B=00 | ALU=00 |	Zero=1 | EQ=1 | write_reg_data=00000000 | ram_write_data=00000000 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=0
# t=430ns | PC=0c | Instr=61 | A=00 | B=00 | ALU=00 |	Zero=1 | EQ=1 | write_reg_data=00000001 | ram_write_data=00000000 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=1
# t=450ns | PC=0d | Instr=90 | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=1
# t=470ns | PC=0e | Instr=80 | A=01 | B=00 | ALU=00 |	Zero=1 | EQ=0 | write_reg_data=00000000 | ram_write_data=00000000 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=1
# t=490ns | PC=0f | Instr=ac | A=00 | B=00 | ALU=00 |	Zero=1 | EQ=1 | write_reg_data=00000000 | ram_write_data=00000000 | ram_data_out=00000000 | MemRead=0 | MemWrite=0 | write_enable=0
# === Fim da Simulação ===
# ** Note: $stop    : /home/aug/Documents/projeto_final_cepedi/testbench.v(60)
#    Time: 500 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/aug/Documents/projeto_final_cepedi/testbench.v line 60
run -over
# End time: 19:49:56 on Nov 27,2025, Elapsed time: 0:01:55
# Errors: 0, Warnings: 10
