

================================================================
== Vivado HLS Report for 'operator_float_div7'
================================================================
* Date:           Fri Aug 31 16:01:22 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div7
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.173|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   35|   35|   35|   35|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div7_chunk_fu_102  |lut_div7_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.17>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 28 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [test.cpp:63->test.cpp:573]   --->   Operation 29 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [test.cpp:64->test.cpp:573]   --->   Operation 30 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [test.cpp:65->test.cpp:573]   --->   Operation 31 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i32 %p_Val2_s to i23" [test.cpp:66->test.cpp:573]   --->   Operation 32 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.51ns)   --->   "%tmp = icmp ult i23 %new_mant_V_1, -2097152" [test.cpp:579]   --->   Operation 33 'icmp' 'tmp' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.65ns)   --->   "%shift_V_cast_cast = select i1 %tmp, i8 3, i8 2" [test.cpp:579]   --->   Operation 34 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_s, i32 24, i32 30)" [test.cpp:589]   --->   Operation 35 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.18ns)   --->   "%icmp = icmp eq i7 %tmp_12, 0" [test.cpp:589]   --->   Operation 36 'icmp' 'icmp' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 37 [1/1] (1.22ns)   --->   "%tmp_3 = icmp eq i8 %new_exp_V, 0" [test.cpp:585]   --->   Operation 37 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.22ns)   --->   "%tmp_4 = icmp ult i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:588]   --->   Operation 38 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.39ns)   --->   "%shift_V = sub i8 1, %new_exp_V" [test.cpp:590]   --->   Operation 39 'sub' 'shift_V' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -1, %new_exp_V" [test.cpp:592]   --->   Operation 40 'add' 'shift_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2_demorgan = or i1 %tmp_3, %tmp_4" [test.cpp:585]   --->   Operation 41 'or' 'sel_tmp2_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2 = xor i1 %sel_tmp2_demorgan, true" [test.cpp:585]   --->   Operation 42 'xor' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = and i1 %icmp, %sel_tmp2" [test.cpp:589]   --->   Operation 43 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp3, i8 %shift_V, i8 %shift_V_1" [test.cpp:589]   --->   Operation 44 'select' 'shift_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_3, i8 0, i8 %shift_V_2" [test.cpp:585]   --->   Operation 45 'select' 'shift_V_3' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 46 [1/1] (1.22ns)   --->   "%tmp_1 = icmp ugt i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:581]   --->   Operation 46 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %shift_V_cast_cast" [test.cpp:584]   --->   Operation 47 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %tmp_3, true" [test.cpp:585]   --->   Operation 48 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_4, %sel_tmp6" [test.cpp:588]   --->   Operation 49 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp7, i8 %shift_V_cast_cast, i8 %shift_V_3" [test.cpp:588]   --->   Operation 50 'select' 'shift_V_4' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.22ns)   --->   "%tmp_5 = icmp eq i8 %new_exp_V, -1" [test.cpp:603]   --->   Operation 51 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_s = select i1 %tmp_5, i8 -1, i8 0" [test.cpp:603]   --->   Operation 52 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_8 = or i1 %tmp_5, %tmp_1" [test.cpp:603]   --->   Operation 53 'or' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_8, i8 %p_s, i8 %new_exp_V_1" [test.cpp:603]   --->   Operation 54 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_9 = zext i23 %new_mant_V_1 to i32" [test.cpp:596]   --->   Operation 55 'zext' 'tmp_9' <Predicate = (!icmp)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %shift_V_4 to i32" [test.cpp:596]   --->   Operation 56 'zext' 'tmp_s' <Predicate = (!icmp)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %shift_V_4 to i23" [test.cpp:596]   --->   Operation 57 'zext' 'tmp_cast' <Predicate = (icmp)> <Delay = 0.00>
ST_4 : Operation 58 [4/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:596]   --->   Operation 58 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [4/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:598]   --->   Operation 59 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 60 [3/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:596]   --->   Operation 60 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [3/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:598]   --->   Operation 61 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 62 [2/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:596]   --->   Operation 62 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [2/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:598]   --->   Operation 63 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.91>
ST_7 : Operation 64 [1/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:596]   --->   Operation 64 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:598]   --->   Operation 65 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %tmp_7 to i27" [test.cpp:598]   --->   Operation 66 'trunc' 'tmp_13' <Predicate = (!icmp)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.59>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_6 = zext i23 %tmp_2 to i27" [test.cpp:596]   --->   Operation 67 'zext' 'tmp_6' <Predicate = (icmp)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.59ns)   --->   "%xf_V = select i1 %icmp, i27 %tmp_6, i27 %tmp_13" [test.cpp:589]   --->   Operation 68 'select' 'xf_V' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.69>
ST_9 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%p_Result_s = call i27 @_ssdm_op_BitSet.i27.i27.i32.i1(i27 %xf_V, i32 23, i1 true)" [test.cpp:600]   --->   Operation 69 'bitset' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%xf_V_1 = select i1 %tmp_3, i27 %xf_V, i27 %p_Result_s" [test.cpp:585]   --->   Operation 70 'select' 'xf_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (1.69ns) (out node of the LUT)   --->   "%xf_V_4 = add i27 3, %xf_V_1" [test.cpp:601]   --->   Operation 71 'add' 'xf_V_4' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%d_chunk_V = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 24, i32 26) nounwind" [test.cpp:527->test.cpp:558->test.cpp:602]   --->   Operation 72 'partselect' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 21, i32 23) nounwind" [test.cpp:530->test.cpp:558->test.cpp:602]   --->   Operation 73 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 18, i32 20) nounwind" [test.cpp:533->test.cpp:558->test.cpp:602]   --->   Operation 74 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 15, i32 17) nounwind" [test.cpp:536->test.cpp:558->test.cpp:602]   --->   Operation 75 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 12, i32 14) nounwind" [test.cpp:539->test.cpp:558->test.cpp:602]   --->   Operation 76 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 9, i32 11) nounwind" [test.cpp:542->test.cpp:558->test.cpp:602]   --->   Operation 77 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 6, i32 8) nounwind" [test.cpp:545->test.cpp:558->test.cpp:602]   --->   Operation 78 'partselect' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%d_chunk_V_7 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 3, i32 5) nounwind" [test.cpp:548->test.cpp:558->test.cpp:602]   --->   Operation 79 'partselect' 'd_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%d_chunk_V_8 = trunc i27 %xf_V_4 to i3" [test.cpp:551->test.cpp:558->test.cpp:602]   --->   Operation 80 'trunc' 'd_chunk_V_8' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.41>
ST_10 : Operation 81 [2/2] (1.41ns)   --->   "%call_ret1_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:528->test.cpp:558->test.cpp:602]   --->   Operation 81 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.33>
ST_11 : Operation 82 [1/2] (1.33ns)   --->   "%call_ret1_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:528->test.cpp:558->test.cpp:602]   --->   Operation 82 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i3, i3 } %call_ret1_i_i, 1" [test.cpp:528->test.cpp:558->test.cpp:602]   --->   Operation 83 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.41>
ST_12 : Operation 84 [2/2] (1.41ns)   --->   "%call_ret2_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [test.cpp:531->test.cpp:558->test.cpp:602]   --->   Operation 84 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.33>
ST_13 : Operation 85 [1/2] (1.33ns)   --->   "%call_ret2_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [test.cpp:531->test.cpp:558->test.cpp:602]   --->   Operation 85 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i3, i3 } %call_ret2_i_i, 1" [test.cpp:531->test.cpp:558->test.cpp:602]   --->   Operation 86 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.41>
ST_14 : Operation 87 [2/2] (1.41ns)   --->   "%call_ret3_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_2, i3 %r_V_1) nounwind" [test.cpp:534->test.cpp:558->test.cpp:602]   --->   Operation 87 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.33>
ST_15 : Operation 88 [1/2] (1.33ns)   --->   "%call_ret3_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_2, i3 %r_V_1) nounwind" [test.cpp:534->test.cpp:558->test.cpp:602]   --->   Operation 88 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i3, i3 } %call_ret3_i_i, 1" [test.cpp:534->test.cpp:558->test.cpp:602]   --->   Operation 89 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.41>
ST_16 : Operation 90 [2/2] (1.41ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_3, i3 %r_V_2) nounwind" [test.cpp:537->test.cpp:558->test.cpp:602]   --->   Operation 90 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.33>
ST_17 : Operation 91 [1/2] (1.33ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_3, i3 %r_V_2) nounwind" [test.cpp:537->test.cpp:558->test.cpp:602]   --->   Operation 91 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i3, i3 } %call_ret4_i_i, 1" [test.cpp:537->test.cpp:558->test.cpp:602]   --->   Operation 92 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.41>
ST_18 : Operation 93 [2/2] (1.41ns)   --->   "%call_ret5_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_4, i3 %r_V_3) nounwind" [test.cpp:540->test.cpp:558->test.cpp:602]   --->   Operation 93 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.33>
ST_19 : Operation 94 [1/2] (1.33ns)   --->   "%call_ret5_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_4, i3 %r_V_3) nounwind" [test.cpp:540->test.cpp:558->test.cpp:602]   --->   Operation 94 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i3, i3 } %call_ret5_i_i, 1" [test.cpp:540->test.cpp:558->test.cpp:602]   --->   Operation 95 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 1.41>
ST_20 : Operation 96 [2/2] (1.41ns)   --->   "%call_ret6_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_5, i3 %r_V_4) nounwind" [test.cpp:543->test.cpp:558->test.cpp:602]   --->   Operation 96 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.33>
ST_21 : Operation 97 [1/2] (1.33ns)   --->   "%call_ret6_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_5, i3 %r_V_4) nounwind" [test.cpp:543->test.cpp:558->test.cpp:602]   --->   Operation 97 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i3, i3 } %call_ret6_i_i, 1" [test.cpp:543->test.cpp:558->test.cpp:602]   --->   Operation 98 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.41>
ST_22 : Operation 99 [2/2] (1.41ns)   --->   "%call_ret7_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_6, i3 %r_V_5) nounwind" [test.cpp:546->test.cpp:558->test.cpp:602]   --->   Operation 99 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 1.33>
ST_23 : Operation 100 [1/2] (1.33ns)   --->   "%call_ret7_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_6, i3 %r_V_5) nounwind" [test.cpp:546->test.cpp:558->test.cpp:602]   --->   Operation 100 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%r_V_6 = extractvalue { i3, i3 } %call_ret7_i_i, 1" [test.cpp:546->test.cpp:558->test.cpp:602]   --->   Operation 101 'extractvalue' 'r_V_6' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.41>
ST_24 : Operation 102 [2/2] (1.41ns)   --->   "%call_ret8_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_7, i3 %r_V_6) nounwind" [test.cpp:549->test.cpp:558->test.cpp:602]   --->   Operation 102 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 1.33>
ST_25 : Operation 103 [1/2] (1.33ns)   --->   "%call_ret8_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_7, i3 %r_V_6) nounwind" [test.cpp:549->test.cpp:558->test.cpp:602]   --->   Operation 103 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 104 [1/1] (0.00ns)   --->   "%r_V_7 = extractvalue { i3, i3 } %call_ret8_i_i, 1" [test.cpp:549->test.cpp:558->test.cpp:602]   --->   Operation 104 'extractvalue' 'r_V_7' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.41>
ST_26 : Operation 105 [2/2] (1.41ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_8, i3 %r_V_7) nounwind" [test.cpp:552->test.cpp:558->test.cpp:602]   --->   Operation 105 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.06>
ST_27 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !223"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !229"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @operator_float_div7_s) nounwind"   --->   Operation 108 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V = extractvalue { i3, i3 } %call_ret2_i_i, 0" [test.cpp:531->test.cpp:558->test.cpp:602]   --->   Operation 109 'extractvalue' 'q_chunk_V' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_1 = extractvalue { i3, i3 } %call_ret3_i_i, 0" [test.cpp:534->test.cpp:558->test.cpp:602]   --->   Operation 110 'extractvalue' 'q_chunk_V_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_2 = extractvalue { i3, i3 } %call_ret4_i_i, 0" [test.cpp:537->test.cpp:558->test.cpp:602]   --->   Operation 111 'extractvalue' 'q_chunk_V_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_3 = extractvalue { i3, i3 } %call_ret5_i_i, 0" [test.cpp:540->test.cpp:558->test.cpp:602]   --->   Operation 112 'extractvalue' 'q_chunk_V_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_4 = extractvalue { i3, i3 } %call_ret6_i_i, 0" [test.cpp:543->test.cpp:558->test.cpp:602]   --->   Operation 113 'extractvalue' 'q_chunk_V_4' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_5 = extractvalue { i3, i3 } %call_ret7_i_i, 0" [test.cpp:546->test.cpp:558->test.cpp:602]   --->   Operation 114 'extractvalue' 'q_chunk_V_5' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_6 = extractvalue { i3, i3 } %call_ret8_i_i, 0" [test.cpp:549->test.cpp:558->test.cpp:602]   --->   Operation 115 'extractvalue' 'q_chunk_V_6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 116 [1/2] (1.33ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_8, i3 %r_V_7) nounwind" [test.cpp:552->test.cpp:558->test.cpp:602]   --->   Operation 116 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_7 = extractvalue { i3, i3 } %call_ret_i_i, 0" [test.cpp:552->test.cpp:558->test.cpp:602]   --->   Operation 117 'extractvalue' 'q_chunk_V_7' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%tmp_16 = trunc i3 %q_chunk_V to i2" [test.cpp:531->test.cpp:558->test.cpp:602]   --->   Operation 118 'trunc' 'tmp_16' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%new_mant_V = call i23 @_ssdm_op_BitConcatenate.i23.i2.i3.i3.i3.i3.i3.i3.i3(i2 %tmp_16, i3 %q_chunk_V_1, i3 %q_chunk_V_2, i3 %q_chunk_V_3, i3 %q_chunk_V_4, i3 %q_chunk_V_5, i3 %q_chunk_V_6, i3 %q_chunk_V_7)" [test.cpp:602]   --->   Operation 119 'bitconcatenate' 'new_mant_V' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 120 [1/1] (0.73ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_5, i23 %new_mant_V_1, i23 %new_mant_V" [test.cpp:603]   --->   Operation 120 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [test.cpp:79->test.cpp:607]   --->   Operation 121 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 122 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_1 to float" [test.cpp:80->test.cpp:607]   --->   Operation 122 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 123 [1/1] (0.00ns)   --->   "ret float %out" [test.cpp:608]   --->   Operation 123 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 0000000000000000000000000000]
p_Val2_s          (bitcast       ) [ 0000000000000000000000000000]
p_Repl2_2         (bitselect     ) [ 0011111111111111111111111111]
new_exp_V         (partselect    ) [ 0011000000000000000000000000]
new_mant_V_1      (trunc         ) [ 0011111111111111111111111111]
tmp               (icmp          ) [ 0000000000000000000000000000]
shift_V_cast_cast (select        ) [ 0011000000000000000000000000]
tmp_12            (partselect    ) [ 0000000000000000000000000000]
icmp              (icmp          ) [ 0011111110000000000000000000]
tmp_3             (icmp          ) [ 0001111111000000000000000000]
tmp_4             (icmp          ) [ 0001000000000000000000000000]
shift_V           (sub           ) [ 0000000000000000000000000000]
shift_V_1         (add           ) [ 0000000000000000000000000000]
sel_tmp2_demorgan (or            ) [ 0000000000000000000000000000]
sel_tmp2          (xor           ) [ 0000000000000000000000000000]
sel_tmp3          (and           ) [ 0000000000000000000000000000]
shift_V_2         (select        ) [ 0000000000000000000000000000]
shift_V_3         (select        ) [ 0001000000000000000000000000]
tmp_1             (icmp          ) [ 0000000000000000000000000000]
new_exp_V_1       (sub           ) [ 0000000000000000000000000000]
sel_tmp6          (xor           ) [ 0000000000000000000000000000]
sel_tmp7          (and           ) [ 0000000000000000000000000000]
shift_V_4         (select        ) [ 0000100000000000000000000000]
tmp_5             (icmp          ) [ 0000111111111111111111111111]
p_s               (select        ) [ 0000000000000000000000000000]
tmp_8             (or            ) [ 0000000000000000000000000000]
p_Repl2_1         (select        ) [ 0000111111111111111111111111]
tmp_9             (zext          ) [ 0000011100000000000000000000]
tmp_s             (zext          ) [ 0000011100000000000000000000]
tmp_cast          (zext          ) [ 0000011100000000000000000000]
tmp_2             (lshr          ) [ 0000000010000000000000000000]
tmp_7             (shl           ) [ 0000000000000000000000000000]
tmp_13            (trunc         ) [ 0000000010000000000000000000]
tmp_6             (zext          ) [ 0000000000000000000000000000]
xf_V              (select        ) [ 0000000001000000000000000000]
p_Result_s        (bitset        ) [ 0000000000000000000000000000]
xf_V_1            (select        ) [ 0000000000000000000000000000]
xf_V_4            (add           ) [ 0000000000000000000000000000]
d_chunk_V         (partselect    ) [ 0000000000110000000000000000]
d_chunk_V_1       (partselect    ) [ 0000000000111100000000000000]
d_chunk_V_2       (partselect    ) [ 0000000000111111000000000000]
d_chunk_V_3       (partselect    ) [ 0000000000111111110000000000]
d_chunk_V_4       (partselect    ) [ 0000000000111111111100000000]
d_chunk_V_5       (partselect    ) [ 0000000000111111111111000000]
d_chunk_V_6       (partselect    ) [ 0000000000111111111111110000]
d_chunk_V_7       (partselect    ) [ 0000000000111111111111111100]
d_chunk_V_8       (trunc         ) [ 0000000000111111111111111111]
call_ret1_i_i     (call          ) [ 0000000000000000000000000000]
r_V               (extractvalue  ) [ 0000000000001100000000000000]
call_ret2_i_i     (call          ) [ 0000000000000011111111111111]
r_V_1             (extractvalue  ) [ 0000000000000011000000000000]
call_ret3_i_i     (call          ) [ 0000000000000000111111111111]
r_V_2             (extractvalue  ) [ 0000000000000000110000000000]
call_ret4_i_i     (call          ) [ 0000000000000000001111111111]
r_V_3             (extractvalue  ) [ 0000000000000000001100000000]
call_ret5_i_i     (call          ) [ 0000000000000000000011111111]
r_V_4             (extractvalue  ) [ 0000000000000000000011000000]
call_ret6_i_i     (call          ) [ 0000000000000000000000111111]
r_V_5             (extractvalue  ) [ 0000000000000000000000110000]
call_ret7_i_i     (call          ) [ 0000000000000000000000001111]
r_V_6             (extractvalue  ) [ 0000000000000000000000001100]
call_ret8_i_i     (call          ) [ 0000000000000000000000000011]
r_V_7             (extractvalue  ) [ 0000000000000000000000000011]
StgValue_106      (specbitsmap   ) [ 0000000000000000000000000000]
StgValue_107      (specbitsmap   ) [ 0000000000000000000000000000]
StgValue_108      (spectopmodule ) [ 0000000000000000000000000000]
q_chunk_V         (extractvalue  ) [ 0000000000000000000000000000]
q_chunk_V_1       (extractvalue  ) [ 0000000000000000000000000000]
q_chunk_V_2       (extractvalue  ) [ 0000000000000000000000000000]
q_chunk_V_3       (extractvalue  ) [ 0000000000000000000000000000]
q_chunk_V_4       (extractvalue  ) [ 0000000000000000000000000000]
q_chunk_V_5       (extractvalue  ) [ 0000000000000000000000000000]
q_chunk_V_6       (extractvalue  ) [ 0000000000000000000000000000]
call_ret_i_i      (call          ) [ 0000000000000000000000000000]
q_chunk_V_7       (extractvalue  ) [ 0000000000000000000000000000]
tmp_16            (trunc         ) [ 0000000000000000000000000000]
new_mant_V        (bitconcatenate) [ 0000000000000000000000000000]
p_Repl2_s         (select        ) [ 0000000000000000000000000000]
p_Result_1        (bitconcatenate) [ 0000000000000000000000000000]
out               (bitcast       ) [ 0000000000000000000000000000]
StgValue_123      (ret           ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i27.i27.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div7_chunk"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_float_div7_s"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i2.i3.i3.i3.i3.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="in_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_lut_div7_chunk_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="1"/>
<pin id="105" dir="0" index="2" bw="3" slack="0"/>
<pin id="106" dir="0" index="3" bw="1" slack="0"/>
<pin id="107" dir="0" index="4" bw="1" slack="0"/>
<pin id="108" dir="0" index="5" bw="1" slack="0"/>
<pin id="109" dir="0" index="6" bw="1" slack="0"/>
<pin id="110" dir="0" index="7" bw="1" slack="0"/>
<pin id="111" dir="0" index="8" bw="1" slack="0"/>
<pin id="112" dir="1" index="9" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i_i/10 call_ret2_i_i/12 call_ret3_i_i/14 call_ret4_i_i/16 call_ret5_i_i/18 call_ret6_i_i/20 call_ret7_i_i/22 call_ret8_i_i/24 call_ret_i_i/26 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/11 r_V_1/13 r_V_2/15 r_V_3/17 r_V_4/19 r_V_5/21 r_V_6/23 r_V_7/25 "/>
</bind>
</comp>

<comp id="125" class="1005" name="reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="1"/>
<pin id="127" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_1 r_V_2 r_V_3 r_V_4 r_V_5 r_V_6 r_V_7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_Val2_s_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_Repl2_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="6" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="new_exp_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="0" index="3" bw="6" slack="0"/>
<pin id="147" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="new_mant_V_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="23" slack="0"/>
<pin id="158" dir="0" index="1" bw="23" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="shift_V_cast_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_12_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="6" slack="0"/>
<pin id="174" dir="0" index="3" bw="6" slack="0"/>
<pin id="175" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_4_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="1"/>
<pin id="193" dir="0" index="1" bw="8" slack="1"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="shift_V_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="1"/>
<pin id="198" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shift_V_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="1"/>
<pin id="203" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sel_tmp2_demorgan_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sel_tmp2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sel_tmp3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="shift_V_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="shift_V_3_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="8" slack="0"/>
<pin id="234" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="2"/>
<pin id="240" dir="0" index="1" bw="8" slack="2"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="new_exp_V_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="2"/>
<pin id="244" dir="0" index="1" bw="3" slack="2"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sel_tmp6_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sel_tmp7_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="shift_V_4_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="3" slack="2"/>
<pin id="259" dir="0" index="2" bw="8" slack="1"/>
<pin id="260" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_5_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="2"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_8_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_Repl2_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="8" slack="24"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_9_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="23" slack="3"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_s_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="1"/>
<pin id="297" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="23" slack="3"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="23" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_13_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_6_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="23" slack="1"/>
<pin id="315" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="xf_V_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="7"/>
<pin id="318" dir="0" index="1" bw="23" slack="0"/>
<pin id="319" dir="0" index="2" bw="27" slack="1"/>
<pin id="320" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="27" slack="0"/>
<pin id="324" dir="0" index="1" bw="27" slack="1"/>
<pin id="325" dir="0" index="2" bw="6" slack="0"/>
<pin id="326" dir="0" index="3" bw="1" slack="0"/>
<pin id="327" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="xf_V_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="7"/>
<pin id="333" dir="0" index="1" bw="27" slack="1"/>
<pin id="334" dir="0" index="2" bw="27" slack="0"/>
<pin id="335" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="xf_V_4_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="0" index="1" bw="27" slack="0"/>
<pin id="340" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_4/9 "/>
</bind>
</comp>

<comp id="343" class="1004" name="d_chunk_V_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="0" index="1" bw="27" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="0" index="3" bw="6" slack="0"/>
<pin id="348" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="d_chunk_V_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="0" index="1" bw="27" slack="0"/>
<pin id="356" dir="0" index="2" bw="6" slack="0"/>
<pin id="357" dir="0" index="3" bw="6" slack="0"/>
<pin id="358" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_1/9 "/>
</bind>
</comp>

<comp id="363" class="1004" name="d_chunk_V_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="0"/>
<pin id="365" dir="0" index="1" bw="27" slack="0"/>
<pin id="366" dir="0" index="2" bw="6" slack="0"/>
<pin id="367" dir="0" index="3" bw="6" slack="0"/>
<pin id="368" dir="1" index="4" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_2/9 "/>
</bind>
</comp>

<comp id="373" class="1004" name="d_chunk_V_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="0" index="1" bw="27" slack="0"/>
<pin id="376" dir="0" index="2" bw="5" slack="0"/>
<pin id="377" dir="0" index="3" bw="6" slack="0"/>
<pin id="378" dir="1" index="4" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_3/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="d_chunk_V_4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="0" index="1" bw="27" slack="0"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="0" index="3" bw="5" slack="0"/>
<pin id="388" dir="1" index="4" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_4/9 "/>
</bind>
</comp>

<comp id="393" class="1004" name="d_chunk_V_5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="0"/>
<pin id="395" dir="0" index="1" bw="27" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="0" index="3" bw="5" slack="0"/>
<pin id="398" dir="1" index="4" bw="3" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_5/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="d_chunk_V_6_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="0" index="1" bw="27" slack="0"/>
<pin id="406" dir="0" index="2" bw="4" slack="0"/>
<pin id="407" dir="0" index="3" bw="5" slack="0"/>
<pin id="408" dir="1" index="4" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_6/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="d_chunk_V_7_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="0" index="1" bw="27" slack="0"/>
<pin id="416" dir="0" index="2" bw="3" slack="0"/>
<pin id="417" dir="0" index="3" bw="4" slack="0"/>
<pin id="418" dir="1" index="4" bw="3" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_7/9 "/>
</bind>
</comp>

<comp id="423" class="1004" name="d_chunk_V_8_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="27" slack="0"/>
<pin id="425" dir="1" index="1" bw="3" slack="17"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d_chunk_V_8/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="q_chunk_V_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="14"/>
<pin id="429" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/27 "/>
</bind>
</comp>

<comp id="430" class="1004" name="q_chunk_V_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="12"/>
<pin id="432" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_1/27 "/>
</bind>
</comp>

<comp id="433" class="1004" name="q_chunk_V_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="10"/>
<pin id="435" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_2/27 "/>
</bind>
</comp>

<comp id="436" class="1004" name="q_chunk_V_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="8"/>
<pin id="438" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_3/27 "/>
</bind>
</comp>

<comp id="439" class="1004" name="q_chunk_V_4_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="6"/>
<pin id="441" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_4/27 "/>
</bind>
</comp>

<comp id="442" class="1004" name="q_chunk_V_5_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="4"/>
<pin id="444" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_5/27 "/>
</bind>
</comp>

<comp id="445" class="1004" name="q_chunk_V_6_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="2"/>
<pin id="447" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_6/27 "/>
</bind>
</comp>

<comp id="448" class="1004" name="q_chunk_V_7_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_7/27 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_16_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/27 "/>
</bind>
</comp>

<comp id="456" class="1004" name="new_mant_V_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="23" slack="0"/>
<pin id="458" dir="0" index="1" bw="2" slack="0"/>
<pin id="459" dir="0" index="2" bw="3" slack="0"/>
<pin id="460" dir="0" index="3" bw="3" slack="0"/>
<pin id="461" dir="0" index="4" bw="3" slack="0"/>
<pin id="462" dir="0" index="5" bw="3" slack="0"/>
<pin id="463" dir="0" index="6" bw="3" slack="0"/>
<pin id="464" dir="0" index="7" bw="3" slack="0"/>
<pin id="465" dir="0" index="8" bw="3" slack="0"/>
<pin id="466" dir="1" index="9" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V/27 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_Repl2_s_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="24"/>
<pin id="478" dir="0" index="1" bw="23" slack="26"/>
<pin id="479" dir="0" index="2" bw="23" slack="0"/>
<pin id="480" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/27 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_Result_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="26"/>
<pin id="485" dir="0" index="2" bw="8" slack="24"/>
<pin id="486" dir="0" index="3" bw="23" slack="0"/>
<pin id="487" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/27 "/>
</bind>
</comp>

<comp id="490" class="1004" name="out_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/27 "/>
</bind>
</comp>

<comp id="494" class="1005" name="p_Repl2_2_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="26"/>
<pin id="496" dir="1" index="1" bw="1" slack="26"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="499" class="1005" name="new_exp_V_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="1"/>
<pin id="501" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V "/>
</bind>
</comp>

<comp id="510" class="1005" name="new_mant_V_1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="23" slack="3"/>
<pin id="512" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="517" class="1005" name="shift_V_cast_cast_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="1"/>
<pin id="519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_cast_cast "/>
</bind>
</comp>

<comp id="525" class="1005" name="icmp_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_3_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_4_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="542" class="1005" name="shift_V_3_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="1"/>
<pin id="544" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_3 "/>
</bind>
</comp>

<comp id="547" class="1005" name="shift_V_4_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="1"/>
<pin id="549" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_4 "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_5_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="24"/>
<pin id="555" dir="1" index="1" bw="1" slack="24"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="558" class="1005" name="p_Repl2_1_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="24"/>
<pin id="560" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_9_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="568" class="1005" name="tmp_s_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp_cast_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="23" slack="1"/>
<pin id="575" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp_2_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="23" slack="1"/>
<pin id="580" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="583" class="1005" name="tmp_13_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="27" slack="1"/>
<pin id="585" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="588" class="1005" name="xf_V_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="27" slack="1"/>
<pin id="590" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="594" class="1005" name="d_chunk_V_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="3" slack="1"/>
<pin id="596" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="599" class="1005" name="d_chunk_V_1_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="3"/>
<pin id="601" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="d_chunk_V_1 "/>
</bind>
</comp>

<comp id="604" class="1005" name="d_chunk_V_2_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="5"/>
<pin id="606" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="d_chunk_V_2 "/>
</bind>
</comp>

<comp id="609" class="1005" name="d_chunk_V_3_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="7"/>
<pin id="611" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="d_chunk_V_3 "/>
</bind>
</comp>

<comp id="614" class="1005" name="d_chunk_V_4_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="9"/>
<pin id="616" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="d_chunk_V_4 "/>
</bind>
</comp>

<comp id="619" class="1005" name="d_chunk_V_5_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="11"/>
<pin id="621" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opset="d_chunk_V_5 "/>
</bind>
</comp>

<comp id="624" class="1005" name="d_chunk_V_6_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="13"/>
<pin id="626" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="d_chunk_V_6 "/>
</bind>
</comp>

<comp id="629" class="1005" name="d_chunk_V_7_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="15"/>
<pin id="631" dir="1" index="1" bw="3" slack="15"/>
</pin_list>
<bind>
<opset="d_chunk_V_7 "/>
</bind>
</comp>

<comp id="634" class="1005" name="d_chunk_V_8_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="17"/>
<pin id="636" dir="1" index="1" bw="3" slack="17"/>
</pin_list>
<bind>
<opset="d_chunk_V_8 "/>
</bind>
</comp>

<comp id="639" class="1005" name="call_ret2_i_i_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="14"/>
<pin id="641" dir="1" index="1" bw="6" slack="14"/>
</pin_list>
<bind>
<opset="call_ret2_i_i "/>
</bind>
</comp>

<comp id="644" class="1005" name="call_ret3_i_i_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="12"/>
<pin id="646" dir="1" index="1" bw="6" slack="12"/>
</pin_list>
<bind>
<opset="call_ret3_i_i "/>
</bind>
</comp>

<comp id="649" class="1005" name="call_ret4_i_i_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="6" slack="10"/>
<pin id="651" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="call_ret4_i_i "/>
</bind>
</comp>

<comp id="654" class="1005" name="call_ret5_i_i_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="8"/>
<pin id="656" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="call_ret5_i_i "/>
</bind>
</comp>

<comp id="659" class="1005" name="call_ret6_i_i_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="6"/>
<pin id="661" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="call_ret6_i_i "/>
</bind>
</comp>

<comp id="664" class="1005" name="call_ret7_i_i_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="4"/>
<pin id="666" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="call_ret7_i_i "/>
</bind>
</comp>

<comp id="669" class="1005" name="call_ret8_i_i_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="6" slack="2"/>
<pin id="671" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="call_ret8_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="113"><net_src comp="80" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="82" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="102" pin=5"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="102" pin=6"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="102" pin=7"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="102" pin=8"/></net>

<net id="124"><net_src comp="102" pin="9"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="133"><net_src comp="96" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="130" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="130" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="130" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="184"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="186" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="191" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="211" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="195" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="200" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="186" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="222" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="38" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="262" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="238" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="267" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="242" pin="2"/><net_sink comp="281" pin=2"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="289" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="292" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="336"><net_src comp="322" pin="4"/><net_sink comp="331" pin=2"/></net>

<net id="341"><net_src comp="48" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="349"><net_src comp="50" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="337" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="34" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="359"><net_src comp="50" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="337" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="22" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="337" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="58" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="379"><net_src comp="50" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="337" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="62" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="389"><net_src comp="50" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="337" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="66" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="399"><net_src comp="50" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="337" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="68" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="70" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="409"><net_src comp="50" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="337" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="72" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="74" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="337" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="76" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="78" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="337" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="451"><net_src comp="102" pin="9"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="427" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="467"><net_src comp="92" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="468"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="469"><net_src comp="430" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="470"><net_src comp="433" pin="1"/><net_sink comp="456" pin=3"/></net>

<net id="471"><net_src comp="436" pin="1"/><net_sink comp="456" pin=4"/></net>

<net id="472"><net_src comp="439" pin="1"/><net_sink comp="456" pin=5"/></net>

<net id="473"><net_src comp="442" pin="1"/><net_sink comp="456" pin=6"/></net>

<net id="474"><net_src comp="445" pin="1"/><net_sink comp="456" pin=7"/></net>

<net id="475"><net_src comp="448" pin="1"/><net_sink comp="456" pin=8"/></net>

<net id="481"><net_src comp="456" pin="9"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="94" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="476" pin="3"/><net_sink comp="482" pin=3"/></net>

<net id="493"><net_src comp="482" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="134" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="502"><net_src comp="142" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="505"><net_src comp="499" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="506"><net_src comp="499" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="508"><net_src comp="499" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="509"><net_src comp="499" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="513"><net_src comp="152" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="516"><net_src comp="510" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="520"><net_src comp="162" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="524"><net_src comp="517" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="528"><net_src comp="180" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="534"><net_src comp="186" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="540"><net_src comp="191" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="545"><net_src comp="230" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="550"><net_src comp="256" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="556"><net_src comp="262" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="561"><net_src comp="281" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="566"><net_src comp="289" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="571"><net_src comp="292" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="576"><net_src comp="295" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="581"><net_src comp="298" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="586"><net_src comp="309" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="591"><net_src comp="316" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="597"><net_src comp="343" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="602"><net_src comp="353" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="607"><net_src comp="363" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="612"><net_src comp="373" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="617"><net_src comp="383" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="622"><net_src comp="393" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="627"><net_src comp="403" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="632"><net_src comp="413" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="637"><net_src comp="423" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="642"><net_src comp="102" pin="9"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="647"><net_src comp="102" pin="9"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="652"><net_src comp="102" pin="9"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="657"><net_src comp="102" pin="9"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="662"><net_src comp="102" pin="9"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="667"><net_src comp="102" pin="9"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="672"><net_src comp="102" pin="9"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="445" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_float_div7 : in_r | {1 }
	Port: operator_float_div7 : r0 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
	Port: operator_float_div7 : r1 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
	Port: operator_float_div7 : r2 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
	Port: operator_float_div7 : q0 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
	Port: operator_float_div7 : q1 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
	Port: operator_float_div7 : q2 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V_1 : 1
		tmp : 2
		shift_V_cast_cast : 3
		tmp_12 : 1
		icmp : 2
	State 2
		sel_tmp2_demorgan : 1
		sel_tmp2 : 1
		sel_tmp3 : 1
		shift_V_2 : 1
		shift_V_3 : 2
	State 3
		p_s : 1
		tmp_8 : 1
		p_Repl2_1 : 1
	State 4
		tmp_2 : 1
		tmp_7 : 1
	State 5
	State 6
	State 7
		tmp_13 : 1
	State 8
		xf_V : 1
	State 9
		xf_V_1 : 1
		xf_V_4 : 2
		d_chunk_V : 3
		d_chunk_V_1 : 3
		d_chunk_V_2 : 3
		d_chunk_V_3 : 3
		d_chunk_V_4 : 3
		d_chunk_V_5 : 3
		d_chunk_V_6 : 3
		d_chunk_V_7 : 3
		d_chunk_V_8 : 3
	State 10
	State 11
		r_V : 1
	State 12
	State 13
		r_V_1 : 1
	State 14
	State 15
		r_V_2 : 1
	State 16
	State 17
		r_V_3 : 1
	State 18
	State 19
		r_V_4 : 1
	State 20
	State 21
		r_V_5 : 1
	State 22
	State 23
		r_V_6 : 1
	State 24
	State 25
		r_V_7 : 1
	State 26
	State 27
		q_chunk_V_7 : 1
		tmp_16 : 1
		new_mant_V : 2
		p_Repl2_s : 3
		p_Result_1 : 4
		out : 5
		StgValue_123 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   lshr   |         grp_fu_298        |    0    |   183   |   131   |
|----------|---------------------------|---------|---------|---------|
|    shl   |         grp_fu_303        |    0    |   183   |   131   |
|----------|---------------------------|---------|---------|---------|
|          |  shift_V_cast_cast_fu_162 |    0    |    0    |    3    |
|          |      shift_V_2_fu_222     |    0    |    0    |    8    |
|          |      shift_V_3_fu_230     |    0    |    0    |    8    |
|          |      shift_V_4_fu_256     |    0    |    0    |    8    |
|  select  |         p_s_fu_267        |    0    |    0    |    2    |
|          |      p_Repl2_1_fu_281     |    0    |    0    |    8    |
|          |        xf_V_fu_316        |    0    |    0    |    27   |
|          |       xf_V_1_fu_331       |    0    |    0    |    27   |
|          |      p_Repl2_s_fu_476     |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|   call   | grp_lut_div7_chunk_fu_102 |  6.366  |    36   |    54   |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_156        |    0    |    0    |    18   |
|          |        icmp_fu_180        |    0    |    0    |    11   |
|   icmp   |        tmp_3_fu_186       |    0    |    0    |    11   |
|          |        tmp_4_fu_191       |    0    |    0    |    11   |
|          |        tmp_1_fu_238       |    0    |    0    |    11   |
|          |        tmp_5_fu_262       |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|    add   |      shift_V_1_fu_200     |    0    |    0    |    15   |
|          |       xf_V_4_fu_337       |    0    |    0    |    34   |
|----------|---------------------------|---------|---------|---------|
|    sub   |       shift_V_fu_195      |    0    |    0    |    15   |
|          |     new_exp_V_1_fu_242    |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|    or    |  sel_tmp2_demorgan_fu_205 |    0    |    0    |    6    |
|          |        tmp_8_fu_275       |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      sel_tmp2_fu_211      |    0    |    0    |    6    |
|          |      sel_tmp6_fu_246      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    and   |      sel_tmp3_fu_217      |    0    |    0    |    6    |
|          |      sel_tmp7_fu_251      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|   read   |     in_read_read_fu_96    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_121        |    0    |    0    |    0    |
|          |      q_chunk_V_fu_427     |    0    |    0    |    0    |
|          |     q_chunk_V_1_fu_430    |    0    |    0    |    0    |
|          |     q_chunk_V_2_fu_433    |    0    |    0    |    0    |
|extractvalue|     q_chunk_V_3_fu_436    |    0    |    0    |    0    |
|          |     q_chunk_V_4_fu_439    |    0    |    0    |    0    |
|          |     q_chunk_V_5_fu_442    |    0    |    0    |    0    |
|          |     q_chunk_V_6_fu_445    |    0    |    0    |    0    |
|          |     q_chunk_V_7_fu_448    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|      p_Repl2_2_fu_134     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      new_exp_V_fu_142     |    0    |    0    |    0    |
|          |       tmp_12_fu_170       |    0    |    0    |    0    |
|          |      d_chunk_V_fu_343     |    0    |    0    |    0    |
|          |     d_chunk_V_1_fu_353    |    0    |    0    |    0    |
|partselect|     d_chunk_V_2_fu_363    |    0    |    0    |    0    |
|          |     d_chunk_V_3_fu_373    |    0    |    0    |    0    |
|          |     d_chunk_V_4_fu_383    |    0    |    0    |    0    |
|          |     d_chunk_V_5_fu_393    |    0    |    0    |    0    |
|          |     d_chunk_V_6_fu_403    |    0    |    0    |    0    |
|          |     d_chunk_V_7_fu_413    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    new_mant_V_1_fu_152    |    0    |    0    |    0    |
|   trunc  |       tmp_13_fu_309       |    0    |    0    |    0    |
|          |     d_chunk_V_8_fu_423    |    0    |    0    |    0    |
|          |       tmp_16_fu_452       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_9_fu_289       |    0    |    0    |    0    |
|   zext   |        tmp_s_fu_292       |    0    |    0    |    0    |
|          |      tmp_cast_fu_295      |    0    |    0    |    0    |
|          |        tmp_6_fu_313       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  bitset  |     p_Result_s_fu_322     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     new_mant_V_fu_456     |    0    |    0    |    0    |
|          |     p_Result_1_fu_482     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  6.366  |   402   |   618   |
|----------|---------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
| r2 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  call_ret2_i_i_reg_639  |    6   |
|  call_ret3_i_i_reg_644  |    6   |
|  call_ret4_i_i_reg_649  |    6   |
|  call_ret5_i_i_reg_654  |    6   |
|  call_ret6_i_i_reg_659  |    6   |
|  call_ret7_i_i_reg_664  |    6   |
|  call_ret8_i_i_reg_669  |    6   |
|   d_chunk_V_1_reg_599   |    3   |
|   d_chunk_V_2_reg_604   |    3   |
|   d_chunk_V_3_reg_609   |    3   |
|   d_chunk_V_4_reg_614   |    3   |
|   d_chunk_V_5_reg_619   |    3   |
|   d_chunk_V_6_reg_624   |    3   |
|   d_chunk_V_7_reg_629   |    3   |
|   d_chunk_V_8_reg_634   |    3   |
|    d_chunk_V_reg_594    |    3   |
|       icmp_reg_525      |    1   |
|    new_exp_V_reg_499    |    8   |
|   new_mant_V_1_reg_510  |   23   |
|    p_Repl2_1_reg_558    |    8   |
|    p_Repl2_2_reg_494    |    1   |
|         reg_125         |    3   |
|    shift_V_3_reg_542    |    8   |
|    shift_V_4_reg_547    |    8   |
|shift_V_cast_cast_reg_517|    8   |
|      tmp_13_reg_583     |   27   |
|      tmp_2_reg_578      |   23   |
|      tmp_3_reg_531      |    1   |
|      tmp_4_reg_537      |    1   |
|      tmp_5_reg_553      |    1   |
|      tmp_9_reg_563      |   32   |
|     tmp_cast_reg_573    |   23   |
|      tmp_s_reg_568      |   32   |
|       xf_V_reg_588      |   27   |
+-------------------------+--------+
|          Total          |   304  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div7_chunk_fu_102 |  p1  |   9  |   3  |   27   ||    44   |
| grp_lut_div7_chunk_fu_102 |  p2  |   2  |   3  |    6   ||    9    |
|         grp_fu_298        |  p1  |   2  |   8  |   16   ||    9    |
|         grp_fu_303        |  p0  |   2  |  23  |   46   ||    9    |
|         grp_fu_303        |  p1  |   2  |   8  |   16   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   111  ||  5.657  ||    80   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |   402  |   618  |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    5   |    -   |   80   |
|  Register |    -   |    -   |   304  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   712  |   704  |
+-----------+--------+--------+--------+--------+
