#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 10 10:38:08 2019
# Process ID: 13380
# Current directory: C:/Users/Bart/Documents/GitHub/Embedded_Operating_Systems/Embedded_Operating_Systems/MiniZED_VIO_HC_SR04
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3648 C:\Users\Bart\Documents\GitHub\Embedded_Operating_Systems\Embedded_Operating_Systems\MiniZED_VIO_HC_SR04\MiniZED_AXI_HC_SR04.xpr
# Log file: C:/Users/Bart/Documents/GitHub/Embedded_Operating_Systems/Embedded_Operating_Systems/MiniZED_VIO_HC_SR04/vivado.log
# Journal file: C:/Users/Bart/Documents/GitHub/Embedded_Operating_Systems/Embedded_Operating_Systems/MiniZED_VIO_HC_SR04\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bart/Documents/GitHub/Embedded_Operating_Systems/Embedded_Operating_Systems/MiniZED_VIO_HC_SR04/MiniZED_AXI_HC_SR04.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Bart/Documents/GitHub/Embedded_Operating_Systems/Embedded_Operating_Systems/MiniZED_VIO_HC_SR04/MiniZED_AXI_HC_SR04.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {c:/Users/Bart/Documents/GitHub/Embedded_Operating_Systems/Embedded_Operating_Systems/ip_repo/ws2812_ip_1.0 c:/Users/Bart/Documents/GitHub/Embedded_Operating_Systems/Embedded_Operating_Systems/ip_repo/matrix_ip_1.0 C:/Users/Bart/Documents/GitHub/Embedded_Operating_Systems/Embedded_Operating_Systems/ip_repo/MATRIX_IP} [current_project]
update_ip_catalog
set_property BOARD_PART_REPO_PATHS {C:/Users/Bart/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} [current_project]
set_param board.repoPaths {C:/Users/Bart/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store}
set_property board_part trenz.biz:te0803_5ev_1e_tebf0808:part0:2.0 [current_project]
set_property board_part trenz.biz:te0803_5ev_1e_tebf0808:part0:2.0 [current_project]
open_bd_design {C:/Users/Bart/Documents/GitHub/Embedded_Operating_Systems/Embedded_Operating_Systems/MiniZED_VIO_HC_SR04/MiniZED_AXI_HC_SR04.srcs/sources_1/bd/matrix/matrix.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix:1.0 matrix_0
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_cells axi_gpio_matrix]
startgroup
make_bd_pins_external  [get_bd_cells matrix_0]
make_bd_intf_pins_external  [get_bd_cells matrix_0]
endgroup
undo
set_property location {4 953 257} [get_bd_cells matrix_0]
delete_bd_objs [get_bd_intf_ports GPIO_M]
startgroup
make_bd_pins_external  [get_bd_pins matrix_0/led_out]
endgroup
save_bd_design
set_property name matrix_out [get_bd_ports led_out_0]
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {3 834 276} [get_bd_cells matrix_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {pl_led_g ( pl_led_g ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_intf_ports pl_led_g]
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/matrix_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins matrix_0/S00_AXI]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins matrix_0/clk_in] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
