<stg><name>fft_stage.0.018_Pipeline_SKIP_X</name>


<trans_list>

<trans id="155" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %m1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %IN_r, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_r, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %w1_M_imag_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %w1_M_imag

]]></Node>
<StgValue><ssdm name="w1_M_imag_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %w1_M_real_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %w1_M_real

]]></Node>
<StgValue><ssdm name="w1_M_real_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %trunc_ln18_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln18

]]></Node>
<StgValue><ssdm name="trunc_ln18_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i8 0, i8 %m1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %k1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %k1_23 = load i7 %k1

]]></Node>
<StgValue><ssdm name="k1_23"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %icmp_ln1057 = icmp_eq  i7 %k1_23, i7 %trunc_ln18_read

]]></Node>
<StgValue><ssdm name="icmp_ln1057"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %k1_24 = add i7 %k1_23, i7 1

]]></Node>
<StgValue><ssdm name="k1_24"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln18 = br i1 %icmp_ln1057, void %.split, void %._crit_edge.loopexit.loopexit58.exitStub

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split:0 %m1_load = load i8 %m1

]]></Node>
<StgValue><ssdm name="m1_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="8">
<![CDATA[
.split:1 %trunc_ln1057 = trunc i8 %m1_load

]]></Node>
<StgValue><ssdm name="trunc_ln1057"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:12 %or_ln24 = or i6 %trunc_ln1057, i6 1

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="6">
<![CDATA[
.split:13 %zext_ln24 = zext i6 %or_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:14 %IN_addr = getelementptr i32 %IN_r, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="IN_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="6">
<![CDATA[
.split:15 %IN_load = load i6 %IN_addr

]]></Node>
<StgValue><ssdm name="IN_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:40 %m1_22 = add i8 %m1_load, i8 2

]]></Node>
<StgValue><ssdm name="m1_22"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:41 %store_ln34 = store i8 %m1_22, i8 %m1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:42 %store_ln18 = store i7 %k1_24, i7 %k1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="6">
<![CDATA[
.split:15 %IN_load = load i6 %IN_addr

]]></Node>
<StgValue><ssdm name="IN_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="32">
<![CDATA[
.split:16 %trunc_ln388 = trunc i32 %IN_load

]]></Node>
<StgValue><ssdm name="trunc_ln388"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:17 %trunc_ln388_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %IN_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln388_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16">
<![CDATA[
.split:18 %p_r_M_real = bitcast i16 %trunc_ln388

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16">
<![CDATA[
.split:19 %p_r_M_imag = bitcast i16 %trunc_ln388_1

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:20 %mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real_read

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:21 %mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag_read

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:23 %mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag_read

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:24 %mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real_read

]]></Node>
<StgValue><ssdm name="mul9_i_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="52" st_id="4" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:20 %mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real_read

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:21 %mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag_read

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:23 %mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag_read

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:24 %mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real_read

]]></Node>
<StgValue><ssdm name="mul9_i_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="56" st_id="5" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:20 %mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real_read

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:21 %mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag_read

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:23 %mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag_read

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:24 %mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real_read

]]></Node>
<StgValue><ssdm name="mul9_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="60" st_id="6" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:20 %mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real_read

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:21 %mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag_read

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:23 %mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag_read

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:24 %mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real_read

]]></Node>
<StgValue><ssdm name="mul9_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="64" st_id="7" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:22 %p_r = hsub i16 %mul_i_i, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:25 %p_r_M_imag_37 = hadd i16 %mul6_i_i, i16 %mul9_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_37"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="66" st_id="8" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:22 %p_r = hsub i16 %mul_i_i, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:25 %p_r_M_imag_37 = hadd i16 %mul6_i_i, i16 %mul9_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_37"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="68" st_id="9" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:22 %p_r = hsub i16 %mul_i_i, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:25 %p_r_M_imag_37 = hadd i16 %mul6_i_i, i16 %mul9_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_37"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="6">
<![CDATA[
.split:5 %zext_ln23 = zext i6 %trunc_ln1057

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %IN_addr_2 = getelementptr i32 %IN_r, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="IN_addr_2"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
.split:7 %IN_load_2 = load i6 %IN_addr_2

]]></Node>
<StgValue><ssdm name="IN_load_2"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:22 %p_r = hsub i16 %mul_i_i, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:25 %p_r_M_imag_37 = hadd i16 %mul6_i_i, i16 %mul9_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_37"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="75" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
.split:7 %IN_load_2 = load i6 %IN_addr_2

]]></Node>
<StgValue><ssdm name="IN_load_2"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="32">
<![CDATA[
.split:8 %trunc_ln23 = trunc i32 %IN_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:9 %trunc_ln23_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %IN_load_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:22 %p_r = hsub i16 %mul_i_i, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:25 %p_r_M_imag_37 = hadd i16 %mul6_i_i, i16 %mul9_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_37"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16">
<![CDATA[
.split:10 %t1_M_real = bitcast i16 %trunc_ln23

]]></Node>
<StgValue><ssdm name="t1_M_real"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16">
<![CDATA[
.split:11 %t1_M_imag = bitcast i16 %trunc_ln23_1

]]></Node>
<StgValue><ssdm name="t1_M_imag"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:26 %p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r

]]></Node>
<StgValue><ssdm name="p_r_M_real_3"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:27 %p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_3"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:33 %p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r

]]></Node>
<StgValue><ssdm name="p_r_M_real_4"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:34 %p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="86" st_id="13" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:26 %p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r

]]></Node>
<StgValue><ssdm name="p_r_M_real_3"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:27 %p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_3"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:33 %p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r

]]></Node>
<StgValue><ssdm name="p_r_M_real_4"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:34 %p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="90" st_id="14" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:26 %p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r

]]></Node>
<StgValue><ssdm name="p_r_M_real_3"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:27 %p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_3"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:33 %p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r

]]></Node>
<StgValue><ssdm name="p_r_M_real_4"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:34 %p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="94" st_id="15" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:26 %p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r

]]></Node>
<StgValue><ssdm name="p_r_M_real_3"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:27 %p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_3"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:33 %p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r

]]></Node>
<StgValue><ssdm name="p_r_M_real_4"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:34 %p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="98" st_id="16" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:26 %p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r

]]></Node>
<StgValue><ssdm name="p_r_M_real_3"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:27 %p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_3"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:33 %p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r

]]></Node>
<StgValue><ssdm name="p_r_M_real_4"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:34 %p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_4"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
._crit_edge.loopexit.loopexit58.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="102" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:2 %specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_27

]]></Node>
<StgValue><ssdm name="specpipeline_ln11"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:3 %speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln11"/></StgValue>
</operation>

<operation id="104" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:4 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:28 %OUT_addr_2 = getelementptr i32 %OUT_r, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="OUT_addr_2"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16">
<![CDATA[
.split:29 %bitcast_ln25 = bitcast i16 %p_r_M_real_3

]]></Node>
<StgValue><ssdm name="bitcast_ln25"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16">
<![CDATA[
.split:30 %bitcast_ln25_1 = bitcast i16 %p_r_M_imag_3

]]></Node>
<StgValue><ssdm name="bitcast_ln25_1"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split:31 %tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln25_1, i16 %bitcast_ln25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split:32 %store_ln25 = store i32 %tmp, i6 %OUT_addr_2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:35 %OUT_addr = getelementptr i32 %OUT_r, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="OUT_addr"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16">
<![CDATA[
.split:36 %bitcast_ln26 = bitcast i16 %p_r_M_real_4

]]></Node>
<StgValue><ssdm name="bitcast_ln26"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16">
<![CDATA[
.split:37 %bitcast_ln26_1 = bitcast i16 %p_r_M_imag_4

]]></Node>
<StgValue><ssdm name="bitcast_ln26_1"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split:38 %tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln26_1, i16 %bitcast_ln26

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split:39 %store_ln26 = store i32 %tmp_4, i6 %OUT_addr

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.split:43 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
