TimeQuest Timing Analyzer report for I2C_maquina_estado
Sat Nov 01 11:20:50 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Setup: 'SCL'
 14. Slow 1200mV 85C Model Setup: 'Clock_registro'
 15. Slow 1200mV 85C Model Hold: 'clock'
 16. Slow 1200mV 85C Model Hold: 'SCL'
 17. Slow 1200mV 85C Model Hold: 'Clock_registro'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'SCL'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'Clock_registro'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Propagation Delay
 26. Minimum Propagation Delay
 27. Slow 1200mV 85C Model Metastability Report
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'clock'
 35. Slow 1200mV 0C Model Setup: 'SCL'
 36. Slow 1200mV 0C Model Setup: 'Clock_registro'
 37. Slow 1200mV 0C Model Hold: 'clock'
 38. Slow 1200mV 0C Model Hold: 'SCL'
 39. Slow 1200mV 0C Model Hold: 'Clock_registro'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'SCL'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'Clock_registro'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Slow 1200mV 0C Model Metastability Report
 50. Fast 1200mV 0C Model Setup Summary
 51. Fast 1200mV 0C Model Hold Summary
 52. Fast 1200mV 0C Model Recovery Summary
 53. Fast 1200mV 0C Model Removal Summary
 54. Fast 1200mV 0C Model Minimum Pulse Width Summary
 55. Fast 1200mV 0C Model Setup: 'clock'
 56. Fast 1200mV 0C Model Setup: 'SCL'
 57. Fast 1200mV 0C Model Setup: 'Clock_registro'
 58. Fast 1200mV 0C Model Hold: 'clock'
 59. Fast 1200mV 0C Model Hold: 'SCL'
 60. Fast 1200mV 0C Model Hold: 'Clock_registro'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'SCL'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'Clock_registro'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Fast 1200mV 0C Model Metastability Report
 71. Multicorner Timing Analysis Summary
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Progagation Delay
 77. Minimum Progagation Delay
 78. Board Trace Model Assignments
 79. Input Transition Times
 80. Slow Corner Signal Integrity Metrics
 81. Fast Corner Signal Integrity Metrics
 82. Setup Transfers
 83. Hold Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths
 87. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; I2C_maquina_estado                                                ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C120F780C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                         ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; Clock Name     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets            ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; clock          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }          ;
; Clock_registro ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock_registro } ;
; SCL            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SCL }            ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                            ;
+------------+-----------------+----------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name     ; Note                                                          ;
+------------+-----------------+----------------+---------------------------------------------------------------+
; 435.92 MHz ; 250.0 MHz       ; clock          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 544.96 MHz ; 250.0 MHz       ; SCL            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 938.97 MHz ; 250.0 MHz       ; Clock_registro ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------+
; Slow 1200mV 85C Model Setup Summary     ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clock          ; -4.253 ; -15.754       ;
; SCL            ; -0.835 ; -2.516        ;
; Clock_registro ; -0.065 ; -0.115        ;
+----------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Hold Summary     ;
+----------------+-------+---------------+
; Clock          ; Slack ; End Point TNS ;
+----------------+-------+---------------+
; clock          ; 0.233 ; 0.000         ;
; SCL            ; 0.402 ; 0.000         ;
; Clock_registro ; 0.434 ; 0.000         ;
+----------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------------+--------+-------------------------+
; Clock          ; Slack  ; End Point TNS           ;
+----------------+--------+-------------------------+
; SCL            ; -3.000 ; -29.985                 ;
; Clock_registro ; -3.000 ; -11.995                 ;
; clock          ; -3.000 ; -9.425                  ;
+----------------+--------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                         ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -4.253 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 1.000        ; -2.723     ; 2.508      ;
; -4.190 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 1.000        ; -2.723     ; 2.445      ;
; -4.122 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 1.000        ; -2.723     ; 2.377      ;
; -4.093 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; SCL            ; clock       ; 1.000        ; -2.762     ; 2.309      ;
; -4.004 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.703     ; 3.279      ;
; -3.961 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; SCL            ; clock       ; 1.000        ; -2.762     ; 2.177      ;
; -3.935 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.703     ; 3.210      ;
; -3.873 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.703     ; 3.148      ;
; -3.407 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.643      ;
; -3.404 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.640      ;
; -3.390 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.626      ;
; -3.387 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.623      ;
; -3.382 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.618      ;
; -3.379 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.615      ;
; -3.229 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.465      ;
; -3.226 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.462      ;
; -3.207 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.443      ;
; -3.119 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.355      ;
; -3.090 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.326      ;
; -3.087 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.323      ;
; -2.934 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.170      ;
; -2.931 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.167      ;
; -2.922 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.158      ;
; -2.919 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.155      ;
; -2.901 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.137      ;
; -2.813 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.742     ; 2.049      ;
; -1.423 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.112     ; 2.289      ;
; -1.420 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.112     ; 2.286      ;
; -1.302 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.112     ; 2.168      ;
; -1.299 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.112     ; 2.165      ;
; -1.299 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.112     ; 2.165      ;
; -1.298 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.112     ; 2.164      ;
; -1.294 ; I2C_maquina_estado:b2v_inst|fstate.AC                                                              ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock          ; clock       ; 1.000        ; -1.134     ; 1.158      ;
; -1.137 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.112     ; 2.003      ;
; -1.134 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.112     ; 2.000      ;
; -0.971 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.112     ; 1.837      ;
; -0.970 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.112     ; 1.836      ;
; -0.946 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                                                         ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock          ; clock       ; 1.000        ; -1.134     ; 0.810      ;
; -0.936 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.112     ; 1.802      ;
; -0.933 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.112     ; 1.799      ;
; -0.840 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.112     ; 1.706      ;
; -0.839 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.112     ; 1.705      ;
; -0.388 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                                                         ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 1.000        ; -0.082     ; 1.304      ;
; -0.089 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                                                    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 1.000        ; 0.948      ; 2.035      ;
; 0.112  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 1.000        ; 0.948      ; 1.834      ;
; 0.125  ; I2C_maquina_estado:b2v_inst|fstate.R_W                                                             ; I2C_maquina_estado:b2v_inst|fstate.AC           ; clock          ; clock       ; 1.000        ; -0.082     ; 0.791      ;
; 0.200  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; clock          ; clock       ; 1.000        ; 0.948      ; 1.746      ;
; 0.221  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock          ; clock       ; 1.000        ; -0.043     ; 0.734      ;
; 0.221  ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                                                    ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock          ; clock       ; 1.000        ; -0.043     ; 0.734      ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCL'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.835 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 1.752      ;
; -0.745 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 1.662      ;
; -0.715 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 1.632      ;
; -0.252 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 1.000        ; -0.081     ; 1.169      ;
; -0.233 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 1.150      ;
; -0.232 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 1.149      ;
; -0.213 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.081     ; 1.130      ;
; -0.194 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 1.000        ; -0.081     ; 1.111      ;
; -0.183 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 1.000        ; -0.081     ; 1.100      ;
; -0.076 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL          ; SCL         ; 1.000        ; -0.081     ; 0.993      ;
; -0.029 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL          ; SCL         ; 1.000        ; -0.081     ; 0.946      ;
; 0.080  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 1.000        ; -0.081     ; 0.837      ;
; 0.085  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 1.000        ; -0.081     ; 0.832      ;
; 0.087  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 1.000        ; -0.081     ; 0.830      ;
; 0.102  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL          ; SCL         ; 1.000        ; -0.082     ; 0.814      ;
; 0.103  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL          ; SCL         ; 1.000        ; -0.082     ; 0.813      ;
; 0.103  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL          ; SCL         ; 1.000        ; -0.082     ; 0.813      ;
; 0.103  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL          ; SCL         ; 1.000        ; -0.082     ; 0.813      ;
; 0.104  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL          ; SCL         ; 1.000        ; -0.082     ; 0.812      ;
; 0.104  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL          ; SCL         ; 1.000        ; -0.082     ; 0.812      ;
; 0.104  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL          ; SCL         ; 1.000        ; -0.081     ; 0.813      ;
; 0.106  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; SCL          ; SCL         ; 1.000        ; -0.082     ; 0.810      ;
; 0.106  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL          ; SCL         ; 1.000        ; -0.081     ; 0.811      ;
; 0.113  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL          ; SCL         ; 1.000        ; -0.081     ; 0.804      ;
; 0.115  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL          ; SCL         ; 1.000        ; -0.081     ; 0.802      ;
; 0.152  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 1.000        ; -0.081     ; 0.765      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock_registro'                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -0.065 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Clock_registro ; Clock_registro ; 1.000        ; -0.082     ; 0.981      ;
; -0.050 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Clock_registro ; Clock_registro ; 1.000        ; -0.082     ; 0.966      ;
; 0.114  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Clock_registro ; Clock_registro ; 1.000        ; -0.082     ; 0.802      ;
; 0.115  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Clock_registro ; Clock_registro ; 1.000        ; -0.082     ; 0.801      ;
; 0.116  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Clock_registro ; Clock_registro ; 1.000        ; -0.082     ; 0.800      ;
; 0.116  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Clock_registro ; Clock_registro ; 1.000        ; -0.082     ; 0.800      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                         ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+
; 0.233 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; clock          ; clock       ; 0.000        ; 1.134      ; 1.553      ;
; 0.346 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 0.000        ; 1.134      ; 1.666      ;
; 0.429 ; I2C_maquina_estado:b2v_inst|fstate.R_W                                                             ; I2C_maquina_estado:b2v_inst|fstate.AC           ; clock          ; clock       ; 0.000        ; 0.082      ; 0.697      ;
; 0.440 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock          ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                                                    ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock          ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.615 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                                                    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 0.000        ; 1.134      ; 1.935      ;
; 0.899 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                                                         ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 0.000        ; 0.082      ; 1.167      ;
; 1.198 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.116      ; 1.540      ;
; 1.200 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.116      ; 1.542      ;
; 1.310 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.116      ; 1.652      ;
; 1.312 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.116      ; 1.654      ;
; 1.338 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.116      ; 1.680      ;
; 1.340 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.116      ; 1.682      ;
; 1.458 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                                                         ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock          ; clock       ; 0.000        ; -0.948     ; 0.696      ;
; 1.494 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.116      ; 1.836      ;
; 1.496 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.116      ; 1.838      ;
; 1.620 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.116      ; 1.962      ;
; 1.622 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.116      ; 1.964      ;
; 1.647 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.116      ; 1.989      ;
; 1.649 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.116      ; 1.991      ;
; 1.691 ; I2C_maquina_estado:b2v_inst|fstate.AC                                                              ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock          ; clock       ; 0.000        ; -0.948     ; 0.929      ;
; 1.759 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.116      ; 2.101      ;
; 1.761 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.116      ; 2.103      ;
; 3.125 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.443     ; 1.908      ;
; 3.152 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.443     ; 1.935      ;
; 3.154 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.443     ; 1.937      ;
; 3.157 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.443     ; 1.940      ;
; 3.159 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.443     ; 1.942      ;
; 3.238 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.443     ; 2.021      ;
; 3.310 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.443     ; 2.093      ;
; 3.312 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.443     ; 2.095      ;
; 3.378 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.443     ; 2.161      ;
; 3.445 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.443     ; 2.228      ;
; 3.447 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.443     ; 2.230      ;
; 3.491 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.443     ; 2.274      ;
; 3.596 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.443     ; 2.379      ;
; 3.598 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.443     ; 2.381      ;
; 3.615 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.443     ; 2.398      ;
; 3.617 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.443     ; 2.400      ;
; 3.637 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.443     ; 2.420      ;
; 3.639 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.443     ; 2.422      ;
; 3.821 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.406     ; 2.641      ;
; 3.929 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.406     ; 2.749      ;
; 3.946 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.406     ; 2.766      ;
; 4.203 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 0.000        ; -2.468     ; 1.961      ;
; 4.255 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; SCL            ; clock       ; 0.000        ; -2.505     ; 1.976      ;
; 4.311 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 0.000        ; -2.468     ; 2.069      ;
; 4.328 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 0.000        ; -2.468     ; 2.086      ;
; 4.403 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; SCL            ; clock       ; 0.000        ; -2.505     ; 2.124      ;
+-------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCL'                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.674      ;
; 0.435 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.702      ;
; 0.438 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.705      ;
; 0.447 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.714      ;
; 0.448 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.716      ;
; 0.449 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.719      ;
; 0.451 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.719      ;
; 0.451 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.718      ;
; 0.597 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.864      ;
; 0.621 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.888      ;
; 0.655 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.922      ;
; 0.658 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.925      ;
; 0.668 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.935      ;
; 0.670 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.937      ;
; 0.680 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.947      ;
; 0.697 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.964      ;
; 0.972 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.239      ;
; 0.984 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.251      ;
; 0.989 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.256      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock_registro'                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.434 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Clock_registro ; Clock_registro ; 0.000        ; 0.082      ; 0.702      ;
; 0.435 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Clock_registro ; Clock_registro ; 0.000        ; 0.082      ; 0.703      ;
; 0.437 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Clock_registro ; Clock_registro ; 0.000        ; 0.082      ; 0.705      ;
; 0.437 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Clock_registro ; Clock_registro ; 0.000        ; 0.082      ; 0.705      ;
; 0.596 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Clock_registro ; Clock_registro ; 0.000        ; 0.082      ; 0.864      ;
; 0.606 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Clock_registro ; Clock_registro ; 0.000        ; 0.082      ; 0.874      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCL'                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.301  ; 0.521        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; 0.301  ; 0.521        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; 0.301  ; 0.521        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; 0.302  ; 0.522        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.302  ; 0.522        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.302  ; 0.522        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.302  ; 0.522        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.302  ; 0.522        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.302  ; 0.522        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.302  ; 0.522        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; 0.309  ; 0.529        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; 0.309  ; 0.529        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; 0.309  ; 0.529        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|o                                                                                        ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_12|datac                                                                          ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_11|datac                                                                          ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_12|combout                                                                        ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_11|combout                                                                        ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_12~clkctrl|inclk[0]                                                               ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_12~clkctrl|outclk                                                                 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[7]|clk                                                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_11~clkctrl|inclk[0]                                                               ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_11~clkctrl|outclk                                                                 ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|i                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|i                                                                                        ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clock_registro'                                                                                                   ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clock_registro ; Rise       ; Clock_registro                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~input|o                                              ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|inclk[0]                                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|outclk                                  ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[0]|clk                    ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[1]|clk                    ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[2]|clk                    ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[3]|clk                    ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[4]|clk                    ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[5]|clk                    ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~input|i                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~input|i                                              ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[0]|clk                    ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[1]|clk                    ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[2]|clk                    ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[3]|clk                    ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[4]|clk                    ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[5]|clk                    ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[6]|clk                    ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|inclk[0]                                ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|outclk                                  ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~input|o                                              ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.192  ; 0.380        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; 0.192  ; 0.380        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.Guardar_dir|clk                 ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.guardar_dato|clk                ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                   ;
; 0.397  ; 0.617        ; 0.220          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; 0.397  ; 0.617        ; 0.220          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                     ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk                       ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.AC|clk                          ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.Oscioso|clk                     ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.R_W|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                   ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.AC|clk                          ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.Oscioso|clk                     ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.R_W|clk                         ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                     ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk                       ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                   ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.Guardar_dir|clk                 ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.guardar_dato|clk                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-----------------+----------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+----------------+-------+-------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; 1.231 ; 1.521 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; 0.002 ; 0.293 ; Rise       ; SCL             ;
; SDA             ; clock          ; 2.834 ; 3.103 ; Rise       ; clock           ;
; reset           ; clock          ; 0.031 ; 0.172 ; Rise       ; clock           ;
+-----------------+----------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+-----------------+----------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+----------------+--------+--------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; -0.788 ; -1.057 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; 1.065  ; 0.759  ; Rise       ; SCL             ;
; SDA             ; clock          ; -1.259 ; -1.579 ; Rise       ; clock           ;
; reset           ; clock          ; 1.503  ; 1.391  ; Rise       ; clock           ;
+-----------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; SCL        ; 9.243 ; 9.352 ; Rise       ; SCL             ;
;  DATA[0]  ; SCL        ; 7.699 ; 7.722 ; Rise       ; SCL             ;
;  DATA[1]  ; SCL        ; 8.026 ; 8.042 ; Rise       ; SCL             ;
;  DATA[2]  ; SCL        ; 7.995 ; 7.999 ; Rise       ; SCL             ;
;  DATA[3]  ; SCL        ; 8.000 ; 8.016 ; Rise       ; SCL             ;
;  DATA[4]  ; SCL        ; 8.028 ; 8.043 ; Rise       ; SCL             ;
;  DATA[5]  ; SCL        ; 9.243 ; 9.352 ; Rise       ; SCL             ;
;  DATA[6]  ; SCL        ; 8.046 ; 8.062 ; Rise       ; SCL             ;
;  DATA[7]  ; SCL        ; 7.676 ; 7.703 ; Rise       ; SCL             ;
; NC[*]     ; SCL        ; 8.106 ; 8.154 ; Rise       ; SCL             ;
;  NC[0]    ; SCL        ; 7.881 ; 7.872 ; Rise       ; SCL             ;
;  NC[1]    ; SCL        ; 7.734 ; 7.765 ; Rise       ; SCL             ;
;  NC[2]    ; SCL        ; 8.106 ; 8.154 ; Rise       ; SCL             ;
; NC_2[*]   ; SCL        ; 8.163 ; 8.154 ; Rise       ; SCL             ;
;  NC_2[0]  ; SCL        ; 7.899 ; 7.906 ; Rise       ; SCL             ;
;  NC_2[1]  ; SCL        ; 8.163 ; 8.154 ; Rise       ; SCL             ;
;  NC_2[2]  ; SCL        ; 7.891 ; 7.892 ; Rise       ; SCL             ;
; ACK       ; clock      ; 6.971 ; 7.005 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; SCL        ; 7.475 ; 7.500 ; Rise       ; SCL             ;
;  DATA[0]  ; SCL        ; 7.496 ; 7.519 ; Rise       ; SCL             ;
;  DATA[1]  ; SCL        ; 7.810 ; 7.826 ; Rise       ; SCL             ;
;  DATA[2]  ; SCL        ; 7.781 ; 7.784 ; Rise       ; SCL             ;
;  DATA[3]  ; SCL        ; 7.785 ; 7.800 ; Rise       ; SCL             ;
;  DATA[4]  ; SCL        ; 7.813 ; 7.827 ; Rise       ; SCL             ;
;  DATA[5]  ; SCL        ; 9.029 ; 9.137 ; Rise       ; SCL             ;
;  DATA[6]  ; SCL        ; 7.830 ; 7.845 ; Rise       ; SCL             ;
;  DATA[7]  ; SCL        ; 7.475 ; 7.500 ; Rise       ; SCL             ;
; NC[*]     ; SCL        ; 7.530 ; 7.559 ; Rise       ; SCL             ;
;  NC[0]    ; SCL        ; 7.672 ; 7.662 ; Rise       ; SCL             ;
;  NC[1]    ; SCL        ; 7.530 ; 7.559 ; Rise       ; SCL             ;
;  NC[2]    ; SCL        ; 7.887 ; 7.933 ; Rise       ; SCL             ;
; NC_2[*]   ; SCL        ; 7.682 ; 7.682 ; Rise       ; SCL             ;
;  NC_2[0]  ; SCL        ; 7.689 ; 7.695 ; Rise       ; SCL             ;
;  NC_2[1]  ; SCL        ; 7.943 ; 7.934 ; Rise       ; SCL             ;
;  NC_2[2]  ; SCL        ; 7.682 ; 7.682 ; Rise       ; SCL             ;
; ACK       ; clock      ; 6.728 ; 6.747 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 4.412 ; 4.551 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 4.354 ; 4.494 ;    ;
+------------+-------------+----+-------+-------+----+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                              ;
+-------------+-----------------+----------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name     ; Note                                                          ;
+-------------+-----------------+----------------+---------------------------------------------------------------+
; 493.58 MHz  ; 250.0 MHz       ; clock          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 607.9 MHz   ; 250.0 MHz       ; SCL            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1033.06 MHz ; 250.0 MHz       ; Clock_registro ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------+
; Slow 1200mV 0C Model Setup Summary      ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clock          ; -3.782 ; -14.071       ;
; SCL            ; -0.645 ; -1.551        ;
; Clock_registro ; 0.032  ; 0.000         ;
+----------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 0C Model Hold Summary      ;
+----------------+-------+---------------+
; Clock          ; Slack ; End Point TNS ;
+----------------+-------+---------------+
; clock          ; 0.278 ; 0.000         ;
; SCL            ; 0.353 ; 0.000         ;
; Clock_registro ; 0.401 ; 0.000         ;
+----------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------------+--------+------------------------+
; Clock          ; Slack  ; End Point TNS          ;
+----------------+--------+------------------------+
; SCL            ; -3.000 ; -29.985                ;
; Clock_registro ; -3.000 ; -11.995                ;
; clock          ; -3.000 ; -9.425                 ;
+----------------+--------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                         ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -3.782 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 1.000        ; -2.468     ; 2.293      ;
; -3.668 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 1.000        ; -2.468     ; 2.179      ;
; -3.667 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 1.000        ; -2.468     ; 2.178      ;
; -3.634 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; SCL            ; clock       ; 1.000        ; -2.502     ; 2.111      ;
; -3.606 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.584     ; 3.001      ;
; -3.511 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; SCL            ; clock       ; 1.000        ; -2.502     ; 1.988      ;
; -3.491 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.584     ; 2.886      ;
; -3.474 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.584     ; 2.869      ;
; -3.050 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.618     ; 2.411      ;
; -3.049 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.618     ; 2.410      ;
; -3.035 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.618     ; 2.396      ;
; -3.034 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.618     ; 2.395      ;
; -3.031 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.618     ; 2.392      ;
; -3.030 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.618     ; 2.391      ;
; -2.889 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.618     ; 2.250      ;
; -2.888 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.618     ; 2.249      ;
; -2.845 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.618     ; 2.206      ;
; -2.745 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.618     ; 2.106      ;
; -2.728 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.618     ; 2.089      ;
; -2.725 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.618     ; 2.086      ;
; -2.606 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.618     ; 1.967      ;
; -2.587 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.618     ; 1.948      ;
; -2.586 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.618     ; 1.947      ;
; -2.581 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -1.618     ; 1.942      ;
; -2.578 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.618     ; 1.939      ;
; -2.498 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -1.618     ; 1.859      ;
; -1.213 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.099     ; 2.093      ;
; -1.212 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.099     ; 2.092      ;
; -1.115 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.099     ; 1.995      ;
; -1.114 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.099     ; 1.994      ;
; -1.068 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.099     ; 1.948      ;
; -1.065 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.099     ; 1.945      ;
; -1.026 ; I2C_maquina_estado:b2v_inst|fstate.AC                                                              ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock          ; clock       ; 1.000        ; -0.985     ; 1.040      ;
; -0.951 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.099     ; 1.831      ;
; -0.950 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.099     ; 1.830      ;
; -0.804 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.099     ; 1.684      ;
; -0.803 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.099     ; 1.683      ;
; -0.738 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.099     ; 1.618      ;
; -0.735 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.099     ; 1.615      ;
; -0.721 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                                                         ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock          ; clock       ; 1.000        ; -0.985     ; 0.735      ;
; -0.686 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.099     ; 1.566      ;
; -0.685 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.099     ; 1.565      ;
; -0.254 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                                                         ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 1.000        ; -0.073     ; 1.180      ;
; -0.076 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                                                    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 1.000        ; 0.819      ; 1.894      ;
; 0.173  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 1.000        ; 0.819      ; 1.645      ;
; 0.215  ; I2C_maquina_estado:b2v_inst|fstate.R_W                                                             ; I2C_maquina_estado:b2v_inst|fstate.AC           ; clock          ; clock       ; 1.000        ; -0.073     ; 0.711      ;
; 0.253  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; clock          ; clock       ; 1.000        ; 0.819      ; 1.565      ;
; 0.301  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock          ; clock       ; 1.000        ; -0.039     ; 0.659      ;
; 0.301  ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                                                    ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock          ; clock       ; 1.000        ; -0.039     ; 0.659      ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCL'                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.645 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 1.571      ;
; -0.565 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 1.491      ;
; -0.549 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 1.475      ;
; -0.122 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 1.000        ; -0.073     ; 1.048      ;
; -0.106 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 1.032      ;
; -0.104 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 1.030      ;
; -0.094 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 1.020      ;
; -0.074 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 1.000        ; -0.073     ; 1.000      ;
; -0.057 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.983      ;
; 0.021  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL          ; SCL         ; 1.000        ; -0.072     ; 0.906      ;
; 0.080  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL          ; SCL         ; 1.000        ; -0.072     ; 0.847      ;
; 0.165  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.761      ;
; 0.172  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.754      ;
; 0.174  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.752      ;
; 0.195  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.731      ;
; 0.195  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.731      ;
; 0.195  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.731      ;
; 0.195  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.731      ;
; 0.196  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.730      ;
; 0.196  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL          ; SCL         ; 1.000        ; -0.072     ; 0.731      ;
; 0.197  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.729      ;
; 0.198  ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.728      ;
; 0.199  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL          ; SCL         ; 1.000        ; -0.072     ; 0.728      ;
; 0.205  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL          ; SCL         ; 1.000        ; -0.072     ; 0.722      ;
; 0.209  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL          ; SCL         ; 1.000        ; -0.072     ; 0.718      ;
; 0.243  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.683      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock_registro'                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.032 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Clock_registro ; Clock_registro ; 1.000        ; -0.073     ; 0.894      ;
; 0.045 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Clock_registro ; Clock_registro ; 1.000        ; -0.073     ; 0.881      ;
; 0.205 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Clock_registro ; Clock_registro ; 1.000        ; -0.073     ; 0.721      ;
; 0.207 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Clock_registro ; Clock_registro ; 1.000        ; -0.073     ; 0.719      ;
; 0.209 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Clock_registro ; Clock_registro ; 1.000        ; -0.073     ; 0.717      ;
; 0.209 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Clock_registro ; Clock_registro ; 1.000        ; -0.073     ; 0.717      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                         ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+
; 0.278 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; clock          ; clock       ; 0.000        ; 0.985      ; 1.434      ;
; 0.376 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 0.000        ; 0.985      ; 1.532      ;
; 0.387 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock          ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                                                    ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock          ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.397 ; I2C_maquina_estado:b2v_inst|fstate.R_W                                                             ; I2C_maquina_estado:b2v_inst|fstate.AC           ; clock          ; clock       ; 0.000        ; 0.073      ; 0.641      ;
; 0.596 ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                                                    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 0.000        ; 0.985      ; 1.752      ;
; 0.822 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                                                         ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 0.000        ; 0.073      ; 1.066      ;
; 1.074 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.103      ; 1.388      ;
; 1.077 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.103      ; 1.391      ;
; 1.185 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.103      ; 1.499      ;
; 1.188 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.103      ; 1.502      ;
; 1.217 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.103      ; 1.531      ;
; 1.220 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.103      ; 1.534      ;
; 1.280 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                                                         ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock          ; clock       ; 0.000        ; -0.819     ; 0.632      ;
; 1.357 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.103      ; 1.671      ;
; 1.360 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.103      ; 1.674      ;
; 1.470 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.103      ; 1.784      ;
; 1.472 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.103      ; 1.786      ;
; 1.473 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.103      ; 1.787      ;
; 1.475 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.103      ; 1.789      ;
; 1.498 ; I2C_maquina_estado:b2v_inst|fstate.AC                                                              ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock          ; clock       ; 0.000        ; -0.819     ; 0.850      ;
; 1.575 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.103      ; 1.889      ;
; 1.578 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.103      ; 1.892      ;
; 2.883 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.349     ; 1.745      ;
; 2.897 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.350     ; 1.758      ;
; 2.900 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.350     ; 1.761      ;
; 2.909 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.350     ; 1.770      ;
; 2.912 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.350     ; 1.773      ;
; 2.966 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.349     ; 1.828      ;
; 3.039 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.350     ; 1.900      ;
; 3.042 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.350     ; 1.903      ;
; 3.143 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.349     ; 2.005      ;
; 3.204 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.350     ; 2.065      ;
; 3.207 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.350     ; 2.068      ;
; 3.228 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.349     ; 2.090      ;
; 3.332 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.350     ; 2.193      ;
; 3.335 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.350     ; 2.196      ;
; 3.342 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.350     ; 2.203      ;
; 3.345 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.350     ; 2.206      ;
; 3.355 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -1.350     ; 2.216      ;
; 3.358 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.350     ; 2.219      ;
; 3.516 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.316     ; 2.411      ;
; 3.602 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.316     ; 2.497      ;
; 3.626 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -1.316     ; 2.521      ;
; 3.814 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 0.000        ; -2.236     ; 1.789      ;
; 3.844 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; SCL            ; clock       ; 0.000        ; -2.269     ; 1.786      ;
; 3.900 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 0.000        ; -2.236     ; 1.875      ;
; 3.924 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 0.000        ; -2.236     ; 1.899      ;
; 3.979 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; SCL            ; clock       ; 0.000        ; -2.269     ; 1.921      ;
+-------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCL'                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.608      ;
; 0.403 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL          ; SCL         ; 0.000        ; 0.072      ; 0.646      ;
; 0.405 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL          ; SCL         ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.649      ;
; 0.408 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.652      ;
; 0.410 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.654      ;
; 0.413 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.657      ;
; 0.414 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.658      ;
; 0.415 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL          ; SCL         ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL          ; SCL         ; 0.000        ; 0.072      ; 0.660      ;
; 0.556 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL          ; SCL         ; 0.000        ; 0.072      ; 0.799      ;
; 0.569 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL          ; SCL         ; 0.000        ; 0.072      ; 0.812      ;
; 0.599 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.843      ;
; 0.601 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.845      ;
; 0.611 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.855      ;
; 0.613 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.857      ;
; 0.622 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.866      ;
; 0.635 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.879      ;
; 0.886 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.130      ;
; 0.889 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.133      ;
; 0.900 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.144      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock_registro'                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.401 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Clock_registro ; Clock_registro ; 0.000        ; 0.073      ; 0.645      ;
; 0.402 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Clock_registro ; Clock_registro ; 0.000        ; 0.073      ; 0.646      ;
; 0.404 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Clock_registro ; Clock_registro ; 0.000        ; 0.073      ; 0.648      ;
; 0.404 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Clock_registro ; Clock_registro ; 0.000        ; 0.073      ; 0.648      ;
; 0.546 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Clock_registro ; Clock_registro ; 0.000        ; 0.073      ; 0.790      ;
; 0.554 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Clock_registro ; Clock_registro ; 0.000        ; 0.073      ; 0.798      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCL'                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; 0.345  ; 0.531        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; 0.345  ; 0.531        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; 0.345  ; 0.531        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; 0.346  ; 0.532        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.346  ; 0.532        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.346  ; 0.532        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.346  ; 0.532        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.346  ; 0.532        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.346  ; 0.532        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.346  ; 0.532        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|o                                                                                        ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_12|datac                                                                          ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_11|datac                                                                          ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_12|combout                                                                        ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_11|combout                                                                        ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_12~clkctrl|inclk[0]                                                               ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_12~clkctrl|outclk                                                                 ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[7]|clk                                                      ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_11~clkctrl|inclk[0]                                                               ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_11~clkctrl|outclk                                                                 ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|i                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|i                                                                                        ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clock_registro'                                                                                                    ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clock_registro ; Rise       ; Clock_registro                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~input|o                                              ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|inclk[0]                                ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|outclk                                  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[0]|clk                    ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[1]|clk                    ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[2]|clk                    ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[3]|clk                    ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[4]|clk                    ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[5]|clk                    ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~input|i                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~input|i                                              ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[0]|clk                    ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[1]|clk                    ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[2]|clk                    ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[3]|clk                    ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[4]|clk                    ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[5]|clk                    ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[6]|clk                    ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|inclk[0]                                ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|outclk                                  ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~input|o                                              ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.176  ; 0.362        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; 0.176  ; 0.362        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.259  ; 0.445        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; 0.259  ; 0.445        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; 0.259  ; 0.445        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.Guardar_dir|clk                 ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.guardar_dato|clk                ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                   ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk                       ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.AC|clk                          ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.Oscioso|clk                     ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.R_W|clk                         ;
; 0.419  ; 0.637        ; 0.218          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; 0.419  ; 0.637        ; 0.218          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.AC|clk                          ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.Oscioso|clk                     ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.R_W|clk                         ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                     ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk                       ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                   ;
; 0.675  ; 0.675        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.Guardar_dir|clk                 ;
; 0.675  ; 0.675        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.guardar_dato|clk                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+-----------------+----------------+--------+-------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+----------------+--------+-------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; 1.045  ; 1.243 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; -0.098 ; 0.095 ; Rise       ; SCL             ;
; SDA             ; clock          ; 2.467  ; 2.626 ; Rise       ; clock           ;
; reset           ; clock          ; 0.036  ; 0.198 ; Rise       ; clock           ;
+-----------------+----------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+-----------------+----------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+----------------+--------+--------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; -0.651 ; -0.832 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; 1.079  ; 0.842  ; Rise       ; SCL             ;
; SDA             ; clock          ; -1.069 ; -1.320 ; Rise       ; clock           ;
; reset           ; clock          ; 1.326  ; 1.181  ; Rise       ; clock           ;
+-----------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; SCL        ; 8.802 ; 8.871 ; Rise       ; SCL             ;
;  DATA[0]  ; SCL        ; 7.272 ; 7.275 ; Rise       ; SCL             ;
;  DATA[1]  ; SCL        ; 7.573 ; 7.570 ; Rise       ; SCL             ;
;  DATA[2]  ; SCL        ; 7.548 ; 7.521 ; Rise       ; SCL             ;
;  DATA[3]  ; SCL        ; 7.558 ; 7.546 ; Rise       ; SCL             ;
;  DATA[4]  ; SCL        ; 7.578 ; 7.559 ; Rise       ; SCL             ;
;  DATA[5]  ; SCL        ; 8.802 ; 8.871 ; Rise       ; SCL             ;
;  DATA[6]  ; SCL        ; 7.593 ; 7.588 ; Rise       ; SCL             ;
;  DATA[7]  ; SCL        ; 7.252 ; 7.256 ; Rise       ; SCL             ;
; NC[*]     ; SCL        ; 7.645 ; 7.663 ; Rise       ; SCL             ;
;  NC[0]    ; SCL        ; 7.452 ; 7.408 ; Rise       ; SCL             ;
;  NC[1]    ; SCL        ; 7.303 ; 7.314 ; Rise       ; SCL             ;
;  NC[2]    ; SCL        ; 7.645 ; 7.663 ; Rise       ; SCL             ;
; NC_2[*]   ; SCL        ; 7.715 ; 7.660 ; Rise       ; SCL             ;
;  NC_2[0]  ; SCL        ; 7.475 ; 7.438 ; Rise       ; SCL             ;
;  NC_2[1]  ; SCL        ; 7.715 ; 7.660 ; Rise       ; SCL             ;
;  NC_2[2]  ; SCL        ; 7.462 ; 7.436 ; Rise       ; SCL             ;
; ACK       ; clock      ; 6.597 ; 6.568 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; SCL        ; 7.069 ; 7.073 ; Rise       ; SCL             ;
;  DATA[0]  ; SCL        ; 7.088 ; 7.091 ; Rise       ; SCL             ;
;  DATA[1]  ; SCL        ; 7.377 ; 7.374 ; Rise       ; SCL             ;
;  DATA[2]  ; SCL        ; 7.353 ; 7.327 ; Rise       ; SCL             ;
;  DATA[3]  ; SCL        ; 7.363 ; 7.351 ; Rise       ; SCL             ;
;  DATA[4]  ; SCL        ; 7.382 ; 7.363 ; Rise       ; SCL             ;
;  DATA[5]  ; SCL        ; 8.606 ; 8.676 ; Rise       ; SCL             ;
;  DATA[6]  ; SCL        ; 7.396 ; 7.391 ; Rise       ; SCL             ;
;  DATA[7]  ; SCL        ; 7.069 ; 7.073 ; Rise       ; SCL             ;
; NC[*]     ; SCL        ; 7.118 ; 7.128 ; Rise       ; SCL             ;
;  NC[0]    ; SCL        ; 7.260 ; 7.218 ; Rise       ; SCL             ;
;  NC[1]    ; SCL        ; 7.118 ; 7.128 ; Rise       ; SCL             ;
;  NC[2]    ; SCL        ; 7.445 ; 7.463 ; Rise       ; SCL             ;
; NC_2[*]   ; SCL        ; 7.270 ; 7.245 ; Rise       ; SCL             ;
;  NC_2[0]  ; SCL        ; 7.282 ; 7.246 ; Rise       ; SCL             ;
;  NC_2[1]  ; SCL        ; 7.513 ; 7.460 ; Rise       ; SCL             ;
;  NC_2[2]  ; SCL        ; 7.270 ; 7.245 ; Rise       ; SCL             ;
; ACK       ; clock      ; 6.375 ; 6.337 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 4.273 ; 4.460 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 4.221 ; 4.407 ;    ;
+------------+-------------+----+-------+-------+----+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------+
; Fast 1200mV 0C Model Setup Summary      ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clock          ; -1.597 ; -5.610        ;
; SCL            ; 0.110  ; 0.000         ;
; Clock_registro ; 0.501  ; 0.000         ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast 1200mV 0C Model Hold Summary       ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clock          ; -0.033 ; -0.033        ;
; SCL            ; 0.181  ; 0.000         ;
; Clock_registro ; 0.191  ; 0.000         ;
+----------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------------+--------+------------------------+
; Clock          ; Slack  ; End Point TNS          ;
+----------------+--------+------------------------+
; SCL            ; -3.000 ; -26.896                ;
; Clock_registro ; -3.000 ; -10.406                ;
; clock          ; -3.000 ; -8.221                 ;
+----------------+--------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                         ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -1.597 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 1.000        ; -1.367     ; 1.197      ;
; -1.559 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 1.000        ; -1.367     ; 1.159      ;
; -1.534 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; SCL            ; clock       ; 1.000        ; -1.380     ; 1.121      ;
; -1.492 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 1.000        ; -1.367     ; 1.092      ;
; -1.464 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; SCL            ; clock       ; 1.000        ; -1.380     ; 1.051      ;
; -1.377 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -0.778     ; 1.566      ;
; -1.329 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -0.778     ; 1.518      ;
; -1.261 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -0.778     ; 1.450      ;
; -1.105 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.281      ;
; -1.102 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.278      ;
; -1.101 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.277      ;
; -1.098 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.274      ;
; -1.097 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.273      ;
; -1.094 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.270      ;
; -1.040 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.216      ;
; -1.016 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.192      ;
; -1.013 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.189      ;
; -0.998 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.174      ;
; -0.940 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.116      ;
; -0.937 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.113      ;
; -0.889 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.065      ;
; -0.874 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.050      ;
; -0.871 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.047      ;
; -0.853 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.029      ;
; -0.850 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.026      ;
; -0.847 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 1.000        ; -0.791     ; 1.023      ;
; -0.220 ; I2C_maquina_estado:b2v_inst|fstate.AC                                                              ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock          ; clock       ; 1.000        ; -0.651     ; 0.556      ;
; -0.194 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.060     ; 1.101      ;
; -0.191 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.060     ; 1.098      ;
; -0.130 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.060     ; 1.037      ;
; -0.128 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.060     ; 1.035      ;
; -0.127 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.060     ; 1.034      ;
; -0.125 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.060     ; 1.032      ;
; -0.052 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.060     ; 0.959      ;
; -0.049 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.060     ; 0.956      ;
; -0.041 ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                                                         ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock          ; clock       ; 1.000        ; -0.651     ; 0.377      ;
; 0.031  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.060     ; 0.876      ;
; 0.034  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.060     ; 0.873      ;
; 0.051  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.060     ; 0.856      ;
; 0.054  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.060     ; 0.853      ;
; 0.103  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 1.000        ; -0.060     ; 0.804      ;
; 0.106  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 1.000        ; -0.060     ; 0.801      ;
; 0.336  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                                                         ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 1.000        ; -0.042     ; 0.609      ;
; 0.551  ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                                                    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 1.000        ; 0.551      ; 0.987      ;
; 0.570  ; I2C_maquina_estado:b2v_inst|fstate.R_W                                                             ; I2C_maquina_estado:b2v_inst|fstate.AC           ; clock          ; clock       ; 1.000        ; -0.042     ; 0.375      ;
; 0.615  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock          ; clock       ; 1.000        ; -0.022     ; 0.350      ;
; 0.615  ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                                                    ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock          ; clock       ; 1.000        ; -0.022     ; 0.350      ;
; 0.650  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 1.000        ; 0.551      ; 0.888      ;
; 0.692  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; clock          ; clock       ; 1.000        ; 0.551      ; 0.846      ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCL'                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.110 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 0.834      ;
; 0.158 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 0.786      ;
; 0.188 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 0.756      ;
; 0.384 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.561      ;
; 0.394 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 0.550      ;
; 0.394 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 0.550      ;
; 0.403 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.043     ; 0.541      ;
; 0.415 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.530      ;
; 0.418 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.527      ;
; 0.488 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.457      ;
; 0.493 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.452      ;
; 0.549 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.396      ;
; 0.557 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.388      ;
; 0.559 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.386      ;
; 0.559 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.386      ;
; 0.560 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.385      ;
; 0.560 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.385      ;
; 0.561 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.384      ;
; 0.561 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.384      ;
; 0.561 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.384      ;
; 0.562 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.383      ;
; 0.562 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.383      ;
; 0.562 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.383      ;
; 0.563 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.382      ;
; 0.567 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.378      ;
; 0.586 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.359      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock_registro'                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.501 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Clock_registro ; Clock_registro ; 1.000        ; -0.042     ; 0.444      ;
; 0.509 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Clock_registro ; Clock_registro ; 1.000        ; -0.042     ; 0.436      ;
; 0.564 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Clock_registro ; Clock_registro ; 1.000        ; -0.042     ; 0.381      ;
; 0.565 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Clock_registro ; Clock_registro ; 1.000        ; -0.042     ; 0.380      ;
; 0.567 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Clock_registro ; Clock_registro ; 1.000        ; -0.042     ; 0.378      ;
; 0.568 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Clock_registro ; Clock_registro ; 1.000        ; -0.042     ; 0.377      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                         ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -0.033 ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; clock          ; clock       ; 0.000        ; 0.651      ; 0.702      ;
; 0.021  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 0.000        ; 0.651      ; 0.756      ;
; 0.134  ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                                                    ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 0.000        ; 0.651      ; 0.869      ;
; 0.190  ; I2C_maquina_estado:b2v_inst|fstate.R_W                                                             ; I2C_maquina_estado:b2v_inst|fstate.AC           ; clock          ; clock       ; 0.000        ; 0.042      ; 0.316      ;
; 0.201  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir                                                     ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock          ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato                                                    ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock          ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.418  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                                                         ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; clock          ; clock       ; 0.000        ; 0.042      ; 0.544      ;
; 0.509  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.064      ; 0.697      ;
; 0.511  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.064      ; 0.699      ;
; 0.557  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.064      ; 0.745      ;
; 0.559  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.064      ; 0.747      ;
; 0.568  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.064      ; 0.756      ;
; 0.570  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.064      ; 0.758      ;
; 0.645  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.064      ; 0.833      ;
; 0.647  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.064      ; 0.835      ;
; 0.706  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.064      ; 0.894      ;
; 0.708  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.064      ; 0.896      ;
; 0.713  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.064      ; 0.901      ;
; 0.715  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.064      ; 0.903      ;
; 0.767  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; Clock_registro ; clock       ; 0.000        ; 0.064      ; 0.955      ;
; 0.769  ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; Clock_registro ; clock       ; 0.000        ; 0.064      ; 0.957      ;
; 0.791  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso                                                         ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; clock          ; clock       ; 0.000        ; -0.551     ; 0.324      ;
; 0.896  ; I2C_maquina_estado:b2v_inst|fstate.AC                                                              ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; clock          ; clock       ; 0.000        ; -0.551     ; 0.429      ;
; 1.365  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -0.633     ; 0.856      ;
; 1.387  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -0.633     ; 0.878      ;
; 1.389  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -0.633     ; 0.880      ;
; 1.395  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -0.633     ; 0.886      ;
; 1.397  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -0.633     ; 0.888      ;
; 1.419  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -0.633     ; 0.910      ;
; 1.467  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -0.633     ; 0.958      ;
; 1.469  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -0.633     ; 0.960      ;
; 1.480  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -0.633     ; 0.971      ;
; 1.507  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -0.633     ; 0.998      ;
; 1.509  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -0.633     ; 1.000      ;
; 1.534  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -0.633     ; 1.025      ;
; 1.584  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -0.633     ; 1.075      ;
; 1.586  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -0.633     ; 1.077      ;
; 1.592  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -0.633     ; 1.083      ;
; 1.594  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -0.633     ; 1.085      ;
; 1.610  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; I2C_maquina_estado:b2v_inst|fstate.R_W          ; SCL            ; clock       ; 0.000        ; -0.633     ; 1.101      ;
; 1.612  ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -0.633     ; 1.103      ;
; 1.710  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -0.620     ; 1.214      ;
; 1.763  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -0.620     ; 1.267      ;
; 1.775  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ; SCL            ; clock       ; 0.000        ; -0.620     ; 1.279      ;
; 2.013  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 0.000        ; -1.233     ; 0.904      ;
; 2.066  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 0.000        ; -1.233     ; 0.957      ;
; 2.069  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; SCL            ; clock       ; 0.000        ; -1.246     ; 0.947      ;
; 2.078  ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ; SCL            ; clock       ; 0.000        ; -1.233     ; 0.969      ;
; 2.127  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ; SCL            ; clock       ; 0.000        ; -1.246     ; 1.005      ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCL'                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.318      ;
; 0.194 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.320      ;
; 0.198 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.327      ;
; 0.206 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.332      ;
; 0.207 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.333      ;
; 0.210 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.336      ;
; 0.258 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.384      ;
; 0.274 ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.400      ;
; 0.298 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.426      ;
; 0.305 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.431      ;
; 0.308 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.434      ;
; 0.309 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.436      ;
; 0.318 ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.444      ;
; 0.447 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.574      ;
; 0.456 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.583      ;
; 0.459 ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.586      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock_registro'                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.191 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Clock_registro ; Clock_registro ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Clock_registro ; Clock_registro ; 0.000        ; 0.042      ; 0.318      ;
; 0.194 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Clock_registro ; Clock_registro ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Clock_registro ; Clock_registro ; 0.000        ; 0.042      ; 0.320      ;
; 0.260 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Clock_registro ; Clock_registro ; 0.000        ; 0.042      ; 0.386      ;
; 0.266 ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Clock_registro ; Clock_registro ; 0.000        ; 0.042      ; 0.392      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCL'                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; -0.138 ; 0.046        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; -0.138 ; 0.046        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; -0.138 ; 0.046        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst14|LPM_SHIFTREG_component|dffs[7]|clk                                                      ;
; 0.042  ; 0.042        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.042  ; 0.042        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.042  ; 0.042        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst13|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.056  ; 0.056        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_12~clkctrl|inclk[0]                                                               ;
; 0.056  ; 0.056        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_12~clkctrl|outclk                                                                 ;
; 0.058  ; 0.058        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_11~clkctrl|inclk[0]                                                               ;
; 0.058  ; 0.058        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_11~clkctrl|outclk                                                                 ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_11|combout                                                                        ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_12|combout                                                                        ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_11|datac                                                                          ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SYNTHESIZED_WIRE_12|datac                                                                          ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|o                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|i                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|i                                                                                        ;
; 0.733  ; 0.949        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[0]  ;
; 0.733  ; 0.949        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[1]  ;
; 0.733  ; 0.949        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; contador7:b2v_inst11|lpm_counter:LPM_COUNTER_component|cntr_2vj:auto_generated|counter_reg_bit[2]  ;
; 0.733  ; 0.949        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.733  ; 0.949        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.733  ; 0.949        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.733  ; 0.949        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.733  ; 0.949        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.733  ; 0.949        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.733  ; 0.949        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro7:b2v_inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.734  ; 0.950        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[0] ;
; 0.734  ; 0.950        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[1] ;
; 0.734  ; 0.950        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; contador_8:b2v_inst12|lpm_counter:LPM_COUNTER_component|cntr_tki:auto_generated|counter_reg_bit[2] ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; registro8:b2v_inst14|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|o                                                                                        ;
; 0.901  ; 0.901        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SYNTHESIZED_WIRE_11|datac                                                                          ;
; 0.902  ; 0.902        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SYNTHESIZED_WIRE_12|datac                                                                          ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SYNTHESIZED_WIRE_11|combout                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clock_registro'                                                                                                    ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clock_registro ; Rise       ; Clock_registro                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[0]|clk                    ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[1]|clk                    ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[2]|clk                    ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[3]|clk                    ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[4]|clk                    ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[5]|clk                    ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[6]|clk                    ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~input|o                                              ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|inclk[0]                                ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|outclk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~input|i                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock_registro ; Rise       ; Clock_registro~input|i                                              ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock_registro ; Rise       ; registro7:b2v_DIRECCION|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|inclk[0]                                ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~inputclkctrl|outclk                                  ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; Clock_registro~input|o                                              ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[0]|clk                    ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[1]|clk                    ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[2]|clk                    ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[3]|clk                    ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[4]|clk                    ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[5]|clk                    ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; Clock_registro ; Rise       ; b2v_DIRECCION|LPM_SHIFTREG_component|dffs[6]|clk                    ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; -0.025 ; 0.159        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; -0.025 ; 0.159        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.AC|clk                          ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.Oscioso|clk                     ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.R_W|clk                         ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                   ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                     ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk                       ;
; 0.154  ; 0.154        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.Guardar_dir|clk                 ;
; 0.154  ; 0.154        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; b2v_inst|fstate.guardar_dato|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                   ;
; 0.624  ; 0.840        ; 0.216          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Guardar_dir  ;
; 0.624  ; 0.840        ; 0.216          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.guardar_dato ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.AC           ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.Oscioso      ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clock ; Rise       ; I2C_maquina_estado:b2v_inst|fstate.R_W          ;
; 0.845  ; 0.845        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.Guardar_dir|clk                 ;
; 0.845  ; 0.845        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.guardar_dato|clk                ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                     ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk                       ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.AC|clk                          ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.Oscioso|clk                     ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clock ; Rise       ; b2v_inst|fstate.R_W|clk                         ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+-----------------+----------------+--------+-------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+----------------+--------+-------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; 0.520  ; 1.083 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; -0.038 ; 0.539 ; Rise       ; SCL             ;
; SDA             ; clock          ; 1.373  ; 1.958 ; Rise       ; clock           ;
; reset           ; clock          ; -0.012 ; 0.326 ; Rise       ; clock           ;
+-----------------+----------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+-----------------+----------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+----------------+--------+--------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; -0.299 ; -0.849 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; 0.524  ; -0.026 ; Rise       ; SCL             ;
; SDA             ; clock          ; -0.533 ; -1.087 ; Rise       ; clock           ;
; reset           ; clock          ; 0.828  ; 0.500  ; Rise       ; clock           ;
+-----------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; SCL        ; 5.017 ; 5.146 ; Rise       ; SCL             ;
;  DATA[0]  ; SCL        ; 4.026 ; 4.096 ; Rise       ; SCL             ;
;  DATA[1]  ; SCL        ; 4.195 ; 4.288 ; Rise       ; SCL             ;
;  DATA[2]  ; SCL        ; 4.170 ; 4.258 ; Rise       ; SCL             ;
;  DATA[3]  ; SCL        ; 4.178 ; 4.268 ; Rise       ; SCL             ;
;  DATA[4]  ; SCL        ; 4.190 ; 4.281 ; Rise       ; SCL             ;
;  DATA[5]  ; SCL        ; 5.017 ; 5.146 ; Rise       ; SCL             ;
;  DATA[6]  ; SCL        ; 4.200 ; 4.296 ; Rise       ; SCL             ;
;  DATA[7]  ; SCL        ; 4.015 ; 4.087 ; Rise       ; SCL             ;
; NC[*]     ; SCL        ; 4.211 ; 4.331 ; Rise       ; SCL             ;
;  NC[0]    ; SCL        ; 4.089 ; 4.158 ; Rise       ; SCL             ;
;  NC[1]    ; SCL        ; 4.032 ; 4.107 ; Rise       ; SCL             ;
;  NC[2]    ; SCL        ; 4.211 ; 4.331 ; Rise       ; SCL             ;
; NC_2[*]   ; SCL        ; 4.242 ; 4.337 ; Rise       ; SCL             ;
;  NC_2[0]  ; SCL        ; 4.104 ; 4.181 ; Rise       ; SCL             ;
;  NC_2[1]  ; SCL        ; 4.242 ; 4.337 ; Rise       ; SCL             ;
;  NC_2[2]  ; SCL        ; 4.113 ; 4.190 ; Rise       ; SCL             ;
; ACK       ; clock      ; 3.693 ; 3.811 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; SCL        ; 3.912 ; 3.983 ; Rise       ; SCL             ;
;  DATA[0]  ; SCL        ; 3.923 ; 3.992 ; Rise       ; SCL             ;
;  DATA[1]  ; SCL        ; 4.085 ; 4.176 ; Rise       ; SCL             ;
;  DATA[2]  ; SCL        ; 4.061 ; 4.147 ; Rise       ; SCL             ;
;  DATA[3]  ; SCL        ; 4.069 ; 4.156 ; Rise       ; SCL             ;
;  DATA[4]  ; SCL        ; 4.081 ; 4.169 ; Rise       ; SCL             ;
;  DATA[5]  ; SCL        ; 4.908 ; 5.034 ; Rise       ; SCL             ;
;  DATA[6]  ; SCL        ; 4.090 ; 4.184 ; Rise       ; SCL             ;
;  DATA[7]  ; SCL        ; 3.912 ; 3.983 ; Rise       ; SCL             ;
; NC[*]     ; SCL        ; 3.928 ; 4.001 ; Rise       ; SCL             ;
;  NC[0]    ; SCL        ; 3.983 ; 4.050 ; Rise       ; SCL             ;
;  NC[1]    ; SCL        ; 3.928 ; 4.001 ; Rise       ; SCL             ;
;  NC[2]    ; SCL        ; 4.100 ; 4.216 ; Rise       ; SCL             ;
; NC_2[*]   ; SCL        ; 3.996 ; 4.071 ; Rise       ; SCL             ;
;  NC_2[0]  ; SCL        ; 3.996 ; 4.071 ; Rise       ; SCL             ;
;  NC_2[1]  ; SCL        ; 4.129 ; 4.222 ; Rise       ; SCL             ;
;  NC_2[2]  ; SCL        ; 4.006 ; 4.081 ; Rise       ; SCL             ;
; ACK       ; clock      ; 3.572 ; 3.678 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 2.447 ; 2.727 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 2.416 ; 2.699 ;    ;
+------------+-------------+----+-------+-------+----+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -4.253  ; -0.033 ; N/A      ; N/A     ; -3.000              ;
;  Clock_registro  ; -0.065  ; 0.191  ; N/A      ; N/A     ; -3.000              ;
;  SCL             ; -0.835  ; 0.181  ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -4.253  ; -0.033 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -18.385 ; -0.033 ; 0.0      ; 0.0     ; -51.405             ;
;  Clock_registro  ; -0.115  ; 0.000  ; N/A      ; N/A     ; -11.995             ;
;  SCL             ; -2.516  ; 0.000  ; N/A      ; N/A     ; -29.985             ;
;  clock           ; -15.754 ; -0.033 ; N/A      ; N/A     ; -9.425              ;
+------------------+---------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-----------------+----------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+----------------+-------+-------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; 1.231 ; 1.521 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; 0.002 ; 0.539 ; Rise       ; SCL             ;
; SDA             ; clock          ; 2.834 ; 3.103 ; Rise       ; clock           ;
; reset           ; clock          ; 0.036 ; 0.326 ; Rise       ; clock           ;
+-----------------+----------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+-----------------+----------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+----------------+--------+--------+------------+-----------------+
; CARGA_DIRECCION ; Clock_registro ; -0.299 ; -0.832 ; Rise       ; Clock_registro  ;
; SDA             ; SCL            ; 1.079  ; 0.842  ; Rise       ; SCL             ;
; SDA             ; clock          ; -0.533 ; -1.087 ; Rise       ; clock           ;
; reset           ; clock          ; 1.503  ; 1.391  ; Rise       ; clock           ;
+-----------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; SCL        ; 9.243 ; 9.352 ; Rise       ; SCL             ;
;  DATA[0]  ; SCL        ; 7.699 ; 7.722 ; Rise       ; SCL             ;
;  DATA[1]  ; SCL        ; 8.026 ; 8.042 ; Rise       ; SCL             ;
;  DATA[2]  ; SCL        ; 7.995 ; 7.999 ; Rise       ; SCL             ;
;  DATA[3]  ; SCL        ; 8.000 ; 8.016 ; Rise       ; SCL             ;
;  DATA[4]  ; SCL        ; 8.028 ; 8.043 ; Rise       ; SCL             ;
;  DATA[5]  ; SCL        ; 9.243 ; 9.352 ; Rise       ; SCL             ;
;  DATA[6]  ; SCL        ; 8.046 ; 8.062 ; Rise       ; SCL             ;
;  DATA[7]  ; SCL        ; 7.676 ; 7.703 ; Rise       ; SCL             ;
; NC[*]     ; SCL        ; 8.106 ; 8.154 ; Rise       ; SCL             ;
;  NC[0]    ; SCL        ; 7.881 ; 7.872 ; Rise       ; SCL             ;
;  NC[1]    ; SCL        ; 7.734 ; 7.765 ; Rise       ; SCL             ;
;  NC[2]    ; SCL        ; 8.106 ; 8.154 ; Rise       ; SCL             ;
; NC_2[*]   ; SCL        ; 8.163 ; 8.154 ; Rise       ; SCL             ;
;  NC_2[0]  ; SCL        ; 7.899 ; 7.906 ; Rise       ; SCL             ;
;  NC_2[1]  ; SCL        ; 8.163 ; 8.154 ; Rise       ; SCL             ;
;  NC_2[2]  ; SCL        ; 7.891 ; 7.892 ; Rise       ; SCL             ;
; ACK       ; clock      ; 6.971 ; 7.005 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; SCL        ; 3.912 ; 3.983 ; Rise       ; SCL             ;
;  DATA[0]  ; SCL        ; 3.923 ; 3.992 ; Rise       ; SCL             ;
;  DATA[1]  ; SCL        ; 4.085 ; 4.176 ; Rise       ; SCL             ;
;  DATA[2]  ; SCL        ; 4.061 ; 4.147 ; Rise       ; SCL             ;
;  DATA[3]  ; SCL        ; 4.069 ; 4.156 ; Rise       ; SCL             ;
;  DATA[4]  ; SCL        ; 4.081 ; 4.169 ; Rise       ; SCL             ;
;  DATA[5]  ; SCL        ; 4.908 ; 5.034 ; Rise       ; SCL             ;
;  DATA[6]  ; SCL        ; 4.090 ; 4.184 ; Rise       ; SCL             ;
;  DATA[7]  ; SCL        ; 3.912 ; 3.983 ; Rise       ; SCL             ;
; NC[*]     ; SCL        ; 3.928 ; 4.001 ; Rise       ; SCL             ;
;  NC[0]    ; SCL        ; 3.983 ; 4.050 ; Rise       ; SCL             ;
;  NC[1]    ; SCL        ; 3.928 ; 4.001 ; Rise       ; SCL             ;
;  NC[2]    ; SCL        ; 4.100 ; 4.216 ; Rise       ; SCL             ;
; NC_2[*]   ; SCL        ; 3.996 ; 4.071 ; Rise       ; SCL             ;
;  NC_2[0]  ; SCL        ; 3.996 ; 4.071 ; Rise       ; SCL             ;
;  NC_2[1]  ; SCL        ; 4.129 ; 4.222 ; Rise       ; SCL             ;
;  NC_2[2]  ; SCL        ; 4.006 ; 4.081 ; Rise       ; SCL             ;
; ACK       ; clock      ; 3.572 ; 3.678 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 4.412 ; 4.551 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; ACK         ;    ; 2.416 ; 2.699 ;    ;
+------------+-------------+----+-------+-------+----+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ACK           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NC[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NC[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NC[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NC_2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NC_2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NC_2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SCL                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clock_registro          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset_registro          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CARGA_DIRECCION         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ACK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.33 V              ; -0.0027 V           ; 0.131 V                              ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.33 V             ; -0.0027 V          ; 0.131 V                             ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; DATA[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; NC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; NC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; NC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; NC_2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; NC_2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; NC_2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-07 V                   ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-07 V                  ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-07 V                    ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-10 s                   ; 7.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-07 V                   ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-10 s                  ; 7.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ACK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATA[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATA[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; DATA[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATA[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; NC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; NC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; NC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; NC_2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; NC_2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; NC_2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; clock          ; clock          ; 9        ; 0        ; 0        ; 0        ;
; Clock_registro ; clock          ; 14       ; 0        ; 0        ; 0        ;
; SCL            ; clock          ; 26       ; 0        ; 0        ; 0        ;
; Clock_registro ; Clock_registro ; 6        ; 0        ; 0        ; 0        ;
; SCL            ; SCL            ; 28       ; 0        ; 0        ; 0        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; clock          ; clock          ; 9        ; 0        ; 0        ; 0        ;
; Clock_registro ; clock          ; 14       ; 0        ; 0        ; 0        ;
; SCL            ; clock          ; 26       ; 0        ; 0        ; 0        ;
; Clock_registro ; Clock_registro ; 6        ; 0        ; 0        ; 0        ;
; SCL            ; SCL            ; 28       ; 0        ; 0        ; 0        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 01 11:20:45 2025
Info: Command: quartus_sta I2C_maquina_estado -c I2C_maquina_estado
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'I2C_maquina_estado.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SCL SCL
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name Clock_registro Clock_registro
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.253
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.253       -15.754 clock 
    Info (332119):    -0.835        -2.516 SCL 
    Info (332119):    -0.065        -0.115 Clock_registro 
Info (332146): Worst-case hold slack is 0.233
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.233         0.000 clock 
    Info (332119):     0.402         0.000 SCL 
    Info (332119):     0.434         0.000 Clock_registro 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -29.985 SCL 
    Info (332119):    -3.000       -11.995 Clock_registro 
    Info (332119):    -3.000        -9.425 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.782
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.782       -14.071 clock 
    Info (332119):    -0.645        -1.551 SCL 
    Info (332119):     0.032         0.000 Clock_registro 
Info (332146): Worst-case hold slack is 0.278
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.278         0.000 clock 
    Info (332119):     0.353         0.000 SCL 
    Info (332119):     0.401         0.000 Clock_registro 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -29.985 SCL 
    Info (332119):    -3.000       -11.995 Clock_registro 
    Info (332119):    -3.000        -9.425 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.597
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.597        -5.610 clock 
    Info (332119):     0.110         0.000 SCL 
    Info (332119):     0.501         0.000 Clock_registro 
Info (332146): Worst-case hold slack is -0.033
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.033        -0.033 clock 
    Info (332119):     0.181         0.000 SCL 
    Info (332119):     0.191         0.000 Clock_registro 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -26.896 SCL 
    Info (332119):    -3.000       -10.406 Clock_registro 
    Info (332119):    -3.000        -8.221 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4641 megabytes
    Info: Processing ended: Sat Nov 01 11:20:50 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


