verilog xil_defaultlib --include "../../../../simple_perceptron.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../simple_perceptron.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_calcPerceptron_0_bram_0/sim/design_1_calcPerceptron_0_bram_0.v" \
"../../../bd/design_1/ip/design_1_calcPerceptron_0_bram_0_0/sim/design_1_calcPerceptron_0_bram_0_0.v" \
"../../../bd/design_1/ip/design_1_calcPerceptron_0_bram_1_0/sim/design_1_calcPerceptron_0_bram_1_0.v" \
"../../../bd/design_1/ip/design_1_calcPerceptron_0_bram_2_0/sim/design_1_calcPerceptron_0_bram_2_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
