// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP3C16F484C6,
// with speed grade 6, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "RAMCore2")
  (DATE "06/08/2024 16:38:15")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (917:917:917) (898:898:898))
        (IOPATH i o (2226:2226:2226) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (912:912:912) (874:874:874))
        (IOPATH i o (2226:2226:2226) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (717:717:717) (696:696:696))
        (IOPATH i o (2226:2226:2226) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (994:994:994) (1004:1004:1004))
        (IOPATH i o (2060:2060:2060) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (922:922:922) (902:902:902))
        (IOPATH i o (2226:2226:2226) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1113:1113:1113) (1063:1063:1063))
        (IOPATH i o (3436:3436:3436) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1001:1001:1001) (1008:1008:1008))
        (IOPATH i o (2226:2226:2226) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (707:707:707) (687:687:687))
        (IOPATH i o (2226:2226:2226) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (816:816:816) (844:844:844))
        (IOPATH i o (2060:2060:2060) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (955:955:955) (936:936:936))
        (IOPATH i o (2216:2216:2216) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (687:687:687) (678:678:678))
        (IOPATH i o (2137:2137:2137) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1184:1184:1184) (1187:1187:1187))
        (IOPATH i o (2100:2100:2100) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (745:745:745) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (775:775:775) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_pll")
    (INSTANCE \\CLK25\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT areset (3150:3150:3150) (3150:3150:3150))
        (PORT inclk[0] (1688:1688:1688) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\CLK25\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1671:1671:1671) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (340:340:340))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (745:745:745) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1698:1698:1698))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1205:1205:1205) (1136:1136:1136))
        (PORT ena (3242:3242:3242) (3363:3363:3363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (431:431:431))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1698:1698:1698))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1205:1205:1205) (1136:1136:1136))
        (PORT ena (3242:3242:3242) (3363:3363:3363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (318:318:318))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1698:1698:1698))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1205:1205:1205) (1136:1136:1136))
        (PORT ena (3242:3242:3242) (3363:3363:3363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1698:1698:1698))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1205:1205:1205) (1136:1136:1136))
        (PORT ena (3242:3242:3242) (3363:3363:3363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (329:329:329))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1698:1698:1698))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1205:1205:1205) (1136:1136:1136))
        (PORT ena (3242:3242:3242) (3363:3363:3363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (446:446:446))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (615:615:615))
        (PORT datab (390:390:390) (447:447:447))
        (PORT datac (356:356:356) (407:407:407))
        (PORT datad (361:361:361) (404:404:404))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (336:336:336))
        (PORT datab (251:251:251) (328:328:328))
        (PORT datac (350:350:350) (401:401:401))
        (PORT datad (228:228:228) (292:292:292))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (223:223:223))
        (PORT datab (573:573:573) (598:598:598))
        (PORT datac (508:508:508) (498:498:498))
        (PORT datad (359:359:359) (399:399:399))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|h_count\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (216:216:216))
        (PORT datad (319:319:319) (319:319:319))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1698:1698:1698))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1205:1205:1205) (1136:1136:1136))
        (PORT ena (3242:3242:3242) (3363:3363:3363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (322:322:322))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1698:1698:1698))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1205:1205:1205) (1136:1136:1136))
        (PORT ena (3242:3242:3242) (3363:3363:3363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (308:308:308))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1698:1698:1698))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1205:1205:1205) (1136:1136:1136))
        (PORT ena (3242:3242:3242) (3363:3363:3363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (312:312:312))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|h_count\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (314:314:314) (316:316:316))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1698:1698:1698))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1205:1205:1205) (1136:1136:1136))
        (PORT ena (3242:3242:3242) (3363:3363:3363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (312:312:312))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|h_count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (184:184:184) (217:217:217))
        (PORT datad (319:319:319) (319:319:319))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1698:1698:1698))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1205:1205:1205) (1136:1136:1136))
        (PORT ena (3242:3242:3242) (3363:3363:3363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|LessThan6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (750:750:750))
        (PORT datac (738:738:738) (738:738:738))
        (PORT datad (726:726:726) (721:721:721))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|video_on_h\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1705:1705:1705))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1434:1434:1434) (1366:1366:1366))
        (PORT ena (3124:3124:3124) (3274:3274:3274))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (765:765:765) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (308:308:308))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (401:401:401))
        (PORT datac (294:294:294) (300:300:300))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (611:611:611))
        (PORT datab (386:386:386) (443:443:443))
        (PORT datac (358:358:358) (408:408:408))
        (PORT datad (363:363:363) (404:404:404))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (568:568:568) (592:592:592))
        (PORT datac (503:503:503) (492:492:492))
        (PORT datad (362:362:362) (400:400:400))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[9\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (236:236:236))
        (PORT datab (189:189:189) (227:227:227))
        (PORT datac (2525:2525:2525) (2695:2695:2695))
        (PORT datad (186:186:186) (211:211:211))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1675:1675:1675))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1187:1187:1187) (1125:1125:1125))
        (PORT ena (927:927:927) (925:925:925))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (309:309:309))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (352:352:352) (366:366:366))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1675:1675:1675))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1187:1187:1187) (1125:1125:1125))
        (PORT ena (927:927:927) (925:925:925))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (326:326:326))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (400:400:400))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1675:1675:1675))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1187:1187:1187) (1125:1125:1125))
        (PORT ena (927:927:927) (925:925:925))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (236:236:236))
        (PORT datab (188:188:188) (224:224:224))
        (PORT datac (2524:2524:2524) (2693:2693:2693))
        (PORT datad (186:186:186) (211:211:211))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (324:324:324))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (320:320:320))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (370:370:370))
        (PORT datab (184:184:184) (216:216:216))
        (PORT datad (332:332:332) (341:341:341))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1684:1684:1684) (1706:1706:1706))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1187:1187:1187) (1125:1125:1125))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (434:434:434))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[5\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (282:282:282))
        (PORT datab (223:223:223) (274:274:274))
        (PORT datad (318:318:318) (317:317:317))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1679:1679:1679))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1279:1279:1279) (1220:1220:1220))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (324:324:324))
        (PORT datab (244:244:244) (317:317:317))
        (PORT datac (362:362:362) (404:404:404))
        (PORT datad (222:222:222) (283:283:283))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (456:456:456))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (286:286:286))
        (PORT datab (227:227:227) (279:279:279))
        (PORT datad (509:509:509) (498:498:498))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1679:1679:1679))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1279:1279:1279) (1220:1220:1220))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (581:581:581))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (283:283:283))
        (PORT datab (224:224:224) (274:274:274))
        (PORT datad (318:318:318) (317:317:317))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1679:1679:1679))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1279:1279:1279) (1220:1220:1220))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (429:429:429))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (288:288:288))
        (PORT datab (229:229:229) (281:281:281))
        (PORT datad (296:296:296) (295:295:295))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1679:1679:1679))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1279:1279:1279) (1220:1220:1220))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (371:371:371) (414:414:414))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[9\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (361:361:361))
        (PORT datab (228:228:228) (280:280:280))
        (PORT datad (206:206:206) (244:244:244))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1679:1679:1679))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1279:1279:1279) (1220:1220:1220))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (317:317:317))
        (PORT datac (240:240:240) (312:312:312))
        (PORT datad (224:224:224) (284:284:284))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (345:345:345))
        (PORT datab (238:238:238) (307:307:307))
        (PORT datac (545:545:545) (569:569:569))
        (PORT datad (162:162:162) (183:183:183))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (337:337:337))
        (PORT datab (378:378:378) (430:430:430))
        (PORT datac (219:219:219) (290:290:290))
        (PORT datad (367:367:367) (404:404:404))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (360:360:360))
        (PORT datab (253:253:253) (332:332:332))
        (PORT datac (222:222:222) (294:294:294))
        (PORT datad (230:230:230) (295:295:295))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (614:614:614))
        (PORT datab (389:389:389) (445:445:445))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (305:305:305) (311:311:311))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (401:401:401))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1675:1675:1675))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1187:1187:1187) (1125:1125:1125))
        (PORT ena (927:927:927) (925:925:925))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1337:1337:1337))
        (PORT asdata (1324:1324:1324) (1315:1315:1315))
        (PORT clrn (1485:1485:1485) (1414:1414:1414))
        (PORT ena (3230:3230:3230) (3407:3407:3407))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1337:1337:1337))
        (PORT asdata (1307:1307:1307) (1289:1289:1289))
        (PORT clrn (1485:1485:1485) (1414:1414:1414))
        (PORT ena (3230:3230:3230) (3407:3407:3407))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1337:1337:1337))
        (PORT asdata (1090:1090:1090) (1096:1096:1096))
        (PORT clrn (1485:1485:1485) (1414:1414:1414))
        (PORT ena (3230:3230:3230) (3407:3407:3407))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1337:1337:1337))
        (PORT asdata (1098:1098:1098) (1102:1102:1102))
        (PORT clrn (1482:1482:1482) (1404:1404:1404))
        (PORT ena (3221:3221:3221) (3418:3418:3418))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1222:1222:1222))
        (PORT datab (1107:1107:1107) (1145:1145:1145))
        (PORT datac (1001:1001:1001) (1000:1000:1000))
        (PORT datad (1306:1306:1306) (1308:1308:1308))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Vcount\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (525:525:525) (546:546:546))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1696:1696:1696))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1414:1414:1414) (1323:1323:1323))
        (PORT ena (3462:3462:3462) (3579:3579:3579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Vcount\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (695:695:695) (693:693:693))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1696:1696:1696))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1414:1414:1414) (1323:1323:1323))
        (PORT ena (3462:3462:3462) (3579:3579:3579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (921:921:921))
        (PORT datab (2142:2142:2142) (2151:2151:2151))
        (PORT datad (2081:2081:2081) (2019:2019:2019))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1337:1337:1337))
        (PORT asdata (1098:1098:1098) (1103:1103:1103))
        (PORT clrn (1485:1485:1485) (1414:1414:1414))
        (PORT ena (3230:3230:3230) (3407:3407:3407))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1667:1667:1667))
        (PORT asdata (1054:1054:1054) (1042:1042:1042))
        (PORT clrn (1485:1485:1485) (1414:1414:1414))
        (PORT ena (3201:3201:3201) (3364:3364:3364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (579:579:579))
        (PORT datab (248:248:248) (325:325:325))
        (PORT datad (377:377:377) (412:412:412))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (320:320:320))
        (PORT datab (419:419:419) (464:464:464))
        (PORT datad (362:362:362) (396:396:396))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan30\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (722:722:722))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (165:165:165) (202:202:202))
        (PORT datad (649:649:649) (681:681:681))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan29\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (446:446:446))
        (PORT datac (396:396:396) (436:436:436))
        (PORT datad (383:383:383) (423:423:423))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan29\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (527:527:527))
        (PORT datac (173:173:173) (204:204:204))
        (PORT datad (226:226:226) (290:290:290))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan29\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (359:359:359))
        (PORT datab (605:605:605) (638:638:638))
        (PORT datac (247:247:247) (323:323:323))
        (PORT datad (252:252:252) (316:316:316))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan27\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (526:526:526))
        (PORT datab (602:602:602) (629:629:629))
        (PORT datad (823:823:823) (836:836:836))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan27\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (525:525:525))
        (PORT datab (252:252:252) (323:323:323))
        (PORT datad (564:564:564) (595:595:595))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan27\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (527:527:527))
        (PORT datad (225:225:225) (290:290:290))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1667:1667:1667))
        (PORT asdata (1283:1283:1283) (1270:1270:1270))
        (PORT clrn (1482:1482:1482) (1404:1404:1404))
        (PORT ena (3191:3191:3191) (3376:3376:3376))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (746:746:746))
        (IOPATH dataa cout (376:376:376) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (635:635:635))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (753:753:753) (757:757:757))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (945:945:945))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1207:1207:1207))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (959:959:959))
        (PORT datab (929:929:929) (905:905:905))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (988:988:988))
        (PORT datab (339:339:339) (359:359:359))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (497:497:497))
        (PORT datab (1057:1057:1057) (1062:1062:1062))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (518:518:518))
        (PORT datab (1426:1426:1426) (1370:1370:1370))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (664:664:664))
        (PORT datab (2148:2148:2148) (2153:2153:2153))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (689:689:689))
        (PORT datab (2122:2122:2122) (2110:2110:2110))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (988:988:988))
        (PORT datab (2452:2452:2452) (2392:2392:2392))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (673:673:673))
        (PORT datab (2292:2292:2292) (2229:2229:2229))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2464:2464:2464) (2372:2372:2372))
        (PORT datab (724:724:724) (694:694:694))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1655:1655:1655))
        (PORT asdata (1077:1077:1077) (1083:1083:1083))
        (PORT clrn (1481:1481:1481) (1428:1428:1428))
        (PORT ena (3095:3095:3095) (3248:3248:3248))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1655:1655:1655))
        (PORT asdata (1039:1039:1039) (1035:1035:1035))
        (PORT clrn (1481:1481:1481) (1428:1428:1428))
        (PORT ena (3095:3095:3095) (3248:3248:3248))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1655:1655:1655))
        (PORT asdata (1052:1052:1052) (1060:1060:1060))
        (PORT clrn (1481:1481:1481) (1428:1428:1428))
        (PORT ena (3095:3095:3095) (3248:3248:3248))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1326:1326:1326))
        (PORT asdata (1500:1500:1500) (1463:1463:1463))
        (PORT clrn (1481:1481:1481) (1428:1428:1428))
        (PORT ena (3450:3450:3450) (3629:3629:3629))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1655:1655:1655))
        (PORT asdata (1076:1076:1076) (1072:1072:1072))
        (PORT clrn (1481:1481:1481) (1428:1428:1428))
        (PORT ena (3095:3095:3095) (3248:3248:3248))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1326:1326:1326))
        (PORT asdata (1040:1040:1040) (1039:1039:1039))
        (PORT clrn (1481:1481:1481) (1428:1428:1428))
        (PORT ena (3450:3450:3450) (3629:3629:3629))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1326:1326:1326))
        (PORT asdata (1021:1021:1021) (1019:1019:1019))
        (PORT clrn (1481:1481:1481) (1428:1428:1428))
        (PORT ena (3450:3450:3450) (3629:3629:3629))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (285:285:285))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (285:285:285))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (286:286:286))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (291:291:291))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (286:286:286))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1655:1655:1655))
        (PORT asdata (1051:1051:1051) (1047:1047:1047))
        (PORT clrn (1481:1481:1481) (1428:1428:1428))
        (PORT ena (3095:3095:3095) (3248:3248:3248))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (288:288:288))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (543:543:543))
        (PORT datab (384:384:384) (388:388:388))
        (PORT datac (309:309:309) (326:326:326))
        (PORT datad (517:517:517) (504:504:504))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1655:1655:1655))
        (PORT asdata (1052:1052:1052) (1054:1054:1054))
        (PORT clrn (1481:1481:1481) (1428:1428:1428))
        (PORT ena (3095:3095:3095) (3248:3248:3248))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1655:1655:1655))
        (PORT asdata (1075:1075:1075) (1069:1069:1069))
        (PORT clrn (1481:1481:1481) (1428:1428:1428))
        (PORT ena (3095:3095:3095) (3248:3248:3248))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (288:288:288))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (254:254:254))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1667:1667:1667))
        (PORT asdata (1319:1319:1319) (1305:1305:1305))
        (PORT clrn (1485:1485:1485) (1414:1414:1414))
        (PORT ena (3201:3201:3201) (3364:3364:3364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (729:729:729))
        (PORT datab (252:252:252) (330:330:330))
        (PORT datad (373:373:373) (409:409:409))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (229:229:229))
        (PORT datab (850:850:850) (860:860:860))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (219:219:219))
        (PORT datab (539:539:539) (537:537:537))
        (PORT datac (515:515:515) (512:512:512))
        (PORT datad (303:303:303) (306:306:306))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|read_addressing\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (499:499:499))
        (PORT datad (1365:1365:1365) (1352:1352:1352))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (635:635:635))
        (PORT datac (248:248:248) (324:324:324))
        (PORT datad (251:251:251) (316:316:316))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (678:678:678))
        (PORT datab (316:316:316) (321:321:321))
        (PORT datac (600:600:600) (640:640:640))
        (PORT datad (739:739:739) (714:714:714))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (504:504:504))
        (PORT datab (384:384:384) (385:385:385))
        (PORT datac (310:310:310) (324:324:324))
        (PORT datad (518:518:518) (501:501:501))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2617:2617:2617) (2787:2787:2787))
        (PORT datac (779:779:779) (779:779:779))
        (PORT datad (898:898:898) (848:848:848))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1210:1210:1210))
        (PORT datab (1073:1073:1073) (1060:1060:1060))
        (PORT datac (704:704:704) (668:668:668))
        (PORT datad (165:165:165) (189:189:189))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|read_addressing\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (514:514:514))
        (PORT datab (1057:1057:1057) (1056:1056:1056))
        (PORT datac (1534:1534:1534) (1555:1555:1555))
        (PORT datad (168:168:168) (191:191:191))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (445:445:445))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (249:249:249) (326:326:326))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (456:456:456))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (456:456:456))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (466:466:466))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (597:597:597))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (728:728:728))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1027:1027:1027) (1018:1018:1018))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1022:1022:1022) (1069:1069:1069))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (678:678:678))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (366:366:366))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (369:369:369))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (339:339:339))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (369:369:369))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (507:507:507))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (552:552:552) (534:534:534))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (486:486:486) (485:485:485))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2570:2570:2570) (2567:2567:2567))
        (PORT datab (493:493:493) (488:488:488))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (506:506:506))
        (PORT datab (2141:2141:2141) (2073:2073:2073))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1920:1920:1920) (1871:1871:1871))
        (PORT datab (561:561:561) (547:547:547))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1732:1732:1732) (1731:1731:1731))
        (PORT datab (498:498:498) (492:492:492))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2161:2161:2161) (2091:2091:2091))
        (PORT datab (520:520:520) (508:508:508))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (361:361:361))
        (PORT datac (761:761:761) (749:749:749))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (564:564:564))
        (PORT datac (533:533:533) (527:527:527))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (568:568:568))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (699:699:699) (658:658:658))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (354:354:354))
        (PORT datac (530:530:530) (534:534:534))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (530:530:530))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (676:676:676))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (747:747:747) (721:721:721))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (702:702:702))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (688:688:688))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1060:1060:1060))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1041:1041:1041) (959:959:959))
        (PORT datac (544:544:544) (537:537:537))
        (PORT datad (523:523:523) (529:529:529))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (942:942:942))
        (PORT datab (1523:1523:1523) (1518:1518:1518))
        (PORT datad (339:339:339) (358:358:358))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1220:1220:1220))
        (PORT datac (1810:1810:1810) (1765:1765:1765))
        (PORT datad (334:334:334) (353:353:353))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1948:1948:1948) (2003:2003:2003))
        (PORT datac (1571:1571:1571) (1579:1579:1579))
        (PORT datad (511:511:511) (519:519:519))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3309:3309:3309) (3256:3256:3256))
        (PORT datab (982:982:982) (942:942:942))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1074:1074:1074))
        (PORT datab (182:182:182) (215:215:215))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (489:489:489))
        (PORT datab (1168:1168:1168) (1123:1123:1123))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1080:1080:1080))
        (PORT datab (495:495:495) (487:487:487))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1126:1126:1126))
        (PORT datab (317:317:317) (322:322:322))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (327:327:327))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (352:352:352))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (353:353:353))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (325:325:325))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3250:3250:3250) (3106:3106:3106))
        (PORT datab (4509:4509:4509) (4394:4394:4394))
        (PORT datac (4259:4259:4259) (4261:4261:4261))
        (PORT datad (525:525:525) (517:517:517))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (535:535:535))
        (PORT datab (323:323:323) (332:332:332))
        (PORT datac (355:355:355) (363:363:363))
        (PORT datad (184:184:184) (211:211:211))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (531:531:531))
        (PORT datab (188:188:188) (222:222:222))
        (PORT datac (174:174:174) (205:205:205))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (327:327:327))
        (PORT datab (367:367:367) (374:374:374))
        (PORT datad (374:374:374) (425:425:425))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add41\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (595:595:595))
        (PORT datab (606:606:606) (640:640:640))
        (PORT datac (248:248:248) (322:322:322))
        (PORT datad (253:253:253) (316:316:316))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (819:819:819))
        (PORT datab (201:201:201) (234:234:234))
        (PORT datac (249:249:249) (325:325:325))
        (PORT datad (253:253:253) (318:318:318))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (238:238:238))
        (PORT datab (583:583:583) (569:569:569))
        (PORT datac (767:767:767) (739:739:739))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~2clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1217:1217:1217) (1159:1159:1159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (321:321:321) (329:329:329))
        (PORT datad (1131:1131:1131) (1132:1132:1132))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1136:1136:1136))
        (PORT datad (190:190:190) (221:221:221))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (892:892:892))
        (PORT datab (979:979:979) (942:942:942))
        (PORT datac (2161:2161:2161) (2124:2124:2124))
        (PORT datad (983:983:983) (938:938:938))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1613:1613:1613) (1519:1519:1519))
        (PORT datab (1595:1595:1595) (1585:1585:1585))
        (PORT datac (753:753:753) (733:733:733))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1679:1679:1679) (1685:1685:1685))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1110:1110:1110) (1081:1081:1081))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_pll")
    (INSTANCE \\CLK_24M\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT areset (2894:2894:2894) (2894:2894:2894))
        (PORT inclk[0] (2062:2062:2062) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\CLK_24M\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1677:1677:1677) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (305:305:305))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1537:1537:1537) (1477:1477:1477))
        (PORT ena (3463:3463:3463) (3623:3623:3623))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (449:449:449))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1537:1537:1537) (1477:1477:1477))
        (PORT ena (3463:3463:3463) (3623:3623:3623))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (316:316:316))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1537:1537:1537) (1477:1477:1477))
        (PORT ena (3463:3463:3463) (3623:3623:3623))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (320:320:320))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1537:1537:1537) (1477:1477:1477))
        (PORT ena (3463:3463:3463) (3623:3623:3623))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (310:310:310))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT asdata (468:468:468) (495:495:495))
        (PORT clrn (1537:1537:1537) (1477:1477:1477))
        (PORT ena (3463:3463:3463) (3623:3623:3623))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (696:696:696) (746:746:746))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_write\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (561:561:561) (572:572:572))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1645:1645:1645))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1598:1598:1598) (1567:1567:1567))
        (PORT ena (3759:3759:3759) (3934:3934:3934))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (715:715:715))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1645:1645:1645))
        (PORT asdata (872:872:872) (884:884:884))
        (PORT clrn (1598:1598:1598) (1567:1567:1567))
        (PORT ena (3759:3759:3759) (3934:3934:3934))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (870:870:870))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (455:455:455))
        (PORT datab (247:247:247) (321:321:321))
        (PORT datad (658:658:658) (707:707:707))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2403:2403:2403) (2483:2483:2483))
        (PORT datab (1630:1630:1630) (1667:1667:1667))
        (PORT datac (602:602:602) (657:657:657))
        (PORT datad (885:885:885) (917:917:917))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (714:714:714))
        (PORT datab (311:311:311) (330:330:330))
        (PORT datac (551:551:551) (558:558:558))
        (PORT datad (224:224:224) (285:285:285))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_write\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (798:798:798))
        (PORT datad (590:590:590) (606:606:606))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1645:1645:1645))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1598:1598:1598) (1567:1567:1567))
        (PORT ena (3759:3759:3759) (3934:3934:3934))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1063:1063:1063) (1072:1072:1072))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT asdata (605:605:605) (605:605:605))
        (PORT clrn (1537:1537:1537) (1477:1477:1477))
        (PORT ena (3463:3463:3463) (3623:3623:3623))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (628:628:628) (677:677:677))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (581:581:581) (603:603:603))
        (PORT datad (589:589:589) (606:606:606))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1645:1645:1645))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1598:1598:1598) (1567:1567:1567))
        (PORT ena (3759:3759:3759) (3934:3934:3934))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (323:323:323))
        (PORT datab (674:674:674) (725:725:725))
        (PORT datac (212:212:212) (278:278:278))
        (PORT datad (222:222:222) (280:280:280))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (331:331:331))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3012:3012:3012) (3257:3257:3257))
        (PORT datad (591:591:591) (603:603:603))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1317:1317:1317))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1526:1526:1526) (1473:1473:1473))
        (PORT ena (2078:2078:2078) (2024:2024:2024))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (336:336:336))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1317:1317:1317))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1526:1526:1526) (1473:1473:1473))
        (PORT ena (2078:2078:2078) (2024:2024:2024))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (341:341:341))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1317:1317:1317))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1526:1526:1526) (1473:1473:1473))
        (PORT ena (2078:2078:2078) (2024:2024:2024))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (342:342:342))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1317:1317:1317))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1526:1526:1526) (1473:1473:1473))
        (PORT ena (2078:2078:2078) (2024:2024:2024))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (357:357:357))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1317:1317:1317))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1526:1526:1526) (1473:1473:1473))
        (PORT ena (2078:2078:2078) (2024:2024:2024))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (337:337:337))
        (PORT datac (249:249:249) (329:329:329))
        (PORT datad (242:242:242) (305:305:305))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2961:2961:2961) (3160:3160:3160))
        (PORT datab (273:273:273) (351:351:351))
        (PORT datac (156:156:156) (188:188:188))
        (PORT datad (240:240:240) (301:301:301))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (324:324:324))
        (PORT datac (633:633:633) (673:673:673))
        (PORT datad (216:216:216) (273:273:273))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (595:595:595) (616:616:616))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (924:924:924))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (158:158:158) (190:190:190))
        (PORT datad (187:187:187) (213:213:213))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1526:1526:1526) (1473:1473:1473))
        (PORT ena (2044:2044:2044) (1981:1981:1981))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (661:661:661))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (361:361:361))
        (PORT datad (299:299:299) (298:298:298))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1317:1317:1317))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1537:1537:1537) (1491:1491:1491))
        (PORT ena (2244:2244:2244) (2181:2181:2181))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (223:223:223) (282:282:282))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1526:1526:1526) (1473:1473:1473))
        (PORT ena (2044:2044:2044) (1981:1981:1981))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (662:662:662))
        (PORT datab (416:416:416) (464:464:464))
        (PORT datac (250:250:250) (330:330:330))
        (PORT datad (222:222:222) (281:281:281))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (429:429:429) (500:500:500))
        (PORT datad (425:425:425) (467:467:467))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (481:481:481))
        (PORT datab (1311:1311:1311) (1335:1335:1335))
        (PORT datac (488:488:488) (475:475:475))
        (PORT datad (175:175:175) (202:202:202))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (924:924:924))
        (PORT datab (320:320:320) (332:332:332))
        (PORT datac (567:567:567) (590:590:590))
        (PORT datad (305:305:305) (307:307:307))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (416:416:416) (463:463:463))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (361:361:361))
        (PORT datad (319:319:319) (320:320:320))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1317:1317:1317))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1537:1537:1537) (1491:1491:1491))
        (PORT ena (2244:2244:2244) (2181:2181:2181))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (184:184:184) (218:218:218))
        (PORT datad (187:187:187) (213:213:213))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1317:1317:1317))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1526:1526:1526) (1473:1473:1473))
        (PORT ena (2078:2078:2078) (2024:2024:2024))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (232:232:232) (300:300:300))
        (PORT datad (235:235:235) (293:293:293))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (415:415:415))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (381:381:381) (413:413:413))
        (PORT datad (384:384:384) (424:424:424))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (688:688:688))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (780:780:780) (774:774:774))
        (PORT datad (222:222:222) (282:282:282))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (567:567:567))
        (PORT datab (767:767:767) (763:763:763))
        (PORT datac (1097:1097:1097) (1090:1090:1090))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\RAM_controller\|Write_addressing\~7clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1209:1209:1209) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (456:456:456) (503:503:503))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (455:455:455))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (626:626:626) (660:660:660))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (716:716:716))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (639:639:639) (675:675:675))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (687:687:687))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1024:1024:1024))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (955:955:955))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1380:1380:1380) (1408:1408:1408))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (910:910:910) (974:974:974))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1244:1244:1244))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (637:637:637))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (605:605:605))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (620:620:620))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (613:613:613) (621:621:621))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (641:641:641) (651:651:651))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (814:814:814))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (787:787:787) (784:784:784))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1161:1161:1161) (1167:1167:1167))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (333:333:333))
        (PORT datab (2216:2216:2216) (2256:2256:2256))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2247:2247:2247) (2304:2304:2304))
        (PORT datab (309:309:309) (327:327:327))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2152:2152:2152) (2171:2171:2171))
        (PORT datab (489:489:489) (482:482:482))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2034:2034:2034) (2038:2038:2038))
        (PORT datab (522:522:522) (510:510:510))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (526:526:526))
        (PORT datab (2167:2167:2167) (2207:2207:2207))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2195:2195:2195) (2209:2209:2209))
        (PORT datab (508:508:508) (494:494:494))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (694:694:694))
        (PORT datab (2523:2523:2523) (2492:2492:2492))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1532:1532:1532))
        (PORT datab (1415:1415:1415) (1445:1445:1445))
        (PORT datad (1889:1889:1889) (1901:1901:1901))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (821:821:821) (853:853:853))
        (PORT datad (838:838:838) (858:858:858))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1528:1528:1528))
        (PORT datab (1385:1385:1385) (1392:1392:1392))
        (PORT datac (1473:1473:1473) (1450:1450:1450))
        (PORT datad (522:522:522) (533:533:533))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (888:888:888))
        (PORT datab (878:878:878) (896:896:896))
        (PORT datac (1090:1090:1090) (1087:1087:1087))
        (PORT datad (999:999:999) (997:997:997))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (884:884:884))
        (PORT datab (876:876:876) (893:893:893))
        (PORT datad (1000:1000:1000) (998:998:998))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (670:670:670) (729:729:729))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1385:1385:1385))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1118:1118:1118) (1177:1177:1177))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1377:1377:1377))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1414:1414:1414) (1449:1449:1449))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1483:1483:1483) (1535:1535:1535))
        (PORT datab (1415:1415:1415) (1448:1448:1448))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1528:1528:1528))
        (PORT datab (549:549:549) (568:568:568))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (524:524:524))
        (PORT datab (1736:1736:1736) (1694:1694:1694))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1684:1684:1684))
        (PORT datab (536:536:536) (525:525:525))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2104:2104:2104) (2096:2096:2096))
        (PORT datab (556:556:556) (560:560:560))
        (IOPATH dataa combout (299:299:299) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1689:1689:1689) (1711:1711:1711))
        (PORT datac (1623:1623:1623) (1644:1644:1644))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (351:351:351))
        (PORT datab (1893:1893:1893) (1919:1919:1919))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (350:350:350))
        (PORT datab (2476:2476:2476) (2501:2501:2501))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (329:329:329))
        (PORT datab (2676:2676:2676) (2749:2749:2749))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (498:498:498))
        (PORT datab (2670:2670:2670) (2715:2715:2715))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2655:2655:2655) (2702:2702:2702))
        (PORT datab (311:311:311) (330:330:330))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (517:517:517))
        (PORT datab (1057:1057:1057) (1072:1072:1072))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1254:1254:1254))
        (PORT datab (505:505:505) (498:498:498))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1529:1529:1529) (1547:1547:1547))
        (PORT datac (293:293:293) (302:302:302))
        (PORT datad (933:933:933) (901:901:901))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (1082:1082:1082) (1115:1115:1115))
        (PORT datad (754:754:754) (739:739:739))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1077:1077:1077) (1084:1084:1084))
        (PORT datac (767:767:767) (761:761:761))
        (PORT datad (288:288:288) (291:291:291))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (620:620:620) (630:630:630))
        (PORT datad (1010:1010:1010) (996:996:996))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (602:602:602))
        (PORT datac (585:585:585) (594:594:594))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (789:789:789) (757:757:757))
        (PORT datac (591:591:591) (600:600:600))
        (PORT datad (287:287:287) (290:290:290))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1536:1536:1536) (1565:1565:1565))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1555:1555:1555) (1583:1583:1583))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1648:1648:1648))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1625:1625:1625) (1662:1662:1662))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1843:1843:1843) (1881:1881:1881))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2383:2383:2383) (2450:2450:2450))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (599:599:599))
        (PORT datab (321:321:321) (329:329:329))
        (PORT datad (769:769:769) (761:761:761))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (984:984:984) (980:980:980))
        (PORT datac (1052:1052:1052) (1020:1020:1020))
        (PORT datad (1487:1487:1487) (1469:1469:1469))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1061:1061:1061))
        (PORT datac (1506:1506:1506) (1497:1497:1497))
        (PORT datad (1011:1011:1011) (994:994:994))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1002:1002:1002))
        (PORT datac (1528:1528:1528) (1526:1526:1526))
        (PORT datad (568:568:568) (560:560:560))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2821:2821:2821) (2844:2844:2844))
        (PORT datab (1229:1229:1229) (1198:1198:1198))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (348:348:348))
        (PORT datab (1592:1592:1592) (1577:1577:1577))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1723:1723:1723))
        (PORT datab (313:313:313) (330:330:330))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1571:1571:1571))
        (PORT datab (307:307:307) (323:323:323))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1695:1695:1695))
        (PORT datab (522:522:522) (509:509:509))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (182:182:182) (215:215:215))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (359:359:359))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (349:349:349))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (328:328:328))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (348:348:348))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (324:324:324))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (295:295:295))
        (PORT datac (1151:1151:1151) (1171:1171:1171))
        (PORT datad (289:289:289) (296:296:296))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (288:288:288))
        (PORT datac (474:474:474) (464:464:464))
        (PORT datad (1138:1138:1138) (1142:1142:1142))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (260:260:260))
        (PORT datac (1152:1152:1152) (1172:1172:1172))
        (PORT datad (484:484:484) (470:470:470))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode339w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (358:358:358))
        (PORT datab (241:241:241) (296:296:296))
        (PORT datac (566:566:566) (564:564:564))
        (PORT datad (195:195:195) (226:226:226))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add41\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1625:1625:1625))
        (PORT datac (1838:1838:1838) (1770:1770:1770))
        (PORT datad (1754:1754:1754) (1733:1733:1733))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (786:786:786))
        (PORT datab (1894:1894:1894) (1906:1906:1906))
        (IOPATH dataa combout (299:299:299) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add41\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1456:1456:1456) (1423:1423:1423))
        (PORT datad (1445:1445:1445) (1424:1424:1424))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1253:1253:1253))
        (PORT datab (862:862:862) (813:813:813))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1431:1431:1431))
        (PORT datad (951:951:951) (936:936:936))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1432:1432:1432) (1433:1433:1433))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (941:941:941) (887:887:887))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2305:2305:2305) (2237:2237:2237))
        (PORT datab (524:524:524) (507:507:507))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2438:2438:2438) (2326:2326:2326))
        (PORT datad (935:935:935) (907:907:907))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1263:1263:1263))
        (PORT datac (706:706:706) (696:696:696))
        (PORT datad (479:479:479) (454:454:454))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (517:517:517) (510:510:510))
        (PORT datad (984:984:984) (954:954:954))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (355:355:355))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (348:348:348))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3168:3168:3168) (3015:3015:3015))
        (PORT datab (341:341:341) (348:348:348))
        (PORT datac (4277:4277:4277) (4260:4260:4260))
        (PORT datad (4702:4702:4702) (4648:4648:4648))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (231:231:231))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (1168:1168:1168) (1182:1182:1182))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1136:1136:1136))
        (PORT datad (562:562:562) (555:555:555))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_b_store\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_b_store\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1660:1660:1660) (1669:1669:1669))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (608:608:608))
        (PORT datab (1440:1440:1440) (1436:1436:1436))
        (PORT datac (548:548:548) (571:571:571))
        (PORT datad (512:512:512) (497:497:497))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3253:3253:3253) (3108:3108:3108))
        (PORT datab (4506:4506:4506) (4391:4391:4391))
        (PORT datac (544:544:544) (548:548:548))
        (PORT datad (4253:4253:4253) (4259:4259:4259))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (398:398:398))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (1134:1134:1134) (1135:1135:1135))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1135:1135:1135))
        (PORT datac (349:349:349) (367:367:367))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode339w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (267:267:267))
        (PORT datab (242:242:242) (293:293:293))
        (PORT datac (201:201:201) (251:251:251))
        (PORT datad (336:336:336) (339:339:339))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\SW\[1\]\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (140:140:140) (130:130:130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (689:689:689) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5003:5003:5003) (5027:5027:5027))
        (PORT datab (201:201:201) (235:235:235))
        (PORT datad (1134:1134:1134) (1136:1136:1136))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (527:527:527))
        (PORT datac (5113:5113:5113) (4948:4948:4948))
        (PORT datad (1136:1136:1136) (1137:1137:1137))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4973:4973:4973) (4783:4783:4783))
        (PORT datac (173:173:173) (204:204:204))
        (PORT datad (1136:1136:1136) (1137:1137:1137))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4849:4849:4849) (4728:4728:4728))
        (PORT datac (512:512:512) (510:510:510))
        (PORT datad (1136:1136:1136) (1137:1137:1137))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3134:3134:3134) (3098:3098:3098))
        (PORT datac (174:174:174) (204:204:204))
        (PORT datad (1131:1131:1131) (1134:1134:1134))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1278:1278:1278) (1266:1266:1266))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (1119:1119:1119) (1121:1121:1121))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (238:238:238))
        (PORT datac (921:921:921) (881:881:881))
        (PORT datad (1137:1137:1137) (1141:1141:1141))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (253:253:253))
        (PORT datac (1151:1151:1151) (1171:1171:1171))
        (PORT datad (488:488:488) (472:472:472))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (240:240:240))
        (PORT datac (1153:1153:1153) (1173:1173:1173))
        (PORT datad (284:284:284) (287:287:287))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (232:232:232))
        (PORT datac (1152:1152:1152) (1172:1172:1172))
        (PORT datad (304:304:304) (311:311:311))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datac (173:173:173) (204:204:204))
        (PORT datad (1136:1136:1136) (1140:1140:1140))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (231:231:231))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (1137:1137:1137) (1141:1141:1141))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (237:237:237))
        (PORT datac (1126:1126:1126) (1138:1138:1138))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1312:1312:1312))
        (PORT datab (2222:2222:2222) (2187:2187:2187))
        (PORT datac (1230:1230:1230) (1181:1181:1181))
        (PORT datad (2288:2288:2288) (2245:2245:2245))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (379:379:379))
        (PORT datad (3924:3924:3924) (3896:3896:3896))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (330:330:330))
        (PORT datac (173:173:173) (204:204:204))
        (PORT datad (1154:1154:1154) (1159:1159:1159))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (380:380:380))
        (PORT datac (3419:3419:3419) (3513:3513:3513))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (364:364:364))
        (PORT datac (173:173:173) (204:204:204))
        (PORT datad (1154:1154:1154) (1159:1159:1159))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (373:373:373))
        (PORT datac (3540:3540:3540) (3638:3638:3638))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (325:325:325))
        (PORT datac (317:317:317) (320:320:320))
        (PORT datad (1153:1153:1153) (1158:1158:1158))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (374:374:374))
        (PORT datad (3428:3428:3428) (3445:3445:3445))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (337:337:337))
        (PORT datac (173:173:173) (204:204:204))
        (PORT datad (1153:1153:1153) (1158:1158:1158))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (379:379:379))
        (PORT datac (2604:2604:2604) (2652:2652:2652))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (330:330:330))
        (PORT datac (314:314:314) (316:316:316))
        (PORT datad (1154:1154:1154) (1159:1159:1159))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3577:3577:3577) (3445:3445:3445))
        (PORT datab (560:560:560) (567:567:567))
        (PORT datac (2161:2161:2161) (2126:2126:2126))
        (PORT datad (3048:3048:3048) (3035:3035:3035))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (237:237:237))
        (PORT datac (519:519:519) (511:511:511))
        (PORT datad (1168:1168:1168) (1181:1181:1181))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3599:3599:3599) (3477:3477:3477))
        (PORT datab (2245:2245:2245) (2174:2174:2174))
        (PORT datac (520:520:520) (514:514:514))
        (PORT datad (3177:3177:3177) (3171:3171:3171))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (232:232:232))
        (PORT datac (319:319:319) (330:330:330))
        (PORT datad (1165:1165:1165) (1178:1178:1178))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3201:3201:3201) (3206:3206:3206))
        (PORT datab (2316:2316:2316) (2251:2251:2251))
        (PORT datac (3977:3977:3977) (3859:3859:3859))
        (PORT datad (287:287:287) (291:291:291))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (234:234:234))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (1164:1164:1164) (1177:1177:1177))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3368:3368:3368) (3376:3376:3376))
        (PORT datab (2318:2318:2318) (2256:2256:2256))
        (PORT datac (3974:3974:3974) (3855:3855:3855))
        (PORT datad (304:304:304) (311:311:311))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (233:233:233))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (1168:1168:1168) (1181:1181:1181))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3367:3367:3367) (3378:3378:3378))
        (PORT datab (2316:2316:2316) (2255:2255:2255))
        (PORT datac (3974:3974:3974) (3859:3859:3859))
        (PORT datad (305:305:305) (311:311:311))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (237:237:237))
        (PORT datac (1143:1143:1143) (1161:1161:1161))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3367:3367:3367) (3379:3379:3379))
        (PORT datab (2316:2316:2316) (2255:2255:2255))
        (PORT datac (3974:3974:3974) (3861:3861:3861))
        (PORT datad (297:297:297) (293:293:293))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (234:234:234))
        (PORT datac (1142:1142:1142) (1160:1160:1160))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3832:3832:3832) (3730:3730:3730))
        (PORT datab (2257:2257:2257) (2154:2154:2154))
        (PORT datac (3323:3323:3323) (3313:3313:3313))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (231:231:231))
        (PORT datac (158:158:158) (190:190:190))
        (PORT datad (1142:1142:1142) (1149:1149:1149))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3362:3362:3362) (3350:3350:3350))
        (PORT datab (2257:2257:2257) (2152:2152:2152))
        (PORT datac (3988:3988:3988) (3865:3865:3865))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (237:237:237))
        (PORT datac (1137:1137:1137) (1154:1154:1154))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (4181:4181:4181))
        (PORT clk (1605:1605:1605) (1633:1633:1633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1688:1688:1688))
        (PORT d[1] (1442:1442:1442) (1452:1452:1452))
        (PORT d[2] (1690:1690:1690) (1683:1683:1683))
        (PORT d[3] (1438:1438:1438) (1461:1461:1461))
        (PORT d[4] (1109:1109:1109) (1099:1099:1099))
        (PORT d[5] (1461:1461:1461) (1485:1485:1485))
        (PORT d[6] (1166:1166:1166) (1183:1183:1183))
        (PORT d[7] (864:864:864) (887:887:887))
        (PORT d[8] (1622:1622:1622) (1647:1647:1647))
        (PORT d[9] (939:939:939) (955:955:955))
        (PORT d[10] (1215:1215:1215) (1223:1223:1223))
        (PORT d[11] (1214:1214:1214) (1219:1219:1219))
        (PORT d[12] (1434:1434:1434) (1445:1445:1445))
        (PORT clk (1602:1602:1602) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1101:1101:1101))
        (PORT clk (1602:1602:1602) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1633:1633:1633))
        (PORT d[0] (1606:1606:1606) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1634:1634:1634))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1634:1634:1634))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1634:1634:1634))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1766:1766:1766))
        (PORT d[1] (1428:1428:1428) (1456:1456:1456))
        (PORT d[2] (1663:1663:1663) (1763:1763:1763))
        (PORT d[3] (1481:1481:1481) (1527:1527:1527))
        (PORT d[4] (1591:1591:1591) (1713:1713:1713))
        (PORT d[5] (1492:1492:1492) (1550:1550:1550))
        (PORT d[6] (2445:2445:2445) (2480:2480:2480))
        (PORT d[7] (1763:1763:1763) (1792:1792:1792))
        (PORT d[8] (1604:1604:1604) (1674:1674:1674))
        (PORT d[9] (1595:1595:1595) (1643:1643:1643))
        (PORT d[10] (1215:1215:1215) (1244:1244:1244))
        (PORT d[11] (1845:1845:1845) (1931:1931:1931))
        (PORT d[12] (1563:1563:1563) (1625:1625:1625))
        (PORT clk (1584:1584:1584) (1572:1572:1572))
        (PORT aclr (1605:1605:1605) (1606:1606:1606))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1146:1146:1146))
        (PORT clk (1584:1584:1584) (1572:1572:1572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1572:1572:1572))
        (PORT d[0] (1801:1801:1801) (1824:1824:1824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1679:1679:1679) (1685:1685:1685))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1110:1110:1110) (1081:1081:1081))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode359w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (396:396:396))
        (PORT datab (240:240:240) (295:295:295))
        (PORT datac (210:210:210) (264:264:264))
        (PORT datad (811:811:811) (799:799:799))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode359w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (351:351:351))
        (PORT datab (214:214:214) (254:254:254))
        (PORT datac (199:199:199) (248:248:248))
        (PORT datad (338:338:338) (337:337:337))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (3194:3194:3194))
        (PORT clk (1597:1597:1597) (1629:1629:1629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1129:1129:1129))
        (PORT d[1] (857:857:857) (860:860:860))
        (PORT d[2] (915:915:915) (892:892:892))
        (PORT d[3] (855:855:855) (816:816:816))
        (PORT d[4] (1793:1793:1793) (1805:1805:1805))
        (PORT d[5] (1186:1186:1186) (1200:1200:1200))
        (PORT d[6] (1124:1124:1124) (1146:1146:1146))
        (PORT d[7] (881:881:881) (898:898:898))
        (PORT d[8] (1311:1311:1311) (1290:1290:1290))
        (PORT d[9] (884:884:884) (887:887:887))
        (PORT d[10] (929:929:929) (937:937:937))
        (PORT d[11] (1395:1395:1395) (1406:1406:1406))
        (PORT d[12] (972:972:972) (995:995:995))
        (PORT clk (1594:1594:1594) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1123:1123:1123))
        (PORT clk (1594:1594:1594) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1629:1629:1629))
        (PORT d[0] (1625:1625:1625) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1630:1630:1630))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1630:1630:1630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1630:1630:1630))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1630:1630:1630))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (801:801:801) (848:848:848))
        (PORT d[1] (1023:1023:1023) (1041:1041:1041))
        (PORT d[2] (1184:1184:1184) (1248:1248:1248))
        (PORT d[3] (929:929:929) (953:953:953))
        (PORT d[4] (811:811:811) (868:868:868))
        (PORT d[5] (956:956:956) (980:980:980))
        (PORT d[6] (1408:1408:1408) (1381:1381:1381))
        (PORT d[7] (1517:1517:1517) (1527:1527:1527))
        (PORT d[8] (1582:1582:1582) (1590:1590:1590))
        (PORT d[9] (1012:1012:1012) (1037:1037:1037))
        (PORT d[10] (934:934:934) (942:942:942))
        (PORT d[11] (955:955:955) (972:972:972))
        (PORT d[12] (939:939:939) (955:955:955))
        (PORT clk (1580:1580:1580) (1564:1564:1564))
        (PORT aclr (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (825:825:825))
        (PORT clk (1580:1580:1580) (1564:1564:1564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1564:1564:1564))
        (PORT d[0] (1069:1069:1069) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1274:1274:1274))
        (PORT datab (662:662:662) (679:679:679))
        (PORT datac (1360:1360:1360) (1395:1395:1395))
        (PORT datad (807:807:807) (811:811:811))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode369w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (393:393:393))
        (PORT datab (237:237:237) (290:290:290))
        (PORT datac (208:208:208) (260:260:260))
        (PORT datad (810:810:810) (795:795:795))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode369w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (267:267:267))
        (PORT datab (207:207:207) (246:246:246))
        (PORT datac (197:197:197) (249:249:249))
        (PORT datad (215:215:215) (255:255:255))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3557:3557:3557) (3854:3854:3854))
        (PORT clk (1600:1600:1600) (1630:1630:1630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1169:1169:1169) (1173:1173:1173))
        (PORT d[1] (1129:1129:1129) (1128:1128:1128))
        (PORT d[2] (1129:1129:1129) (1135:1135:1135))
        (PORT d[3] (1089:1089:1089) (1104:1104:1104))
        (PORT d[4] (1091:1091:1091) (1072:1072:1072))
        (PORT d[5] (1103:1103:1103) (1088:1088:1088))
        (PORT d[6] (1619:1619:1619) (1614:1614:1614))
        (PORT d[7] (1379:1379:1379) (1362:1362:1362))
        (PORT d[8] (1346:1346:1346) (1321:1321:1321))
        (PORT d[9] (1360:1360:1360) (1351:1351:1351))
        (PORT d[10] (1303:1303:1303) (1278:1278:1278))
        (PORT d[11] (1662:1662:1662) (1650:1650:1650))
        (PORT d[12] (1320:1320:1320) (1309:1309:1309))
        (PORT clk (1597:1597:1597) (1628:1628:1628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1248:1248:1248))
        (PORT clk (1597:1597:1597) (1628:1628:1628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1630:1630:1630))
        (PORT d[0] (1783:1783:1783) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1631:1631:1631))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1631:1631:1631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1631:1631:1631))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1631:1631:1631))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2210:2210:2210))
        (PORT d[1] (1999:1999:1999) (2033:2033:2033))
        (PORT d[2] (1868:1868:1868) (1849:1849:1849))
        (PORT d[3] (1810:1810:1810) (1851:1851:1851))
        (PORT d[4] (1762:1762:1762) (1817:1817:1817))
        (PORT d[5] (1601:1601:1601) (1590:1590:1590))
        (PORT d[6] (1541:1541:1541) (1595:1595:1595))
        (PORT d[7] (1692:1692:1692) (1667:1667:1667))
        (PORT d[8] (1513:1513:1513) (1551:1551:1551))
        (PORT d[9] (1863:1863:1863) (1936:1936:1936))
        (PORT d[10] (1953:1953:1953) (1993:1993:1993))
        (PORT d[11] (2490:2490:2490) (2608:2608:2608))
        (PORT d[12] (1988:1988:1988) (2126:2126:2126))
        (PORT clk (1581:1581:1581) (1567:1567:1567))
        (PORT aclr (1600:1600:1600) (1603:1603:1603))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1826:1826:1826))
        (PORT clk (1581:1581:1581) (1567:1567:1567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1567:1567:1567))
        (PORT d[0] (2100:2100:2100) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode349w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (370:370:370))
        (PORT datab (221:221:221) (262:262:262))
        (PORT datac (565:565:565) (563:563:563))
        (PORT datad (213:213:213) (258:258:258))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode349w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (262:262:262))
        (PORT datab (239:239:239) (289:289:289))
        (PORT datac (198:198:198) (246:246:246))
        (PORT datad (337:337:337) (335:335:335))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3253:3253:3253) (3494:3494:3494))
        (PORT clk (1603:1603:1603) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2019:2019:2019))
        (PORT d[1] (1689:1689:1689) (1713:1713:1713))
        (PORT d[2] (1790:1790:1790) (1791:1791:1791))
        (PORT d[3] (1463:1463:1463) (1502:1502:1502))
        (PORT d[4] (1463:1463:1463) (1468:1468:1468))
        (PORT d[5] (1259:1259:1259) (1293:1293:1293))
        (PORT d[6] (1147:1147:1147) (1187:1187:1187))
        (PORT d[7] (1143:1143:1143) (1162:1162:1162))
        (PORT d[8] (1598:1598:1598) (1605:1605:1605))
        (PORT d[9] (1240:1240:1240) (1266:1266:1266))
        (PORT d[10] (1187:1187:1187) (1195:1195:1195))
        (PORT d[11] (1237:1237:1237) (1250:1250:1250))
        (PORT d[12] (1481:1481:1481) (1509:1509:1509))
        (PORT clk (1600:1600:1600) (1630:1630:1630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1365:1365:1365))
        (PORT clk (1600:1600:1600) (1630:1630:1630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1632:1632:1632))
        (PORT d[0] (1873:1873:1873) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1633:1633:1633))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1633:1633:1633))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1633:1633:1633))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1801:1801:1801))
        (PORT d[1] (1665:1665:1665) (1664:1664:1664))
        (PORT d[2] (1902:1902:1902) (1946:1946:1946))
        (PORT d[3] (1757:1757:1757) (1793:1793:1793))
        (PORT d[4] (2012:2012:2012) (2174:2174:2174))
        (PORT d[5] (1479:1479:1479) (1510:1510:1510))
        (PORT d[6] (1994:1994:1994) (2039:2039:2039))
        (PORT d[7] (1612:1612:1612) (1671:1671:1671))
        (PORT d[8] (1642:1642:1642) (1723:1723:1723))
        (PORT d[9] (1581:1581:1581) (1640:1640:1640))
        (PORT d[10] (1931:1931:1931) (1965:1965:1965))
        (PORT d[11] (1812:1812:1812) (1889:1889:1889))
        (PORT d[12] (1529:1529:1529) (1580:1580:1580))
        (PORT clk (1583:1583:1583) (1570:1570:1570))
        (PORT aclr (1603:1603:1603) (1605:1605:1605))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1416:1416:1416))
        (PORT clk (1583:1583:1583) (1570:1570:1570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1570:1570:1570))
        (PORT d[0] (2120:2120:2120) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1679:1679:1679) (1685:1685:1685))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1110:1110:1110) (1081:1081:1081))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (233:233:233))
        (PORT datab (1054:1054:1054) (1003:1003:1003))
        (PORT datac (864:864:864) (881:881:881))
        (PORT datad (1329:1329:1329) (1335:1335:1335))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|LessThan7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (316:316:316))
        (PORT datab (247:247:247) (320:320:320))
        (PORT datac (239:239:239) (309:309:309))
        (PORT datad (224:224:224) (284:284:284))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|LessThan7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (640:640:640))
        (PORT datad (463:463:463) (452:452:452))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|video_on_v\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1420:1420:1420) (1345:1345:1345))
        (PORT ena (3290:3290:3290) (3422:3422:3422))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode322w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (393:393:393))
        (PORT datab (239:239:239) (290:290:290))
        (PORT datac (213:213:213) (266:266:266))
        (PORT datad (811:811:811) (794:794:794))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode322w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (263:263:263))
        (PORT datab (239:239:239) (289:289:289))
        (PORT datac (199:199:199) (246:246:246))
        (PORT datad (337:337:337) (335:335:335))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3620:3620:3620) (3870:3870:3870))
        (PORT clk (1604:1604:1604) (1633:1633:1633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (1957:1957:1957))
        (PORT d[1] (1656:1656:1656) (1645:1645:1645))
        (PORT d[2] (1751:1751:1751) (1756:1756:1756))
        (PORT d[3] (1468:1468:1468) (1502:1502:1502))
        (PORT d[4] (1820:1820:1820) (1839:1839:1839))
        (PORT d[5] (1198:1198:1198) (1236:1236:1236))
        (PORT d[6] (1153:1153:1153) (1165:1165:1165))
        (PORT d[7] (1132:1132:1132) (1137:1137:1137))
        (PORT d[8] (1349:1349:1349) (1346:1346:1346))
        (PORT d[9] (1203:1203:1203) (1226:1226:1226))
        (PORT d[10] (935:935:935) (943:943:943))
        (PORT d[11] (1232:1232:1232) (1243:1243:1243))
        (PORT d[12] (1460:1460:1460) (1488:1488:1488))
        (PORT clk (1601:1601:1601) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1358:1358:1358))
        (PORT clk (1601:1601:1601) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1633:1633:1633))
        (PORT d[0] (1794:1794:1794) (1756:1756:1756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1634:1634:1634))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1634:1634:1634))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1634:1634:1634))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1799:1799:1799))
        (PORT d[1] (1710:1710:1710) (1747:1747:1747))
        (PORT d[2] (1504:1504:1504) (1517:1517:1517))
        (PORT d[3] (1436:1436:1436) (1473:1473:1473))
        (PORT d[4] (1604:1604:1604) (1734:1734:1734))
        (PORT d[5] (1499:1499:1499) (1558:1558:1558))
        (PORT d[6] (2180:2180:2180) (2199:2199:2199))
        (PORT d[7] (1636:1636:1636) (1697:1697:1697))
        (PORT d[8] (1616:1616:1616) (1694:1694:1694))
        (PORT d[9] (1600:1600:1600) (1655:1655:1655))
        (PORT d[10] (1925:1925:1925) (1973:1973:1973))
        (PORT d[11] (1520:1520:1520) (1569:1569:1569))
        (PORT d[12] (1279:1279:1279) (1341:1341:1341))
        (PORT clk (1584:1584:1584) (1571:1571:1571))
        (PORT aclr (1604:1604:1604) (1606:1606:1606))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1379:1379:1379))
        (PORT clk (1584:1584:1584) (1571:1571:1571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1571:1571:1571))
        (PORT d[0] (2067:2067:2067) (2032:2032:2032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (233:233:233))
        (PORT datab (1141:1141:1141) (1122:1122:1122))
        (PORT datac (1210:1210:1210) (1273:1273:1273))
        (PORT datad (1325:1325:1325) (1329:1329:1329))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1194:1194:1194))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (1527:1527:1527) (1515:1515:1515))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode379w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (395:395:395))
        (PORT datab (236:236:236) (290:290:290))
        (PORT datac (564:564:564) (560:560:560))
        (PORT datad (212:212:212) (254:254:254))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode379w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (357:357:357))
        (PORT datab (206:206:206) (243:243:243))
        (PORT datac (196:196:196) (244:244:244))
        (PORT datad (211:211:211) (251:251:251))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (3269:3269:3269))
        (PORT clk (1595:1595:1595) (1624:1624:1624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (1921:1921:1921))
        (PORT d[1] (2048:2048:2048) (2083:2083:2083))
        (PORT d[2] (1877:1877:1877) (1855:1855:1855))
        (PORT d[3] (1854:1854:1854) (1896:1896:1896))
        (PORT d[4] (1716:1716:1716) (1723:1723:1723))
        (PORT d[5] (1507:1507:1507) (1548:1548:1548))
        (PORT d[6] (1386:1386:1386) (1415:1415:1415))
        (PORT d[7] (1378:1378:1378) (1410:1410:1410))
        (PORT d[8] (1832:1832:1832) (1820:1820:1820))
        (PORT d[9] (1506:1506:1506) (1536:1536:1536))
        (PORT d[10] (1589:1589:1589) (1594:1594:1594))
        (PORT d[11] (1504:1504:1504) (1524:1524:1524))
        (PORT d[12] (1442:1442:1442) (1455:1455:1455))
        (PORT clk (1592:1592:1592) (1622:1622:1622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1451:1451:1451))
        (PORT clk (1592:1592:1592) (1622:1622:1622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1624:1624:1624))
        (PORT d[0] (1927:1927:1927) (1917:1917:1917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2215:2215:2215))
        (PORT d[1] (1992:1992:1992) (2035:2035:2035))
        (PORT d[2] (2298:2298:2298) (2338:2338:2338))
        (PORT d[3] (2447:2447:2447) (2508:2508:2508))
        (PORT d[4] (2368:2368:2368) (2529:2529:2529))
        (PORT d[5] (2007:2007:2007) (2065:2065:2065))
        (PORT d[6] (2256:2256:2256) (2294:2294:2294))
        (PORT d[7] (1873:1873:1873) (1936:1936:1936))
        (PORT d[8] (1912:1912:1912) (1999:1999:1999))
        (PORT d[9] (1602:1602:1602) (1641:1641:1641))
        (PORT d[10] (1943:1943:1943) (1982:1982:1982))
        (PORT d[11] (1535:1535:1535) (1582:1582:1582))
        (PORT d[12] (1566:1566:1566) (1628:1628:1628))
        (PORT clk (1575:1575:1575) (1562:1562:1562))
        (PORT aclr (1595:1595:1595) (1597:1597:1597))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1449:1449:1449))
        (PORT clk (1575:1575:1575) (1562:1562:1562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1562:1562:1562))
        (PORT d[0] (2344:2344:2344) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode389w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (400:400:400))
        (PORT datab (238:238:238) (289:289:289))
        (PORT datac (320:320:320) (332:332:332))
        (PORT datad (815:815:815) (800:800:800))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode389w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (265:265:265))
        (PORT datab (200:200:200) (233:233:233))
        (PORT datac (200:200:200) (246:246:246))
        (PORT datad (214:214:214) (253:253:253))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (3803:3803:3803))
        (PORT clk (1602:1602:1602) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1453:1453:1453))
        (PORT d[1] (1689:1689:1689) (1691:1691:1691))
        (PORT d[2] (1541:1541:1541) (1519:1519:1519))
        (PORT d[3] (1390:1390:1390) (1409:1409:1409))
        (PORT d[4] (1159:1159:1159) (1153:1153:1153))
        (PORT d[5] (1414:1414:1414) (1413:1413:1413))
        (PORT d[6] (1644:1644:1644) (1643:1643:1643))
        (PORT d[7] (1319:1319:1319) (1306:1306:1306))
        (PORT d[8] (1379:1379:1379) (1376:1376:1376))
        (PORT d[9] (1349:1349:1349) (1349:1349:1349))
        (PORT d[10] (1341:1341:1341) (1348:1348:1348))
        (PORT d[11] (1262:1262:1262) (1297:1297:1297))
        (PORT d[12] (1340:1340:1340) (1340:1340:1340))
        (PORT clk (1599:1599:1599) (1630:1630:1630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1275:1275:1275))
        (PORT clk (1599:1599:1599) (1630:1630:1630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1632:1632:1632))
        (PORT d[0] (1809:1809:1809) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1633:1633:1633))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1633:1633:1633))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1633:1633:1633))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (3093:3093:3093))
        (PORT d[1] (2049:2049:2049) (2094:2094:2094))
        (PORT d[2] (1905:1905:1905) (1900:1900:1900))
        (PORT d[3] (1806:1806:1806) (1868:1868:1868))
        (PORT d[4] (1995:1995:1995) (2049:2049:2049))
        (PORT d[5] (1835:1835:1835) (1828:1828:1828))
        (PORT d[6] (1838:1838:1838) (1900:1900:1900))
        (PORT d[7] (1986:1986:1986) (1981:1981:1981))
        (PORT d[8] (2048:2048:2048) (2087:2087:2087))
        (PORT d[9] (2153:2153:2153) (2237:2237:2237))
        (PORT d[10] (2273:2273:2273) (2330:2330:2330))
        (PORT d[11] (2200:2200:2200) (2307:2307:2307))
        (PORT d[12] (1896:1896:1896) (1987:1987:1987))
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (PORT aclr (1602:1602:1602) (1605:1605:1605))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (1938:1938:1938))
        (PORT clk (1583:1583:1583) (1569:1569:1569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (PORT d[0] (2209:2209:2209) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode399w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (366:366:366))
        (PORT datab (240:240:240) (295:295:295))
        (PORT datac (564:564:564) (560:560:560))
        (PORT datad (198:198:198) (231:231:231))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode399w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (405:405:405))
        (PORT datab (213:213:213) (252:252:252))
        (PORT datac (194:194:194) (243:243:243))
        (PORT datad (214:214:214) (250:250:250))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3571:3571:3571) (3856:3856:3856))
        (PORT clk (1601:1601:1601) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1153:1153:1153))
        (PORT d[1] (1438:1438:1438) (1439:1439:1439))
        (PORT d[2] (1129:1129:1129) (1136:1136:1136))
        (PORT d[3] (1392:1392:1392) (1405:1405:1405))
        (PORT d[4] (870:870:870) (836:836:836))
        (PORT d[5] (1395:1395:1395) (1379:1379:1379))
        (PORT d[6] (864:864:864) (847:847:847))
        (PORT d[7] (1611:1611:1611) (1602:1602:1602))
        (PORT d[8] (1135:1135:1135) (1126:1126:1126))
        (PORT d[9] (1065:1065:1065) (1042:1042:1042))
        (PORT d[10] (1062:1062:1062) (1059:1059:1059))
        (PORT d[11] (1642:1642:1642) (1630:1630:1630))
        (PORT d[12] (1794:1794:1794) (1774:1774:1774))
        (PORT clk (1598:1598:1598) (1629:1629:1629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1028:1028:1028) (964:964:964))
        (PORT clk (1598:1598:1598) (1629:1629:1629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1631:1631:1631))
        (PORT d[0] (1484:1484:1484) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1632:1632:1632))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1632:1632:1632))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1632:1632:1632))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2415:2415:2415))
        (PORT d[1] (2069:2069:2069) (2105:2105:2105))
        (PORT d[2] (2152:2152:2152) (2134:2134:2134))
        (PORT d[3] (1776:1776:1776) (1835:1835:1835))
        (PORT d[4] (1736:1736:1736) (1788:1788:1788))
        (PORT d[5] (2381:2381:2381) (2360:2360:2360))
        (PORT d[6] (1826:1826:1826) (1889:1889:1889))
        (PORT d[7] (2189:2189:2189) (2206:2206:2206))
        (PORT d[8] (2018:2018:2018) (2045:2045:2045))
        (PORT d[9] (1854:1854:1854) (1917:1917:1917))
        (PORT d[10] (2278:2278:2278) (2331:2331:2331))
        (PORT d[11] (2101:2101:2101) (2088:2088:2088))
        (PORT d[12] (2006:2006:2006) (2146:2146:2146))
        (PORT clk (1582:1582:1582) (1568:1568:1568))
        (PORT aclr (1601:1601:1601) (1604:1604:1604))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (1831:1831:1831))
        (PORT clk (1582:1582:1582) (1568:1568:1568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1568:1568:1568))
        (PORT d[0] (2129:2129:2129) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1270:1270:1270))
        (PORT datab (1564:1564:1564) (1601:1601:1601))
        (PORT datac (1239:1239:1239) (1200:1200:1200))
        (PORT datad (1292:1292:1292) (1231:1231:1231))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1416:1416:1416))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (1359:1359:1359) (1391:1391:1391))
        (PORT datad (1329:1329:1329) (1330:1330:1330))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1524:1524:1524))
        (PORT datab (207:207:207) (242:242:242))
        (PORT datad (164:164:164) (186:186:186))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2080:2080:2080))
        (PORT datab (1972:1972:1972) (1966:1966:1966))
        (PORT datac (1238:1238:1238) (1211:1211:1211))
        (PORT datad (1319:1319:1319) (1283:1283:1283))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (500:500:500))
        (PORT datac (383:383:383) (427:427:427))
        (PORT datad (394:394:394) (433:433:433))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Par_Reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (715:715:715))
        (PORT datab (200:200:200) (234:234:234))
        (PORT datac (407:407:407) (443:443:443))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Par_Reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (463:463:463))
        (PORT datab (557:557:557) (547:547:547))
        (PORT datac (508:508:508) (506:506:506))
        (PORT datad (393:393:393) (439:439:439))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (562:562:562))
        (PORT datab (453:453:453) (524:524:524))
        (PORT datac (207:207:207) (249:249:249))
        (PORT datad (418:418:418) (462:462:462))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (670:670:670) (718:718:718))
        (PORT datad (678:678:678) (724:724:724))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (809:809:809))
        (PORT datab (189:189:189) (224:224:224))
        (PORT datac (645:645:645) (673:673:673))
        (PORT datad (722:722:722) (778:778:778))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (692:692:692))
        (PORT datac (164:164:164) (197:197:197))
        (PORT datad (315:315:315) (314:314:314))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (505:505:505))
        (PORT datac (195:195:195) (227:227:227))
        (PORT datad (398:398:398) (438:438:438))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (563:563:563))
        (PORT datab (455:455:455) (528:528:528))
        (PORT datac (207:207:207) (252:252:252))
        (PORT datad (420:420:420) (462:462:462))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (503:503:503))
        (PORT datab (592:592:592) (618:618:618))
        (PORT datac (574:574:574) (562:562:562))
        (PORT datad (307:307:307) (311:311:311))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1187:1187:1187) (1197:1197:1197))
        (PORT datac (749:749:749) (737:737:737))
        (PORT datad (166:166:166) (189:189:189))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3064:3064:3064) (3014:3014:3014))
        (PORT datac (162:162:162) (196:196:196))
        (PORT datad (165:165:165) (190:190:190))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[6\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (507:507:507))
        (PORT datad (444:444:444) (522:522:522))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (569:569:569))
        (PORT datab (460:460:460) (533:533:533))
        (PORT datac (203:203:203) (247:247:247))
        (PORT datad (426:426:426) (469:469:469))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (634:634:634))
        (PORT datab (188:188:188) (222:222:222))
        (PORT datac (587:587:587) (577:577:577))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (231:231:231))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (541:541:541) (518:518:518))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (570:570:570))
        (PORT datab (460:460:460) (534:534:534))
        (PORT datac (204:204:204) (247:247:247))
        (PORT datad (426:426:426) (470:470:470))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (564:564:564))
        (PORT datab (617:617:617) (608:608:608))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (235:235:235))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (541:541:541) (521:521:521))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2586:2586:2586) (2570:2570:2570))
        (PORT datac (749:749:749) (720:720:720))
        (PORT datad (785:785:785) (766:766:766))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (800:800:800))
        (PORT datab (698:698:698) (749:749:749))
        (PORT datac (689:689:689) (736:736:736))
        (PORT datad (723:723:723) (779:779:779))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (814:814:814))
        (PORT datab (322:322:322) (335:335:335))
        (PORT datac (647:647:647) (674:674:674))
        (PORT datad (167:167:167) (193:193:193))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (742:742:742))
        (PORT datac (163:163:163) (196:196:196))
        (PORT datad (302:302:302) (303:303:303))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (565:565:565))
        (PORT datab (454:454:454) (525:525:525))
        (PORT datac (207:207:207) (249:249:249))
        (PORT datad (419:419:419) (463:463:463))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (564:564:564))
        (PORT datab (616:616:616) (610:610:610))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (174:174:174) (201:201:201))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1137:1137:1137))
        (PORT datac (747:747:747) (712:712:712))
        (PORT datad (168:168:168) (191:191:191))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3064:3064:3064) (3011:3011:3011))
        (PORT datac (161:161:161) (194:194:194))
        (PORT datad (166:166:166) (188:188:188))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (800:800:800))
        (PORT datab (698:698:698) (749:749:749))
        (PORT datac (689:689:689) (736:736:736))
        (PORT datad (723:723:723) (779:779:779))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[7\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (629:629:629))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (645:645:645) (673:673:673))
        (PORT datad (676:676:676) (725:725:725))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (902:902:902))
        (PORT datac (164:164:164) (199:199:199))
        (PORT datad (294:294:294) (294:294:294))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Decoder1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (568:568:568))
        (PORT datab (458:458:458) (529:529:529))
        (PORT datac (204:204:204) (247:247:247))
        (PORT datad (424:424:424) (466:466:466))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[6\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (557:557:557))
        (PORT datab (457:457:457) (532:532:532))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (165:165:165) (191:191:191))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (900:900:900))
        (PORT datac (761:761:761) (727:727:727))
        (PORT datad (166:166:166) (189:189:189))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3064:3064:3064) (3011:3011:3011))
        (PORT datac (163:163:163) (196:196:196))
        (PORT datad (165:165:165) (187:187:187))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1414:1414:1414))
        (PORT datab (2147:2147:2147) (2128:2128:2128))
        (PORT datac (162:162:162) (196:196:196))
        (PORT datad (164:164:164) (189:189:189))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (1084:1084:1084) (1097:1097:1097))
        (PORT datac (301:301:301) (312:312:312))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1053:1053:1053))
        (PORT datab (2156:2156:2156) (2104:2104:2104))
        (PORT datac (163:163:163) (197:197:197))
        (PORT datad (167:167:167) (194:194:194))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1050:1050:1050))
        (PORT datab (191:191:191) (227:227:227))
        (PORT datac (302:302:302) (314:314:314))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1082:1082:1082))
        (PORT datab (550:550:550) (540:540:540))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (679:679:679))
        (PORT datab (1073:1073:1073) (1117:1117:1117))
        (PORT datac (1707:1707:1707) (1683:1683:1683))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1358:1358:1358))
        (PORT datab (1083:1083:1083) (1072:1072:1072))
        (PORT datac (518:518:518) (500:500:500))
        (PORT datad (529:529:529) (521:521:521))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1696:1696:1696))
        (PORT asdata (474:474:474) (503:503:503))
        (PORT clrn (1414:1414:1414) (1323:1323:1323))
        (PORT ena (3462:3462:3462) (3579:3579:3579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (689:689:689) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3471:3471:3471))
        (PORT clk (1597:1597:1597) (1623:1623:1623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1077:1077:1077))
        (PORT d[1] (1306:1306:1306) (1286:1286:1286))
        (PORT d[2] (1108:1108:1108) (1095:1095:1095))
        (PORT d[3] (1388:1388:1388) (1382:1382:1382))
        (PORT d[4] (1381:1381:1381) (1365:1365:1365))
        (PORT d[5] (1579:1579:1579) (1626:1626:1626))
        (PORT d[6] (1630:1630:1630) (1619:1619:1619))
        (PORT d[7] (1610:1610:1610) (1599:1599:1599))
        (PORT d[8] (1884:1884:1884) (1857:1857:1857))
        (PORT d[9] (1674:1674:1674) (1683:1683:1683))
        (PORT d[10] (1572:1572:1572) (1554:1554:1554))
        (PORT d[11] (1598:1598:1598) (1586:1586:1586))
        (PORT d[12] (1610:1610:1610) (1608:1608:1608))
        (PORT clk (1594:1594:1594) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1526:1526:1526))
        (PORT clk (1594:1594:1594) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1623:1623:1623))
        (PORT d[0] (1975:1975:1975) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2315:2315:2315))
        (PORT d[1] (1761:1761:1761) (1777:1777:1777))
        (PORT d[2] (1371:1371:1371) (1343:1343:1343))
        (PORT d[3] (1452:1452:1452) (1473:1473:1473))
        (PORT d[4] (1127:1127:1127) (1146:1146:1146))
        (PORT d[5] (1623:1623:1623) (1580:1580:1580))
        (PORT d[6] (1464:1464:1464) (1481:1481:1481))
        (PORT d[7] (2080:2080:2080) (2056:2056:2056))
        (PORT d[8] (1975:1975:1975) (1980:1980:1980))
        (PORT d[9] (2153:2153:2153) (2231:2231:2231))
        (PORT d[10] (2293:2293:2293) (2345:2345:2345))
        (PORT d[11] (2121:2121:2121) (2108:2108:2108))
        (PORT d[12] (2300:2300:2300) (2452:2452:2452))
        (PORT clk (1574:1574:1574) (1564:1564:1564))
        (PORT aclr (1597:1597:1597) (1596:1596:1596))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (1812:1812:1812))
        (PORT clk (1574:1574:1574) (1564:1564:1564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1564:1564:1564))
        (PORT d[0] (2141:2141:2141) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3094:3094:3094) (3378:3378:3378))
        (PORT clk (1614:1614:1614) (1642:1642:1642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1690:1690:1690))
        (PORT d[1] (1444:1444:1444) (1465:1465:1465))
        (PORT d[2] (1401:1401:1401) (1421:1421:1421))
        (PORT d[3] (1653:1653:1653) (1680:1680:1680))
        (PORT d[4] (1156:1156:1156) (1147:1147:1147))
        (PORT d[5] (1673:1673:1673) (1669:1669:1669))
        (PORT d[6] (1153:1153:1153) (1159:1159:1159))
        (PORT d[7] (1657:1657:1657) (1675:1675:1675))
        (PORT d[8] (1654:1654:1654) (1655:1655:1655))
        (PORT d[9] (1383:1383:1383) (1392:1392:1392))
        (PORT d[10] (1643:1643:1643) (1653:1653:1653))
        (PORT d[11] (1961:1961:1961) (1967:1967:1967))
        (PORT d[12] (1370:1370:1370) (1381:1381:1381))
        (PORT clk (1611:1611:1611) (1640:1640:1640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1288:1288:1288))
        (PORT clk (1611:1611:1611) (1640:1640:1640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1642:1642:1642))
        (PORT d[0] (1809:1809:1809) (1754:1754:1754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1643:1643:1643))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1643:1643:1643))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1643:1643:1643))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2780:2780:2780))
        (PORT d[1] (2230:2230:2230) (2257:2257:2257))
        (PORT d[2] (2216:2216:2216) (2224:2224:2224))
        (PORT d[3] (2062:2062:2062) (2135:2135:2135))
        (PORT d[4] (1759:1759:1759) (1814:1814:1814))
        (PORT d[5] (2334:2334:2334) (2408:2408:2408))
        (PORT d[6] (2114:2114:2114) (2196:2196:2196))
        (PORT d[7] (2179:2179:2179) (2183:2183:2183))
        (PORT d[8] (2046:2046:2046) (2096:2096:2096))
        (PORT d[9] (2149:2149:2149) (2213:2213:2213))
        (PORT d[10] (1988:1988:1988) (2042:2042:2042))
        (PORT d[11] (2123:2123:2123) (2208:2208:2208))
        (PORT d[12] (1956:1956:1956) (2085:2085:2085))
        (PORT clk (1593:1593:1593) (1581:1581:1581))
        (PORT aclr (1614:1614:1614) (1615:1615:1615))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1928:1928:1928))
        (PORT clk (1593:1593:1593) (1581:1581:1581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1581:1581:1581))
        (PORT d[0] (2411:2411:2411) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3496:3496:3496))
        (PORT clk (1585:1585:1585) (1614:1614:1614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1492:1492:1492))
        (PORT d[1] (1251:1251:1251) (1264:1264:1264))
        (PORT d[2] (1132:1132:1132) (1126:1126:1126))
        (PORT d[3] (1097:1097:1097) (1082:1082:1082))
        (PORT d[4] (1672:1672:1672) (1721:1721:1721))
        (PORT d[5] (1190:1190:1190) (1207:1207:1207))
        (PORT d[6] (1106:1106:1106) (1129:1129:1129))
        (PORT d[7] (1181:1181:1181) (1209:1209:1209))
        (PORT d[8] (1547:1547:1547) (1525:1525:1525))
        (PORT d[9] (1132:1132:1132) (1118:1118:1118))
        (PORT d[10] (1166:1166:1166) (1172:1172:1172))
        (PORT d[11] (1432:1432:1432) (1437:1437:1437))
        (PORT d[12] (1272:1272:1272) (1306:1306:1306))
        (PORT clk (1582:1582:1582) (1612:1612:1612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1322:1322:1322))
        (PORT clk (1582:1582:1582) (1612:1612:1612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1614:1614:1614))
        (PORT d[0] (1814:1814:1814) (1767:1767:1767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1352:1352:1352))
        (PORT d[1] (677:677:677) (676:676:676))
        (PORT d[2] (790:790:790) (844:844:844))
        (PORT d[3] (906:906:906) (911:911:911))
        (PORT d[4] (801:801:801) (854:854:854))
        (PORT d[5] (692:692:692) (716:716:716))
        (PORT d[6] (720:720:720) (728:728:728))
        (PORT d[7] (1718:1718:1718) (1712:1712:1712))
        (PORT d[8] (1589:1589:1589) (1602:1602:1602))
        (PORT d[9] (699:699:699) (717:717:717))
        (PORT d[10] (669:669:669) (676:676:676))
        (PORT d[11] (942:942:942) (964:964:964))
        (PORT d[12] (671:671:671) (683:683:683))
        (PORT clk (1576:1576:1576) (1562:1562:1562))
        (PORT aclr (1585:1585:1585) (1587:1587:1587))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1183:1183:1183))
        (PORT clk (1576:1576:1576) (1562:1562:1562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1562:1562:1562))
        (PORT d[0] (1448:1448:1448) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1597:1597:1597))
        (PORT datab (681:681:681) (695:695:695))
        (PORT datac (1417:1417:1417) (1457:1457:1457))
        (PORT datad (1606:1606:1606) (1629:1629:1629))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (4287:4287:4287))
        (PORT clk (1592:1592:1592) (1623:1623:1623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1420:1420:1420))
        (PORT d[1] (1148:1148:1148) (1147:1147:1147))
        (PORT d[2] (1099:1099:1099) (1080:1080:1080))
        (PORT d[3] (1140:1140:1140) (1114:1114:1114))
        (PORT d[4] (929:929:929) (921:921:921))
        (PORT d[5] (968:968:968) (982:982:982))
        (PORT d[6] (605:605:605) (604:604:604))
        (PORT d[7] (623:623:623) (623:623:623))
        (PORT d[8] (1880:1880:1880) (1913:1913:1913))
        (PORT d[9] (1356:1356:1356) (1357:1357:1357))
        (PORT d[10] (652:652:652) (650:650:650))
        (PORT d[11] (981:981:981) (973:973:973))
        (PORT d[12] (690:690:690) (699:699:699))
        (PORT clk (1589:1589:1589) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (889:889:889) (833:833:833))
        (PORT clk (1589:1589:1589) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1623:1623:1623))
        (PORT d[0] (1345:1345:1345) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1289:1289:1289))
        (PORT d[1] (1263:1263:1263) (1314:1314:1314))
        (PORT d[2] (1242:1242:1242) (1322:1322:1322))
        (PORT d[3] (1246:1246:1246) (1283:1283:1283))
        (PORT d[4] (1210:1210:1210) (1305:1305:1305))
        (PORT d[5] (1228:1228:1228) (1257:1257:1257))
        (PORT d[6] (1643:1643:1643) (1653:1653:1653))
        (PORT d[7] (1306:1306:1306) (1343:1343:1343))
        (PORT d[8] (1348:1348:1348) (1409:1409:1409))
        (PORT d[9] (1300:1300:1300) (1323:1323:1323))
        (PORT d[10] (1256:1256:1256) (1289:1289:1289))
        (PORT d[11] (1513:1513:1513) (1540:1540:1540))
        (PORT d[12] (1856:1856:1856) (1915:1915:1915))
        (PORT clk (1574:1574:1574) (1559:1559:1559))
        (PORT aclr (1592:1592:1592) (1596:1596:1596))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1352:1352:1352))
        (PORT clk (1574:1574:1574) (1559:1559:1559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1559:1559:1559))
        (PORT d[0] (1663:1663:1663) (1618:1618:1618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (899:899:899))
        (PORT datab (1620:1620:1620) (1600:1600:1600))
        (PORT datac (1049:1049:1049) (1041:1041:1041))
        (PORT datad (1116:1116:1116) (1103:1103:1103))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3888:3888:3888))
        (PORT clk (1588:1588:1588) (1618:1618:1618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1379:1379:1379))
        (PORT d[1] (1486:1486:1486) (1485:1485:1485))
        (PORT d[2] (908:908:908) (903:903:903))
        (PORT d[3] (1129:1129:1129) (1103:1103:1103))
        (PORT d[4] (1806:1806:1806) (1820:1820:1820))
        (PORT d[5] (1202:1202:1202) (1210:1210:1210))
        (PORT d[6] (890:890:890) (901:901:901))
        (PORT d[7] (905:905:905) (925:925:925))
        (PORT d[8] (1067:1067:1067) (1054:1054:1054))
        (PORT d[9] (909:909:909) (905:905:905))
        (PORT d[10] (924:924:924) (930:930:930))
        (PORT d[11] (1424:1424:1424) (1441:1441:1441))
        (PORT d[12] (946:946:946) (966:966:966))
        (PORT clk (1585:1585:1585) (1616:1616:1616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1110:1110:1110))
        (PORT clk (1585:1585:1585) (1616:1616:1616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1618:1618:1618))
        (PORT d[0] (1594:1594:1594) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (853:853:853) (919:919:919))
        (PORT d[1] (1010:1010:1010) (1027:1027:1027))
        (PORT d[2] (834:834:834) (894:894:894))
        (PORT d[3] (1573:1573:1573) (1619:1619:1619))
        (PORT d[4] (826:826:826) (882:882:882))
        (PORT d[5] (978:978:978) (990:990:990))
        (PORT d[6] (1391:1391:1391) (1377:1377:1377))
        (PORT d[7] (1227:1227:1227) (1227:1227:1227))
        (PORT d[8] (1285:1285:1285) (1306:1306:1306))
        (PORT d[9] (1017:1017:1017) (1051:1051:1051))
        (PORT d[10] (968:968:968) (988:988:988))
        (PORT d[11] (965:965:965) (1004:1004:1004))
        (PORT d[12] (1222:1222:1222) (1243:1243:1243))
        (PORT clk (1569:1569:1569) (1555:1555:1555))
        (PORT aclr (1588:1588:1588) (1591:1591:1591))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (953:953:953))
        (PORT clk (1569:1569:1569) (1555:1555:1555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1555:1555:1555))
        (PORT d[0] (1423:1423:1423) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3901:3901:3901))
        (PORT clk (1590:1590:1590) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1444:1444:1444))
        (PORT d[1] (1136:1136:1136) (1117:1117:1117))
        (PORT d[2] (1116:1116:1116) (1080:1080:1080))
        (PORT d[3] (1158:1158:1158) (1135:1135:1135))
        (PORT d[4] (1807:1807:1807) (1821:1821:1821))
        (PORT d[5] (954:954:954) (962:962:962))
        (PORT d[6] (872:872:872) (884:884:884))
        (PORT d[7] (896:896:896) (911:911:911))
        (PORT d[8] (869:869:869) (861:861:861))
        (PORT d[9] (1394:1394:1394) (1397:1397:1397))
        (PORT d[10] (880:880:880) (882:882:882))
        (PORT d[11] (1400:1400:1400) (1414:1414:1414))
        (PORT d[12] (957:957:957) (980:980:980))
        (PORT clk (1587:1587:1587) (1619:1619:1619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1065:1065:1065))
        (PORT clk (1587:1587:1587) (1619:1619:1619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1621:1621:1621))
        (PORT d[0] (1576:1576:1576) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (834:834:834) (899:899:899))
        (PORT d[1] (1281:1281:1281) (1329:1329:1329))
        (PORT d[2] (815:815:815) (870:870:870))
        (PORT d[3] (1566:1566:1566) (1608:1608:1608))
        (PORT d[4] (827:827:827) (884:884:884))
        (PORT d[5] (968:968:968) (1005:1005:1005))
        (PORT d[6] (1484:1484:1484) (1502:1502:1502))
        (PORT d[7] (1034:1034:1034) (1062:1062:1062))
        (PORT d[8] (1044:1044:1044) (1091:1091:1091))
        (PORT d[9] (1034:1034:1034) (1069:1069:1069))
        (PORT d[10] (972:972:972) (995:995:995))
        (PORT d[11] (1497:1497:1497) (1533:1533:1533))
        (PORT d[12] (941:941:941) (962:962:962))
        (PORT clk (1572:1572:1572) (1557:1557:1557))
        (PORT aclr (1590:1590:1590) (1594:1594:1594))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1366:1366:1366))
        (PORT clk (1572:1572:1572) (1557:1557:1557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1557:1557:1557))
        (PORT d[0] (1651:1651:1651) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4744:4744:4744) (5052:5052:5052))
        (PORT clk (1597:1597:1597) (1626:1626:1626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1614:1614:1614))
        (PORT d[1] (1994:1994:1994) (2020:2020:2020))
        (PORT d[2] (1991:1991:1991) (1995:1995:1995))
        (PORT d[3] (1858:1858:1858) (1904:1904:1904))
        (PORT d[4] (1671:1671:1671) (1668:1668:1668))
        (PORT d[5] (1531:1531:1531) (1575:1575:1575))
        (PORT d[6] (1401:1401:1401) (1444:1444:1444))
        (PORT d[7] (1411:1411:1411) (1425:1425:1425))
        (PORT d[8] (1608:1608:1608) (1612:1612:1612))
        (PORT d[9] (1531:1531:1531) (1563:1563:1563))
        (PORT d[10] (1582:1582:1582) (1572:1572:1572))
        (PORT d[11] (1502:1502:1502) (1518:1518:1518))
        (PORT d[12] (1432:1432:1432) (1443:1443:1443))
        (PORT clk (1594:1594:1594) (1624:1624:1624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1611:1611:1611))
        (PORT clk (1594:1594:1594) (1624:1624:1624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1626:1626:1626))
        (PORT d[0] (1936:1936:1936) (1933:1933:1933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1627:1627:1627))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1627:1627:1627))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1627:1627:1627))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2235:2235:2235))
        (PORT d[1] (1939:1939:1939) (1920:1920:1920))
        (PORT d[2] (1919:1919:1919) (1953:1953:1953))
        (PORT d[3] (2112:2112:2112) (2170:2170:2170))
        (PORT d[4] (2016:2016:2016) (2179:2179:2179))
        (PORT d[5] (1791:1791:1791) (1859:1859:1859))
        (PORT d[6] (2179:2179:2179) (2212:2212:2212))
        (PORT d[7] (1907:1907:1907) (1974:1974:1974))
        (PORT d[8] (1887:1887:1887) (1971:1971:1971))
        (PORT d[9] (1345:1345:1345) (1404:1404:1404))
        (PORT d[10] (1908:1908:1908) (1925:1925:1925))
        (PORT d[11] (1601:1601:1601) (1682:1682:1682))
        (PORT d[12] (1564:1564:1564) (1629:1629:1629))
        (PORT clk (1577:1577:1577) (1564:1564:1564))
        (PORT aclr (1597:1597:1597) (1599:1599:1599))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1461:1461:1461))
        (PORT clk (1577:1577:1577) (1564:1564:1564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1564:1564:1564))
        (PORT d[0] (1958:1958:1958) (1954:1954:1954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (684:684:684))
        (PORT datab (870:870:870) (900:900:900))
        (PORT datac (1869:1869:1869) (1898:1898:1898))
        (PORT datad (1382:1382:1382) (1401:1401:1401))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3629:3629:3629))
        (PORT clk (1613:1613:1613) (1641:1641:1641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1722:1722:1722))
        (PORT d[1] (1755:1755:1755) (1777:1777:1777))
        (PORT d[2] (1631:1631:1631) (1653:1653:1653))
        (PORT d[3] (1579:1579:1579) (1607:1607:1607))
        (PORT d[4] (1478:1478:1478) (1457:1457:1457))
        (PORT d[5] (1685:1685:1685) (1693:1693:1693))
        (PORT d[6] (1452:1452:1452) (1456:1456:1456))
        (PORT d[7] (1653:1653:1653) (1669:1669:1669))
        (PORT d[8] (1664:1664:1664) (1675:1675:1675))
        (PORT d[9] (1647:1647:1647) (1663:1663:1663))
        (PORT d[10] (1627:1627:1627) (1644:1644:1644))
        (PORT d[11] (1987:1987:1987) (1995:1995:1995))
        (PORT d[12] (1618:1618:1618) (1615:1615:1615))
        (PORT clk (1610:1610:1610) (1639:1639:1639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1507:1507:1507))
        (PORT clk (1610:1610:1610) (1639:1639:1639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1641:1641:1641))
        (PORT d[0] (2028:2028:2028) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1642:1642:1642))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1642:1642:1642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1642:1642:1642))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1642:1642:1642))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2778:2778:2778))
        (PORT d[1] (2037:2037:2037) (2065:2065:2065))
        (PORT d[2] (2209:2209:2209) (2219:2219:2219))
        (PORT d[3] (2106:2106:2106) (2179:2179:2179))
        (PORT d[4] (1735:1735:1735) (1755:1755:1755))
        (PORT d[5] (2138:2138:2138) (2232:2232:2232))
        (PORT d[6] (2103:2103:2103) (2183:2183:2183))
        (PORT d[7] (2453:2453:2453) (2455:2455:2455))
        (PORT d[8] (2054:2054:2054) (2114:2114:2114))
        (PORT d[9] (2116:2116:2116) (2180:2180:2180))
        (PORT d[10] (1940:1940:1940) (1947:1947:1947))
        (PORT d[11] (2103:2103:2103) (2185:2185:2185))
        (PORT d[12] (1957:1957:1957) (2076:2076:2076))
        (PORT clk (1592:1592:1592) (1580:1580:1580))
        (PORT aclr (1613:1613:1613) (1614:1614:1614))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (1904:1904:1904))
        (PORT clk (1592:1592:1592) (1580:1580:1580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1580:1580:1580))
        (PORT d[0] (2190:2190:2190) (2199:2199:2199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (862:862:862))
        (PORT datab (1073:1073:1073) (1056:1056:1056))
        (PORT datac (980:980:980) (950:950:950))
        (PORT datad (1730:1730:1730) (1692:1692:1692))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (499:499:499) (493:493:493))
        (PORT datac (1768:1768:1768) (1762:1762:1762))
        (PORT datad (356:356:356) (362:362:362))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (399:399:399) (435:435:435))
        (PORT datac (353:353:353) (391:391:391))
        (PORT datad (509:509:509) (500:500:500))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (165:165:165) (188:188:188))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1420:1420:1420) (1345:1345:1345))
        (PORT ena (3290:3290:3290) (3422:3422:3422))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (689:689:689) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5102:5102:5102) (5447:5447:5447))
        (PORT clk (1599:1599:1599) (1628:1628:1628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (1974:1974:1974))
        (PORT d[1] (1677:1677:1677) (1695:1695:1695))
        (PORT d[2] (1636:1636:1636) (1639:1639:1639))
        (PORT d[3] (1472:1472:1472) (1517:1517:1517))
        (PORT d[4] (1427:1427:1427) (1438:1438:1438))
        (PORT d[5] (1472:1472:1472) (1513:1513:1513))
        (PORT d[6] (1174:1174:1174) (1205:1205:1205))
        (PORT d[7] (1152:1152:1152) (1168:1168:1168))
        (PORT d[8] (1631:1631:1631) (1657:1657:1657))
        (PORT d[9] (1495:1495:1495) (1527:1527:1527))
        (PORT d[10] (1305:1305:1305) (1313:1313:1313))
        (PORT d[11] (1494:1494:1494) (1498:1498:1498))
        (PORT d[12] (1213:1213:1213) (1249:1249:1249))
        (PORT clk (1596:1596:1596) (1626:1626:1626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1379:1379:1379))
        (PORT clk (1596:1596:1596) (1626:1626:1626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1628:1628:1628))
        (PORT d[0] (1875:1875:1875) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2170:2170:2170))
        (PORT d[1] (1704:1704:1704) (1699:1699:1699))
        (PORT d[2] (1432:1432:1432) (1443:1443:1443))
        (PORT d[3] (1792:1792:1792) (1844:1844:1844))
        (PORT d[4] (2015:2015:2015) (2181:2181:2181))
        (PORT d[5] (2060:2060:2060) (2123:2123:2123))
        (PORT d[6] (2177:2177:2177) (2206:2206:2206))
        (PORT d[7] (1932:1932:1932) (2001:2001:2001))
        (PORT d[8] (1908:1908:1908) (1984:1984:1984))
        (PORT d[9] (1797:1797:1797) (1837:1837:1837))
        (PORT d[10] (1861:1861:1861) (1871:1871:1871))
        (PORT d[11] (1581:1581:1581) (1661:1661:1661))
        (PORT d[12] (1533:1533:1533) (1574:1574:1574))
        (PORT clk (1579:1579:1579) (1566:1566:1566))
        (PORT aclr (1599:1599:1599) (1601:1601:1601))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1863:1863:1863))
        (PORT clk (1579:1579:1579) (1566:1566:1566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1566:1566:1566))
        (PORT d[0] (1996:1996:1996) (1982:1982:1982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4639:4639:4639) (4970:4970:4970))
        (PORT clk (1600:1600:1600) (1629:1629:1629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1592:1592:1592))
        (PORT d[1] (1740:1740:1740) (1771:1771:1771))
        (PORT d[2] (1759:1759:1759) (1786:1786:1786))
        (PORT d[3] (1683:1683:1683) (1697:1697:1697))
        (PORT d[4] (1806:1806:1806) (1823:1823:1823))
        (PORT d[5] (1487:1487:1487) (1521:1521:1521))
        (PORT d[6] (1388:1388:1388) (1419:1419:1419))
        (PORT d[7] (1130:1130:1130) (1161:1161:1161))
        (PORT d[8] (1606:1606:1606) (1626:1626:1626))
        (PORT d[9] (1215:1215:1215) (1238:1238:1238))
        (PORT d[10] (1216:1216:1216) (1225:1225:1225))
        (PORT d[11] (1535:1535:1535) (1534:1534:1534))
        (PORT d[12] (1733:1733:1733) (1751:1751:1751))
        (PORT clk (1597:1597:1597) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1339:1339:1339))
        (PORT clk (1597:1597:1597) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1629:1629:1629))
        (PORT d[0] (1859:1859:1859) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1630:1630:1630))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1630:1630:1630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1630:1630:1630))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1630:1630:1630))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2183:2183:2183))
        (PORT d[1] (1726:1726:1726) (1770:1770:1770))
        (PORT d[2] (1458:1458:1458) (1477:1477:1477))
        (PORT d[3] (1770:1770:1770) (1822:1822:1822))
        (PORT d[4] (1981:1981:1981) (2140:2140:2140))
        (PORT d[5] (1782:1782:1782) (1847:1847:1847))
        (PORT d[6] (2192:2192:2192) (2210:2210:2210))
        (PORT d[7] (1941:1941:1941) (2013:2013:2013))
        (PORT d[8] (1874:1874:1874) (1949:1949:1949))
        (PORT d[9] (1557:1557:1557) (1613:1613:1613))
        (PORT d[10] (1922:1922:1922) (1945:1945:1945))
        (PORT d[11] (1586:1586:1586) (1668:1668:1668))
        (PORT d[12] (1538:1538:1538) (1601:1601:1601))
        (PORT clk (1580:1580:1580) (1567:1567:1567))
        (PORT aclr (1600:1600:1600) (1602:1602:1602))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1494:1494:1494))
        (PORT clk (1580:1580:1580) (1567:1567:1567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1567:1567:1567))
        (PORT d[0] (2140:2140:2140) (2174:2174:2174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1274:1274:1274))
        (PORT datab (1564:1564:1564) (1603:1603:1603))
        (PORT datac (1173:1173:1173) (1198:1198:1198))
        (PORT datad (1074:1074:1074) (1073:1073:1073))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3297:3297:3297))
        (PORT clk (1612:1612:1612) (1640:1640:1640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1697:1697:1697))
        (PORT d[1] (1703:1703:1703) (1733:1733:1733))
        (PORT d[2] (1685:1685:1685) (1691:1691:1691))
        (PORT d[3] (1585:1585:1585) (1612:1612:1612))
        (PORT d[4] (1412:1412:1412) (1408:1408:1408))
        (PORT d[5] (1711:1711:1711) (1722:1722:1722))
        (PORT d[6] (1914:1914:1914) (1906:1906:1906))
        (PORT d[7] (1600:1600:1600) (1602:1602:1602))
        (PORT d[8] (1698:1698:1698) (1710:1710:1710))
        (PORT d[9] (1684:1684:1684) (1703:1703:1703))
        (PORT d[10] (1875:1875:1875) (1880:1880:1880))
        (PORT d[11] (1564:1564:1564) (1612:1612:1612))
        (PORT d[12] (1605:1605:1605) (1614:1614:1614))
        (PORT clk (1609:1609:1609) (1638:1638:1638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1378:1378:1378))
        (PORT clk (1609:1609:1609) (1638:1638:1638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1640:1640:1640))
        (PORT d[0] (1886:1886:1886) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1641:1641:1641))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1641:1641:1641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1641:1641:1641))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1641:1641:1641))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2418:2418:2418))
        (PORT d[1] (2017:2017:2017) (2038:2038:2038))
        (PORT d[2] (2189:2189:2189) (2199:2199:2199))
        (PORT d[3] (2068:2068:2068) (2143:2143:2143))
        (PORT d[4] (1710:1710:1710) (1740:1740:1740))
        (PORT d[5] (2343:2343:2343) (2413:2413:2413))
        (PORT d[6] (2129:2129:2129) (2212:2212:2212))
        (PORT d[7] (2213:2213:2213) (2230:2230:2230))
        (PORT d[8] (2059:2059:2059) (2120:2120:2120))
        (PORT d[9] (1941:1941:1941) (2010:2010:2010))
        (PORT d[10] (2001:2001:2001) (2057:2057:2057))
        (PORT d[11] (1929:1929:1929) (2028:2028:2028))
        (PORT d[12] (1591:1591:1591) (1673:1673:1673))
        (PORT clk (1591:1591:1591) (1579:1579:1579))
        (PORT aclr (1612:1612:1612) (1613:1613:1613))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (1818:1818:1818))
        (PORT clk (1591:1591:1591) (1579:1579:1579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1579:1579:1579))
        (PORT d[0] (2171:2171:2171) (2179:2179:2179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (334:334:334))
        (PORT datab (1605:1605:1605) (1596:1596:1596))
        (PORT datac (1209:1209:1209) (1271:1271:1271))
        (PORT datad (1431:1431:1431) (1447:1447:1447))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3811:3811:3811))
        (PORT clk (1599:1599:1599) (1629:1629:1629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1145:1145:1145))
        (PORT d[1] (1392:1392:1392) (1383:1383:1383))
        (PORT d[2] (1156:1156:1156) (1163:1163:1163))
        (PORT d[3] (1125:1125:1125) (1139:1139:1139))
        (PORT d[4] (1574:1574:1574) (1553:1553:1553))
        (PORT d[5] (1318:1318:1318) (1317:1317:1317))
        (PORT d[6] (1585:1585:1585) (1564:1564:1564))
        (PORT d[7] (1396:1396:1396) (1390:1390:1390))
        (PORT d[8] (1340:1340:1340) (1328:1328:1328))
        (PORT d[9] (1370:1370:1370) (1373:1373:1373))
        (PORT d[10] (1634:1634:1634) (1637:1637:1637))
        (PORT d[11] (1653:1653:1653) (1630:1630:1630))
        (PORT d[12] (1354:1354:1354) (1354:1354:1354))
        (PORT clk (1596:1596:1596) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1260:1260:1260))
        (PORT clk (1596:1596:1596) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1629:1629:1629))
        (PORT d[0] (1784:1784:1784) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1630:1630:1630))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1630:1630:1630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1630:1630:1630))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1630:1630:1630))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1526:1526:1526))
        (PORT d[1] (2038:2038:2038) (2075:2075:2075))
        (PORT d[2] (1620:1620:1620) (1600:1600:1600))
        (PORT d[3] (1517:1517:1517) (1564:1564:1564))
        (PORT d[4] (1743:1743:1743) (1796:1796:1796))
        (PORT d[5] (1858:1858:1858) (1836:1836:1836))
        (PORT d[6] (1515:1515:1515) (1566:1566:1566))
        (PORT d[7] (1695:1695:1695) (1675:1675:1675))
        (PORT d[8] (1512:1512:1512) (1550:1550:1550))
        (PORT d[9] (1893:1893:1893) (1972:1972:1972))
        (PORT d[10] (1966:1966:1966) (2006:2006:2006))
        (PORT d[11] (2102:2102:2102) (2082:2082:2082))
        (PORT d[12] (1968:1968:1968) (2105:2105:2105))
        (PORT clk (1580:1580:1580) (1566:1566:1566))
        (PORT aclr (1599:1599:1599) (1602:1602:1602))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1825:1825:1825))
        (PORT clk (1580:1580:1580) (1566:1566:1566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1566:1566:1566))
        (PORT d[0] (2120:2120:2120) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3397:3397:3397))
        (PORT clk (1594:1594:1594) (1622:1622:1622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1100:1100:1100))
        (PORT d[1] (1312:1312:1312) (1279:1279:1279))
        (PORT d[2] (1352:1352:1352) (1319:1319:1319))
        (PORT d[3] (1366:1366:1366) (1347:1347:1347))
        (PORT d[4] (1354:1354:1354) (1333:1333:1333))
        (PORT d[5] (1347:1347:1347) (1344:1344:1344))
        (PORT d[6] (1411:1411:1411) (1418:1418:1418))
        (PORT d[7] (1651:1651:1651) (1629:1629:1629))
        (PORT d[8] (1685:1685:1685) (1672:1672:1672))
        (PORT d[9] (1710:1710:1710) (1726:1726:1726))
        (PORT d[10] (1589:1589:1589) (1583:1583:1583))
        (PORT d[11] (1576:1576:1576) (1559:1559:1559))
        (PORT d[12] (1588:1588:1588) (1560:1560:1560))
        (PORT clk (1591:1591:1591) (1620:1620:1620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1454:1454:1454))
        (PORT clk (1591:1591:1591) (1620:1620:1620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1622:1622:1622))
        (PORT d[0] (1977:1977:1977) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1623:1623:1623))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1623:1623:1623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1623:1623:1623))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1623:1623:1623))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2310:2310:2310))
        (PORT d[1] (1750:1750:1750) (1777:1777:1777))
        (PORT d[2] (1584:1584:1584) (1552:1552:1552))
        (PORT d[3] (1744:1744:1744) (1750:1750:1750))
        (PORT d[4] (1476:1476:1476) (1516:1516:1516))
        (PORT d[5] (1378:1378:1378) (1356:1356:1356))
        (PORT d[6] (1488:1488:1488) (1527:1527:1527))
        (PORT d[7] (1362:1362:1362) (1332:1332:1332))
        (PORT d[8] (1475:1475:1475) (1494:1494:1494))
        (PORT d[9] (2123:2123:2123) (2200:2200:2200))
        (PORT d[10] (2267:2267:2267) (2316:2316:2316))
        (PORT d[11] (2110:2110:2110) (2101:2101:2101))
        (PORT d[12] (2253:2253:2253) (2401:2401:2401))
        (PORT clk (1573:1573:1573) (1561:1561:1561))
        (PORT aclr (1594:1594:1594) (1595:1595:1595))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (1807:1807:1807))
        (PORT clk (1573:1573:1573) (1561:1561:1561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1561:1561:1561))
        (PORT d[0] (2152:2152:2152) (2132:2132:2132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1270:1270:1270))
        (PORT datab (1281:1281:1281) (1225:1225:1225))
        (PORT datac (1361:1361:1361) (1392:1392:1392))
        (PORT datad (1300:1300:1300) (1286:1286:1286))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (4112:4112:4112))
        (PORT clk (1592:1592:1592) (1622:1622:1622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1390:1390:1390))
        (PORT d[1] (1096:1096:1096) (1091:1091:1091))
        (PORT d[2] (1388:1388:1388) (1372:1372:1372))
        (PORT d[3] (1130:1130:1130) (1117:1117:1117))
        (PORT d[4] (1324:1324:1324) (1341:1341:1341))
        (PORT d[5] (665:665:665) (655:655:655))
        (PORT d[6] (1334:1334:1334) (1345:1345:1345))
        (PORT d[7] (887:887:887) (891:891:891))
        (PORT d[8] (865:865:865) (841:841:841))
        (PORT d[9] (1389:1389:1389) (1389:1389:1389))
        (PORT d[10] (916:916:916) (914:914:914))
        (PORT d[11] (884:884:884) (879:879:879))
        (PORT d[12] (943:943:943) (952:952:952))
        (PORT clk (1589:1589:1589) (1620:1620:1620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1089:1089:1089))
        (PORT clk (1589:1589:1589) (1620:1620:1620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1622:1622:1622))
        (PORT d[0] (1592:1592:1592) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1623:1623:1623))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1623:1623:1623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1623:1623:1623))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1623:1623:1623))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1303:1303:1303))
        (PORT d[1] (1270:1270:1270) (1322:1322:1322))
        (PORT d[2] (1236:1236:1236) (1307:1307:1307))
        (PORT d[3] (1198:1198:1198) (1216:1216:1216))
        (PORT d[4] (1198:1198:1198) (1285:1285:1285))
        (PORT d[5] (1228:1228:1228) (1265:1265:1265))
        (PORT d[6] (1659:1659:1659) (1657:1657:1657))
        (PORT d[7] (1010:1010:1010) (1035:1035:1035))
        (PORT d[8] (1314:1314:1314) (1362:1362:1362))
        (PORT d[9] (1034:1034:1034) (1070:1070:1070))
        (PORT d[10] (1220:1220:1220) (1240:1240:1240))
        (PORT d[11] (914:914:914) (931:931:931))
        (PORT d[12] (942:942:942) (963:963:963))
        (PORT clk (1573:1573:1573) (1559:1559:1559))
        (PORT aclr (1592:1592:1592) (1595:1595:1595))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1403:1403:1403))
        (PORT clk (1573:1573:1573) (1559:1559:1559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1559:1559:1559))
        (PORT d[0] (1456:1456:1456) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4289:4289:4289) (4602:4602:4602))
        (PORT clk (1593:1593:1593) (1624:1624:1624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1743:1743:1743))
        (PORT d[1] (1400:1400:1400) (1403:1403:1403))
        (PORT d[2] (1365:1365:1365) (1350:1350:1350))
        (PORT d[3] (1429:1429:1429) (1422:1422:1422))
        (PORT d[4] (1138:1138:1138) (1114:1114:1114))
        (PORT d[5] (995:995:995) (1030:1030:1030))
        (PORT d[6] (1338:1338:1338) (1350:1350:1350))
        (PORT d[7] (1392:1392:1392) (1406:1406:1406))
        (PORT d[8] (1317:1317:1317) (1300:1300:1300))
        (PORT d[9] (908:908:908) (914:914:914))
        (PORT d[10] (1066:1066:1066) (1063:1063:1063))
        (PORT d[11] (1205:1205:1205) (1198:1198:1198))
        (PORT d[12] (1430:1430:1430) (1441:1441:1441))
        (PORT clk (1590:1590:1590) (1622:1622:1622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1082:1082:1082))
        (PORT clk (1590:1590:1590) (1622:1622:1622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1624:1624:1624))
        (PORT d[0] (1586:1586:1586) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1332:1332:1332))
        (PORT d[1] (1474:1474:1474) (1501:1501:1501))
        (PORT d[2] (1453:1453:1453) (1470:1470:1470))
        (PORT d[3] (1483:1483:1483) (1525:1525:1525))
        (PORT d[4] (1606:1606:1606) (1738:1738:1738))
        (PORT d[5] (1218:1218:1218) (1262:1262:1262))
        (PORT d[6] (1724:1724:1724) (1756:1756:1756))
        (PORT d[7] (1321:1321:1321) (1362:1362:1362))
        (PORT d[8] (1354:1354:1354) (1417:1417:1417))
        (PORT d[9] (1307:1307:1307) (1353:1353:1353))
        (PORT d[10] (1237:1237:1237) (1268:1268:1268))
        (PORT d[11] (1218:1218:1218) (1259:1259:1259))
        (PORT d[12] (1568:1568:1568) (1638:1638:1638))
        (PORT clk (1575:1575:1575) (1560:1560:1560))
        (PORT aclr (1593:1593:1593) (1597:1597:1597))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1671:1671:1671))
        (PORT clk (1575:1575:1575) (1560:1560:1560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1560:1560:1560))
        (PORT d[0] (1811:1811:1811) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (233:233:233))
        (PORT datab (371:371:371) (384:384:384))
        (PORT datac (770:770:770) (761:761:761))
        (PORT datad (1329:1329:1329) (1335:1335:1335))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3543:3543:3543))
        (PORT clk (1608:1608:1608) (1636:1636:1636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1740:1740:1740))
        (PORT d[1] (1710:1710:1710) (1740:1740:1740))
        (PORT d[2] (1635:1635:1635) (1668:1668:1668))
        (PORT d[3] (1574:1574:1574) (1596:1596:1596))
        (PORT d[4] (1370:1370:1370) (1391:1391:1391))
        (PORT d[5] (1582:1582:1582) (1643:1643:1643))
        (PORT d[6] (1417:1417:1417) (1432:1432:1432))
        (PORT d[7] (1863:1863:1863) (1852:1852:1852))
        (PORT d[8] (1955:1955:1955) (1959:1959:1959))
        (PORT d[9] (1928:1928:1928) (1937:1937:1937))
        (PORT d[10] (1901:1901:1901) (1906:1906:1906))
        (PORT d[11] (2271:2271:2271) (2288:2288:2288))
        (PORT d[12] (1631:1631:1631) (1639:1639:1639))
        (PORT clk (1605:1605:1605) (1634:1634:1634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1428:1428:1428))
        (PORT clk (1605:1605:1605) (1634:1634:1634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1636:1636:1636))
        (PORT d[0] (1905:1905:1905) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1637:1637:1637))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1637:1637:1637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1637:1637:1637))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1637:1637:1637))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2490:2490:2490))
        (PORT d[1] (2245:2245:2245) (2260:2260:2260))
        (PORT d[2] (2496:2496:2496) (2512:2512:2512))
        (PORT d[3] (2359:2359:2359) (2440:2440:2440))
        (PORT d[4] (1741:1741:1741) (1789:1789:1789))
        (PORT d[5] (2388:2388:2388) (2467:2467:2467))
        (PORT d[6] (2391:2391:2391) (2476:2476:2476))
        (PORT d[7] (2464:2464:2464) (2473:2473:2473))
        (PORT d[8] (2324:2324:2324) (2377:2377:2377))
        (PORT d[9] (1864:1864:1864) (1920:1920:1920))
        (PORT d[10] (1698:1698:1698) (1727:1727:1727))
        (PORT d[11] (2433:2433:2433) (2504:2504:2504))
        (PORT d[12] (1950:1950:1950) (2055:2055:2055))
        (PORT clk (1587:1587:1587) (1575:1575:1575))
        (PORT aclr (1608:1608:1608) (1609:1609:1609))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1812:1812:1812))
        (PORT clk (1587:1587:1587) (1575:1575:1575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1575:1575:1575))
        (PORT d[0] (2298:2298:2298) (2329:2329:2329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (230:230:230))
        (PORT datab (1505:1505:1505) (1562:1562:1562))
        (PORT datac (1362:1362:1362) (1396:1396:1396))
        (PORT datad (1329:1329:1329) (1330:1330:1330))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1195:1195:1195))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (1527:1527:1527) (1512:1512:1512))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1268:1268:1268))
        (PORT datab (1031:1031:1031) (1021:1021:1021))
        (PORT datac (708:708:708) (694:694:694))
        (PORT datad (356:356:356) (361:361:361))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (166:166:166) (188:188:188))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1420:1420:1420) (1345:1345:1345))
        (PORT ena (3290:3290:3290) (3422:3422:3422))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (689:689:689) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (3228:3228:3228))
        (PORT clk (1597:1597:1597) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1148:1148:1148))
        (PORT d[1] (1106:1106:1106) (1095:1095:1095))
        (PORT d[2] (1125:1125:1125) (1120:1120:1120))
        (PORT d[3] (1096:1096:1096) (1097:1097:1097))
        (PORT d[4] (1586:1586:1586) (1552:1552:1552))
        (PORT d[5] (1270:1270:1270) (1309:1309:1309))
        (PORT d[6] (1170:1170:1170) (1165:1165:1165))
        (PORT d[7] (1895:1895:1895) (1888:1888:1888))
        (PORT d[8] (1363:1363:1363) (1355:1355:1355))
        (PORT d[9] (1384:1384:1384) (1386:1386:1386))
        (PORT d[10] (1340:1340:1340) (1348:1348:1348))
        (PORT d[11] (1381:1381:1381) (1359:1359:1359))
        (PORT d[12] (1331:1331:1331) (1332:1332:1332))
        (PORT clk (1594:1594:1594) (1625:1625:1625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1289:1289:1289))
        (PORT clk (1594:1594:1594) (1625:1625:1625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1627:1627:1627))
        (PORT d[0] (1821:1821:1821) (1755:1755:1755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1628:1628:1628))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1628:1628:1628))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1628:1628:1628))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (2006:2006:2006))
        (PORT d[1] (1757:1757:1757) (1786:1786:1786))
        (PORT d[2] (1639:1639:1639) (1620:1620:1620))
        (PORT d[3] (1496:1496:1496) (1541:1541:1541))
        (PORT d[4] (2015:2015:2015) (2061:2061:2061))
        (PORT d[5] (1841:1841:1841) (1814:1814:1814))
        (PORT d[6] (1534:1534:1534) (1585:1585:1585))
        (PORT d[7] (1670:1670:1670) (1655:1655:1655))
        (PORT d[8] (1506:1506:1506) (1542:1542:1542))
        (PORT d[9] (1868:1868:1868) (1945:1945:1945))
        (PORT d[10] (1987:1987:1987) (2029:2029:2029))
        (PORT d[11] (1640:1640:1640) (1639:1639:1639))
        (PORT d[12] (2278:2278:2278) (2421:2421:2421))
        (PORT clk (1578:1578:1578) (1564:1564:1564))
        (PORT aclr (1597:1597:1597) (1600:1600:1600))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1806:1806:1806))
        (PORT clk (1578:1578:1578) (1564:1564:1564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1564:1564:1564))
        (PORT d[0] (1972:1972:1972) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3731:3731:3731))
        (PORT clk (1614:1614:1614) (1642:1642:1642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1436:1436:1436))
        (PORT d[1] (1463:1463:1463) (1475:1475:1475))
        (PORT d[2] (1403:1403:1403) (1421:1421:1421))
        (PORT d[3] (1370:1370:1370) (1401:1401:1401))
        (PORT d[4] (1187:1187:1187) (1168:1168:1168))
        (PORT d[5] (1376:1376:1376) (1404:1404:1404))
        (PORT d[6] (1174:1174:1174) (1181:1181:1181))
        (PORT d[7] (1632:1632:1632) (1648:1648:1648))
        (PORT d[8] (1387:1387:1387) (1388:1388:1388))
        (PORT d[9] (1382:1382:1382) (1391:1391:1391))
        (PORT d[10] (1353:1353:1353) (1360:1360:1360))
        (PORT d[11] (1958:1958:1958) (1964:1964:1964))
        (PORT d[12] (1553:1553:1553) (1539:1539:1539))
        (PORT clk (1611:1611:1611) (1640:1640:1640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1279:1279:1279))
        (PORT clk (1611:1611:1611) (1640:1640:1640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1642:1642:1642))
        (PORT d[0] (1745:1745:1745) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1643:1643:1643))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1643:1643:1643))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1643:1643:1643))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2428:2428:2428))
        (PORT d[1] (2053:2053:2053) (2088:2088:2088))
        (PORT d[2] (2156:2156:2156) (2158:2158:2158))
        (PORT d[3] (2115:2115:2115) (2191:2191:2191))
        (PORT d[4] (1739:1739:1739) (1783:1783:1783))
        (PORT d[5] (2113:2113:2113) (2100:2100:2100))
        (PORT d[6] (1791:1791:1791) (1855:1855:1855))
        (PORT d[7] (1936:1936:1936) (1945:1945:1945))
        (PORT d[8] (1784:1784:1784) (1837:1837:1837))
        (PORT d[9] (2133:2133:2133) (2208:2208:2208))
        (PORT d[10] (1648:1648:1648) (1674:1674:1674))
        (PORT d[11] (2175:2175:2175) (2280:2280:2280))
        (PORT d[12] (1957:1957:1957) (2086:2086:2086))
        (PORT clk (1593:1593:1593) (1581:1581:1581))
        (PORT aclr (1614:1614:1614) (1615:1615:1615))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1933:1933:1933))
        (PORT clk (1593:1593:1593) (1581:1581:1581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1581:1581:1581))
        (PORT d[0] (2222:2222:2222) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1275:1275:1275))
        (PORT datab (1275:1275:1275) (1266:1266:1266))
        (PORT datac (1361:1361:1361) (1392:1392:1392))
        (PORT datad (1267:1267:1267) (1230:1230:1230))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3088:3088:3088) (3351:3351:3351))
        (PORT clk (1593:1593:1593) (1623:1623:1623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1688:1688:1688) (1682:1682:1682))
        (PORT d[1] (1464:1464:1464) (1457:1457:1457))
        (PORT d[2] (1735:1735:1735) (1723:1723:1723))
        (PORT d[3] (1401:1401:1401) (1377:1377:1377))
        (PORT d[4] (1443:1443:1443) (1433:1433:1433))
        (PORT d[5] (1047:1047:1047) (1033:1033:1033))
        (PORT d[6] (1135:1135:1135) (1140:1140:1140))
        (PORT d[7] (871:871:871) (870:870:870))
        (PORT d[8] (1283:1283:1283) (1264:1264:1264))
        (PORT d[9] (899:899:899) (892:892:892))
        (PORT d[10] (1059:1059:1059) (1045:1045:1045))
        (PORT d[11] (946:946:946) (949:949:949))
        (PORT d[12] (1400:1400:1400) (1414:1414:1414))
        (PORT clk (1590:1590:1590) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1060:1060:1060))
        (PORT clk (1590:1590:1590) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1623:1623:1623))
        (PORT d[0] (1588:1588:1588) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1352:1352:1352))
        (PORT d[1] (1285:1285:1285) (1341:1341:1341))
        (PORT d[2] (2164:2164:2164) (2190:2190:2190))
        (PORT d[3] (1184:1184:1184) (1212:1212:1212))
        (PORT d[4] (1191:1191:1191) (1280:1280:1280))
        (PORT d[5] (1243:1243:1243) (1289:1289:1289))
        (PORT d[6] (1666:1666:1666) (1680:1680:1680))
        (PORT d[7] (1346:1346:1346) (1389:1389:1389))
        (PORT d[8] (1328:1328:1328) (1388:1388:1388))
        (PORT d[9] (1304:1304:1304) (1341:1341:1341))
        (PORT d[10] (1265:1265:1265) (1294:1294:1294))
        (PORT d[11] (1229:1229:1229) (1260:1260:1260))
        (PORT d[12] (1526:1526:1526) (1588:1588:1588))
        (PORT clk (1574:1574:1574) (1560:1560:1560))
        (PORT aclr (1593:1593:1593) (1596:1596:1596))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1630:1630:1630))
        (PORT clk (1574:1574:1574) (1560:1560:1560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1560:1560:1560))
        (PORT d[0] (1824:1824:1824) (1832:1832:1832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (351:351:351))
        (PORT datab (1605:1605:1605) (1595:1595:1595))
        (PORT datac (1361:1361:1361) (1393:1393:1393))
        (PORT datad (641:641:641) (648:648:648))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3477:3477:3477))
        (PORT clk (1602:1602:1602) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1425:1425:1425))
        (PORT d[1] (1415:1415:1415) (1408:1408:1408))
        (PORT d[2] (1419:1419:1419) (1431:1431:1431))
        (PORT d[3] (1423:1423:1423) (1433:1433:1433))
        (PORT d[4] (1153:1153:1153) (1127:1127:1127))
        (PORT d[5] (1367:1367:1367) (1387:1387:1387))
        (PORT d[6] (1630:1630:1630) (1620:1620:1620))
        (PORT d[7] (1635:1635:1635) (1629:1629:1629))
        (PORT d[8] (1334:1334:1334) (1306:1306:1306))
        (PORT d[9] (1342:1342:1342) (1329:1329:1329))
        (PORT d[10] (1332:1332:1332) (1325:1325:1325))
        (PORT d[11] (1664:1664:1664) (1652:1652:1652))
        (PORT d[12] (1332:1332:1332) (1321:1321:1321))
        (PORT clk (1599:1599:1599) (1630:1630:1630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1310:1310:1310) (1230:1230:1230))
        (PORT clk (1599:1599:1599) (1630:1630:1630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1632:1632:1632))
        (PORT d[0] (1766:1766:1766) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1633:1633:1633))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1633:1633:1633))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1633:1633:1633))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (3094:3094:3094))
        (PORT d[1] (2044:2044:2044) (2088:2088:2088))
        (PORT d[2] (1924:1924:1924) (1921:1921:1921))
        (PORT d[3] (1785:1785:1785) (1844:1844:1844))
        (PORT d[4] (1747:1747:1747) (1790:1790:1790))
        (PORT d[5] (2107:2107:2107) (2089:2089:2089))
        (PORT d[6] (1812:1812:1812) (1871:1871:1871))
        (PORT d[7] (2185:2185:2185) (2201:2201:2201))
        (PORT d[8] (1779:1779:1779) (1825:1825:1825))
        (PORT d[9] (1631:1631:1631) (1697:1697:1697))
        (PORT d[10] (1658:1658:1658) (1673:1673:1673))
        (PORT d[11] (2102:2102:2102) (2088:2088:2088))
        (PORT d[12] (1974:1974:1974) (2118:2118:2118))
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (PORT aclr (1602:1602:1602) (1605:1605:1605))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1849:1849:1849))
        (PORT clk (1583:1583:1583) (1569:1569:1569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1569:1569:1569))
        (PORT d[0] (1921:1921:1921) (1927:1927:1927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3653:3653:3653))
        (PORT clk (1588:1588:1588) (1615:1615:1615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1484:1484:1484))
        (PORT d[1] (1259:1259:1259) (1276:1276:1276))
        (PORT d[2] (1186:1186:1186) (1168:1168:1168))
        (PORT d[3] (1130:1130:1130) (1124:1124:1124))
        (PORT d[4] (1431:1431:1431) (1419:1419:1419))
        (PORT d[5] (1211:1211:1211) (1229:1229:1229))
        (PORT d[6] (1165:1165:1165) (1186:1186:1186))
        (PORT d[7] (1196:1196:1196) (1221:1221:1221))
        (PORT d[8] (1323:1323:1323) (1314:1314:1314))
        (PORT d[9] (1136:1136:1136) (1137:1137:1137))
        (PORT d[10] (1167:1167:1167) (1173:1173:1173))
        (PORT d[11] (1165:1165:1165) (1169:1169:1169))
        (PORT d[12] (1236:1236:1236) (1263:1263:1263))
        (PORT clk (1585:1585:1585) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1347:1347:1347))
        (PORT clk (1585:1585:1585) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1615:1615:1615))
        (PORT d[0] (1850:1850:1850) (1813:1813:1813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1616:1616:1616))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1616:1616:1616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1616:1616:1616))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1616:1616:1616))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1288:1288:1288))
        (PORT d[1] (710:710:710) (718:718:718))
        (PORT d[2] (677:677:677) (687:687:687))
        (PORT d[3] (672:672:672) (687:687:687))
        (PORT d[4] (1381:1381:1381) (1360:1360:1360))
        (PORT d[5] (930:930:930) (939:939:939))
        (PORT d[6] (974:974:974) (968:968:968))
        (PORT d[7] (972:972:972) (973:973:973))
        (PORT d[8] (1368:1368:1368) (1341:1341:1341))
        (PORT d[9] (946:946:946) (950:950:950))
        (PORT d[10] (936:936:936) (932:932:932))
        (PORT d[11] (685:685:685) (700:700:700))
        (PORT d[12] (1332:1332:1332) (1344:1344:1344))
        (PORT clk (1566:1566:1566) (1555:1555:1555))
        (PORT aclr (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1007:1007:1007))
        (PORT clk (1566:1566:1566) (1555:1555:1555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1555:1555:1555))
        (PORT d[0] (1461:1461:1461) (1436:1436:1436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1251:1251:1251))
        (PORT datab (202:202:202) (235:235:235))
        (PORT datac (867:867:867) (863:863:863))
        (PORT datad (1328:1328:1328) (1333:1333:1333))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1199:1199:1199))
        (PORT datab (1556:1556:1556) (1541:1541:1541))
        (PORT datac (159:159:159) (190:190:190))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3556:3556:3556))
        (PORT clk (1605:1605:1605) (1633:1633:1633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1705:1705:1705))
        (PORT d[1] (1420:1420:1420) (1441:1441:1441))
        (PORT d[2] (1404:1404:1404) (1406:1406:1406))
        (PORT d[3] (1844:1844:1844) (1880:1880:1880))
        (PORT d[4] (1842:1842:1842) (1866:1866:1866))
        (PORT d[5] (1198:1198:1198) (1235:1235:1235))
        (PORT d[6] (1409:1409:1409) (1418:1418:1418))
        (PORT d[7] (1135:1135:1135) (1141:1141:1141))
        (PORT d[8] (1614:1614:1614) (1626:1626:1626))
        (PORT d[9] (915:915:915) (929:929:929))
        (PORT d[10] (959:959:959) (970:970:970))
        (PORT d[11] (1223:1223:1223) (1224:1224:1224))
        (PORT d[12] (1460:1460:1460) (1489:1489:1489))
        (PORT clk (1602:1602:1602) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1233:1233:1233))
        (PORT clk (1602:1602:1602) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1633:1633:1633))
        (PORT d[0] (1733:1733:1733) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1634:1634:1634))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1634:1634:1634))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1634:1634:1634))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1751:1751:1751))
        (PORT d[1] (1471:1471:1471) (1512:1512:1512))
        (PORT d[2] (1643:1643:1643) (1738:1738:1738))
        (PORT d[3] (1526:1526:1526) (1576:1576:1576))
        (PORT d[4] (1624:1624:1624) (1759:1759:1759))
        (PORT d[5] (1785:1785:1785) (1845:1845:1845))
        (PORT d[6] (1983:1983:1983) (2014:2014:2014))
        (PORT d[7] (2044:2044:2044) (2065:2065:2065))
        (PORT d[8] (1636:1636:1636) (1715:1715:1715))
        (PORT d[9] (1560:1560:1560) (1596:1596:1596))
        (PORT d[10] (1954:1954:1954) (1998:1998:1998))
        (PORT d[11] (1845:1845:1845) (1930:1930:1930))
        (PORT d[12] (1538:1538:1538) (1583:1583:1583))
        (PORT clk (1584:1584:1584) (1572:1572:1572))
        (PORT aclr (1605:1605:1605) (1606:1606:1606))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1389:1389:1389))
        (PORT clk (1584:1584:1584) (1572:1572:1572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1572:1572:1572))
        (PORT d[0] (1836:1836:1836) (1867:1867:1867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (3016:3016:3016))
        (PORT clk (1609:1609:1609) (1638:1638:1638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (1765:1765:1765))
        (PORT d[1] (1710:1710:1710) (1739:1739:1739))
        (PORT d[2] (1663:1663:1663) (1692:1692:1692))
        (PORT d[3] (1627:1627:1627) (1665:1665:1665))
        (PORT d[4] (1614:1614:1614) (1611:1611:1611))
        (PORT d[5] (1710:1710:1710) (1709:1709:1709))
        (PORT d[6] (1455:1455:1455) (1475:1475:1475))
        (PORT d[7] (1643:1643:1643) (1654:1654:1654))
        (PORT d[8] (1724:1724:1724) (1739:1739:1739))
        (PORT d[9] (1685:1685:1685) (1704:1704:1704))
        (PORT d[10] (1631:1631:1631) (1651:1651:1651))
        (PORT d[11] (2224:2224:2224) (2237:2237:2237))
        (PORT d[12] (1561:1561:1561) (1538:1538:1538))
        (PORT clk (1606:1606:1606) (1636:1636:1636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1538:1538:1538))
        (PORT clk (1606:1606:1606) (1636:1636:1636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1638:1638:1638))
        (PORT d[0] (2027:2027:2027) (1982:1982:1982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1639:1639:1639))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1639:1639:1639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1639:1639:1639))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1639:1639:1639))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (3073:3073:3073))
        (PORT d[1] (2075:2075:2075) (2112:2112:2112))
        (PORT d[2] (2487:2487:2487) (2506:2506:2506))
        (PORT d[3] (2390:2390:2390) (2476:2476:2476))
        (PORT d[4] (1746:1746:1746) (1777:1777:1777))
        (PORT d[5] (2151:2151:2151) (2167:2167:2167))
        (PORT d[6] (2402:2402:2402) (2491:2491:2491))
        (PORT d[7] (2218:2218:2218) (2238:2238:2238))
        (PORT d[8] (2059:2059:2059) (2121:2121:2121))
        (PORT d[9] (1887:1887:1887) (1954:1954:1954))
        (PORT d[10] (1886:1886:1886) (1905:1905:1905))
        (PORT d[11] (2130:2130:2130) (2217:2217:2217))
        (PORT d[12] (1931:1931:1931) (2051:2051:2051))
        (PORT clk (1589:1589:1589) (1576:1576:1576))
        (PORT aclr (1609:1609:1609) (1611:1611:1611))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (1833:1833:1833))
        (PORT clk (1589:1589:1589) (1576:1576:1576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1576:1576:1576))
        (PORT d[0] (2289:2289:2289) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3287:3287:3287))
        (PORT clk (1597:1597:1597) (1623:1623:1623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (881:881:881) (859:859:859))
        (PORT d[1] (888:888:888) (877:877:877))
        (PORT d[2] (848:848:848) (843:843:843))
        (PORT d[3] (863:863:863) (861:861:861))
        (PORT d[4] (1379:1379:1379) (1344:1344:1344))
        (PORT d[5] (1337:1337:1337) (1325:1325:1325))
        (PORT d[6] (1857:1857:1857) (1840:1840:1840))
        (PORT d[7] (1869:1869:1869) (1855:1855:1855))
        (PORT d[8] (1632:1632:1632) (1611:1611:1611))
        (PORT d[9] (1385:1385:1385) (1388:1388:1388))
        (PORT d[10] (1335:1335:1335) (1317:1317:1317))
        (PORT d[11] (1593:1593:1593) (1563:1563:1563))
        (PORT d[12] (1602:1602:1602) (1560:1560:1560))
        (PORT clk (1594:1594:1594) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1225:1225:1225))
        (PORT clk (1594:1594:1594) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1623:1623:1623))
        (PORT d[0] (1817:1817:1817) (1747:1747:1747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2251:2251:2251))
        (PORT d[1] (1736:1736:1736) (1764:1764:1764))
        (PORT d[2] (1871:1871:1871) (1838:1838:1838))
        (PORT d[3] (1489:1489:1489) (1532:1532:1532))
        (PORT d[4] (2002:2002:2002) (2062:2062:2062))
        (PORT d[5] (2143:2143:2143) (2128:2128:2128))
        (PORT d[6] (1752:1752:1752) (1783:1783:1783))
        (PORT d[7] (1857:1857:1857) (1797:1797:1797))
        (PORT d[8] (1497:1497:1497) (1522:1522:1522))
        (PORT d[9] (2306:2306:2306) (2371:2371:2371))
        (PORT d[10] (2281:2281:2281) (2334:2334:2334))
        (PORT d[11] (2137:2137:2137) (2110:2110:2110))
        (PORT d[12] (2293:2293:2293) (2442:2442:2442))
        (PORT clk (1574:1574:1574) (1564:1564:1564))
        (PORT aclr (1597:1597:1597) (1596:1596:1596))
        (IOPATH (posedge aclr) q (257:257:257) (257:257:257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD aclr (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (1746:1746:1746))
        (PORT clk (1574:1574:1574) (1564:1564:1564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1564:1564:1564))
        (PORT d[0] (1745:1745:1745) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (847:847:847))
        (PORT datab (1321:1321:1321) (1362:1362:1362))
        (PORT datac (1912:1912:1912) (1962:1962:1962))
        (PORT datad (1113:1113:1113) (1145:1145:1145))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (902:902:902))
        (PORT datab (1237:1237:1237) (1211:1211:1211))
        (PORT datac (1770:1770:1770) (1764:1764:1764))
        (PORT datad (290:290:290) (296:296:296))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1069:1069:1069))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (707:707:707) (692:692:692))
        (PORT datad (354:354:354) (359:359:359))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (165:165:165) (189:189:189))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1420:1420:1420) (1345:1345:1345))
        (PORT ena (3290:3290:3290) (3422:3422:3422))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|green\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (162:162:162) (196:196:196))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1696:1696:1696))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1414:1414:1414) (1323:1323:1323))
        (PORT ena (3462:3462:3462) (3579:3579:3579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|green\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (165:165:165) (187:187:187))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1420:1420:1420) (1345:1345:1345))
        (PORT ena (3290:3290:3290) (3422:3422:3422))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|green\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (166:166:166) (189:189:189))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1420:1420:1420) (1345:1345:1345))
        (PORT ena (3290:3290:3290) (3422:3422:3422))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|green\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (165:165:165) (187:187:187))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1420:1420:1420) (1345:1345:1345))
        (PORT ena (3290:3290:3290) (3422:3422:3422))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1696:1696:1696))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1414:1414:1414) (1323:1323:1323))
        (PORT ena (3462:3462:3462) (3579:3579:3579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1420:1420:1420) (1345:1345:1345))
        (PORT ena (3290:3290:3290) (3422:3422:3422))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1420:1420:1420) (1345:1345:1345))
        (PORT ena (3290:3290:3290) (3422:3422:3422))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1420:1420:1420) (1345:1345:1345))
        (PORT ena (3290:3290:3290) (3422:3422:3422))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
)
