{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/gtphdee07/CourseraColab/blob/main/InteractiveIncrementalProgramming.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!!pip install litellm\n",
        "\n",
        "# Important!!!\n",
        "#\n",
        "# <---- Set your 'OPENAI_API_KEY' as a secret over there with the \"key\" icon\n",
        "#\n",
        "#\n",
        "import os\n",
        "from google.colab import userdata\n",
        "api_key = userdata.get('OPENAI_API_KEY')\n",
        "os.environ['OPENAI_API_KEY'] = api_key"
      ],
      "metadata": {
        "id": "KEYrzG2vB8Ip"
      },
      "execution_count": 2,
      "outputs": []
    },
    {
      "cell_type": "code",
      "execution_count": 4,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "Mwe2eeOQB0cC",
        "outputId": "a342940e-0017-4221-bc60-5e36008a4e2a"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "To achieve this task in VHDL-93, we can create a function that takes a bit vector as input and returns a bit vector with every third bit inverted. Here's how you could implement such a function:\n",
            "\n",
            "```vhdl\n",
            "library IEEE;\n",
            "use IEEE.STD_LOGIC_1164.ALL;\n",
            "\n",
            "-- Define the function to invert every third bit\n",
            "function invert_every_third_bit(input_vector: in BIT_VECTOR) return BIT_VECTOR is\n",
            "  variable output_vector: BIT_VECTOR(input_vector'range);\n",
            "begin\n",
            "  -- Iterate over each bit in the input vector\n",
            "  for i in input_vector'range loop\n",
            "    -- Check if this is every third bit (i mod 3 = 2 because index starts from 0)\n",
            "    if (i mod 3 = 2) then\n",
            "      -- Invert the third bit\n",
            "      output_vector(i) := not input_vector(i);\n",
            "    else\n",
            "      -- Otherwise, keep the bit unchanged\n",
            "      output_vector(i) := input_vector(i);\n",
            "    end if;\n",
            "  end loop;\n",
            "  -- Return the modified vector\n",
            "  return output_vector;\n",
            "end invert_every_third_bit;\n",
            "\n",
            "-- Example usage within an architecture\n",
            "entity Example is\n",
            "  Port ( input_vector : in  BIT_VECTOR(0 to 1023);\n",
            "         output_vector : out BIT_VECTOR(0 to 1023));\n",
            "end Example;\n",
            "\n",
            "architecture Behavioral of Example is\n",
            "begin\n",
            "  process(input_vector)\n",
            "  begin\n",
            "    -- Use the function to get the output result\n",
            "    output_vector <= invert_every_third_bit(input_vector);\n",
            "  end process;\n",
            "end Behavioral;\n",
            "```\n",
            "\n",
            "### Explanation:\n",
            "\n",
            "1. **Function `invert_every_third_bit`:**\n",
            "   - The function takes a `BIT_VECTOR` as input.\n",
            "   - It initializes an `output_vector` of the same size with the same range as the input.\n",
            "   - It iterates over all bits in the input vector.\n",
            "   - It uses a condition `(i mod 3 = 2)` to identify every third bit (since bit indices start at 0).\n",
            "   - If the bit is the third one in the group of three, it inverts the bit using the `not` operator.\n",
            "   - It assigns the inverted or unchanged bit to the corresponding positions in the `output_vector`.\n",
            "\n",
            "2. **Entity `Example`:**\n",
            "   - This entity demonstrates how you might use the function within a VHDL architecture.\n",
            "   - It processes the `input_vector`, passes it through the function, and assigns the result to `output_vector`.\n",
            "\n",
            "This VHDL code adheres to VHDL-93 standards and handles inputs from 2 to 1024 bits, as specified in your requirements.\n"
          ]
        }
      ],
      "source": [
        "from litellm import completion\n",
        "from typing import List, Dict\n",
        "import re\n",
        "\n",
        "\n",
        "def generate_response(messages: List[Dict]) -> str:\n",
        "    \"\"\"Call LLM to get response\"\"\"\n",
        "    response = completion(\n",
        "        model=\"openai/gpt-4o\",\n",
        "        messages=messages,\n",
        "        max_tokens=1024\n",
        "    )\n",
        "    return response.choices[0].message.content\n",
        "\n",
        "\n",
        "def extract_code_and_comments_markdown(text):\n",
        "    \"\"\"\n",
        "    Extracts code blocks and comments from text, assuming markdown format.\n",
        "    \"\"\"\n",
        "    code_blocks = []\n",
        "    comments = []\n",
        "    # Regular expression to find fenced code blocks\n",
        "    code_block_regex = r\"```(?P<language>\\w+)?\\n(?P<code>.*?)```\" # Match ``` optionally followed by language, then code, then ```\n",
        "\n",
        "    matches = re.finditer(code_block_regex, text, re.DOTALL) # re.DOTALL makes '.' match newlines\n",
        "\n",
        "    last_end = 0\n",
        "    for match in matches:\n",
        "        # Text before the code block is treated as comments\n",
        "        comments.append(text[last_end:match.start()].strip())\n",
        "\n",
        "        # Extract the code block content\n",
        "        language = match.group(\"language\") # Extract the language if specified\n",
        "        code = match.group(\"code\").strip()\n",
        "        code_blocks.append({\"language\": language, \"code\": code})\n",
        "\n",
        "        last_end = match.end()\n",
        "\n",
        "    # Any remaining text after the last code block is treated as comments\n",
        "    comments.append(text[last_end:].strip())\n",
        "\n",
        "    return code_blocks, comments\n",
        "\n",
        "\n",
        "\n",
        "#what_to_help_with = input(\"What function may I help you write?\")\n",
        "what_to_help_with=\"Write a function in VHDL-93 that inverts every third bit of an input vector. The input vector can be any length between 2 and 1024 bits\"\n",
        "messages = [\n",
        "    {\"role\": \"system\", \"content\": \"You are an expert software engineer that prefers functional programming. \"},\n",
        "    {\"role\": \"user\", \"content\": what_to_help_with}\n",
        "]\n",
        "\n",
        "functional_code_response = generate_response(messages)\n",
        "print(functional_code_response)\n",
        "functional_code,functional_comments = extract_code_and_comments_markdown(functional_code_response)\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 5,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "03601cf9-edae-4c90-d09c-728e2ed124c4",
        "id": "6gJ4ba2j3mh8"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Certainly! I'll add detailed documentation to the code, providing explanations for the function, parameters, return values, and examples. This will help others understand how the function works and how to use it properly.\n",
            "\n",
            "```vhdl\n",
            "library IEEE;\n",
            "use IEEE.STD_LOGIC_1164.ALL;\n",
            "\n",
            "-- FUNCTION: invert_every_third_bit\n",
            "-- Inverts every third bit in the provided bit vector.\n",
            "--\n",
            "-- PARAMETERS:\n",
            "--   input_vector : in BIT_VECTOR\n",
            "--     The bit vector in which every third bit is to be inverted. The vector is zero-indexed.\n",
            "--\n",
            "-- RETURN VALUE:\n",
            "--   BIT_VECTOR\n",
            "--     A new bit vector with every third bit inverted compared to the input vector.\n",
            "--\n",
            "-- EXAMPLE USAGE:\n",
            "--   Given input_vector: \"100101110001\"\n",
            "--   The resulting output_vector will be: \"101110101001\"\n",
            "--\n",
            "-- EDGE CASES:\n",
            "--   - If input_vector has fewer than three bits, no bits will be inverted. The function will simply return a copy of the input_vector.\n",
            "--   - This function treats input with indices starting from 0. Thus, bits at positions 2, 5, 8, etc., are inverted.\n",
            "function invert_every_third_bit(input_vector: in BIT_VECTOR) return BIT_VECTOR is\n",
            "  variable output_vector: BIT_VECTOR(input_vector'range);\n",
            "begin\n",
            "  -- Iterate over each bit in the input vector\n",
            "  for i in input_vector'range loop\n",
            "    -- Check if this is every third bit (i mod 3 = 2 because index starts from 0)\n",
            "    if (i mod 3 = 2) then\n",
            "      -- Invert the third bit\n",
            "      output_vector(i) := not input_vector(i);\n",
            "    else\n",
            "      -- Otherwise, keep the bit unchanged\n",
            "      output_vector(i) := input_vector(i);\n",
            "    end if;\n",
            "  end loop;\n",
            "  \n",
            "  -- Return the modified vector\n",
            "  return output_vector;\n",
            "end invert_every_third_bit;\n",
            "\n",
            "-- ENTITY: Example\n",
            "-- Provides an example of how to use the invert_every_third_bit function within a VHDL architecture.\n",
            "entity Example is\n",
            "  Port (\n",
            "    input_vector  : in  BIT_VECTOR(0 to 1023);  -- Input bit vector\n",
            "    output_vector : out BIT_VECTOR(0 to 1023)   -- Output bit vector after processing\n",
            "  );\n",
            "end Example;\n",
            "\n",
            "architecture Behavioral of Example is\n",
            "begin\n",
            "  process(input_vector)\n",
            "  begin\n",
            "    -- Apply the invert_every_third_bit function to the input_vector and assign the result to output_vector\n",
            "    output_vector <= invert_every_third_bit(input_vector);\n",
            "  end process;\n",
            "end Behavioral;\n",
            "```\n",
            "\n",
            "### Key Points:\n",
            "1. **Function Description**: The function `invert_every_third_bit` is explained as one that inverts every third bit of a zero-indexed input vector. \n",
            "\n",
            "2. **Parameter Description**: The parameter `input_vector` is defined, mentioning its role and nature.\n",
            "\n",
            "3. **Return Value Description**: The function returns a bit vector where every third bit has been inverted.\n",
            "\n",
            "4. **Example Usage**: An example is given to show how the function operates on an input bit vector.\n",
            "\n",
            "5. **Edge Cases**: Important edge cases are described to clarify how the function behaves with short vectors and its logic that treats the index starting from zero with inversion at 2, 5, 8, etc.\n"
          ]
        }
      ],
      "source": [
        "\n",
        "\n",
        "messages = [\n",
        "    {\"role\": \"system\", \"content\": \"You are an expert software engineer that prefers functional programming.\"},\n",
        "    {\"role\": \"assistant\", \"content\": functional_code[0]['code']}, # Extract the code string from the list of dictionaries\n",
        "    {\"role\": \"user\", \"content\": \"Please improve this code by adding comprehensive documentation. The documentation should include function descriptions, parameter descriptions, return value descriptions, example usage, and edge cases.\"}\n",
        "]\n",
        "\n",
        "documented_code_response = generate_response(messages)\n",
        "print(documented_code_response)\n",
        "documented_code,documented_comments = extract_code_and_comments_markdown(documented_code_response)\n",
        "\n",
        "\n",
        "\n",
        "#code_blocks, comments = extract_code_and_comments_markdown(functional_code_response)"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "messages = [\n",
        "    {\"role\": \"system\", \"content\": \"You are an expert software engineer that prefers functional programming.\"},\n",
        "    {\"role\": \"assistant\", \"content\": documented_code[0]['code']}, # Extract the code string from the list of dictionaries\n",
        "    {\"role\": \"user\", \"content\": \"Please improve this code by adding comprehensive unit tests. The tests should cover baisc functionality, edge cases, error cases and various input scenarios\"}\n",
        "]\n",
        "\n",
        "unittest_code_response = generate_response(messages)\n",
        "print(unittest_code_response)\n",
        "unittest_code,unittest_comments = extract_code_and_comments_markdown(unittest_code_response)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "HHMuUXqUqbMW",
        "outputId": "cb9ff9c8-498d-4126-b81d-f420e306005f"
      },
      "execution_count": 6,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "To create comprehensive unit tests for the `invert_every_third_bit` function, we can utilize a testbench in VHDL. The testbench will verify basic functionality, handle edge cases, and test various input scenarios. VHDL doesn't have built-in exception handling for errors, but we can check for unexpected behavior by comparing outputs with expected results.\n",
            "\n",
            "Here's a detailed VHDL testbench for the `invert_every_third_bit` function:\n",
            "\n",
            "```vhdl\n",
            "library IEEE;\n",
            "use IEEE.STD_LOGIC_1164.ALL;\n",
            "\n",
            "-- Entity declaration for the testbench\n",
            "entity InvertThirdBitTestbench is\n",
            "end InvertThirdBitTestbench;\n",
            "\n",
            "architecture Behavioral of InvertThirdBitTestbench is\n",
            "\n",
            "  -- Signal declarations for input and output vectors\n",
            "  signal input_vector  : BIT_VECTOR(0 to 11);\n",
            "  signal output_vector : BIT_VECTOR(0 to 11);\n",
            "  signal expected_output : BIT_VECTOR(0 to 11);\n",
            "\n",
            "  -- Declaration of the function being tested\n",
            "  function invert_every_third_bit(input_vector: in BIT_VECTOR) return BIT_VECTOR is\n",
            "    variable output_vector: BIT_VECTOR(input_vector'range);\n",
            "  begin\n",
            "    for i in input_vector'range loop\n",
            "      if (i mod 3 = 2) then\n",
            "        output_vector(i) := not input_vector(i);\n",
            "      else\n",
            "        output_vector(i) := input_vector(i);\n",
            "      end if;\n",
            "    end loop;\n",
            "    return output_vector;\n",
            "  end invert_every_third_bit;\n",
            "\n",
            "begin\n",
            "\n",
            "  -- Process block for executing the tests\n",
            "  process\n",
            "  begin\n",
            "    -- Test 1: Basic functionality with a complete vector\n",
            "    input_vector <= \"100101110001\";\n",
            "    expected_output <= \"101110101001\";\n",
            "    wait for 10 ns;\n",
            "    \n",
            "    output_vector <= invert_every_third_bit(input_vector);\n",
            "    wait for 10 ns;\n",
            "    assert output_vector = expected_output\n",
            "      report \"Test 1 Failed: Basic functionality\"\n",
            "      severity error;\n",
            "\n",
            "    -- Test 2: Edge case - input vector with length less than 3\n",
            "    input_vector <= \"10\";\n",
            "    expected_output <= \"10\";  -- No changes expected\n",
            "    wait for 10 ns;\n",
            "    \n",
            "    output_vector <= invert_every_third_bit(input_vector);\n",
            "    wait for 10 ns;\n",
            "    assert output_vector = expected_output\n",
            "      report \"Test 2 Failed: Edge case with input length < 3\"\n",
            "      severity error;\n",
            "\n",
            "    -- Test 3: Empty input vector\n",
            "    input_vector <= \"\";  -- Empty vector\n",
            "    expected_output <= \"\";  -- Expect no changes\n",
            "    wait for 10 ns;\n",
            "    \n",
            "    output_vector <= invert_every_third_bit(input_vector);\n",
            "    wait for 10 ns;\n",
            "    assert output_vector = expected_output\n",
            "      report \"Test 3 Failed: Empty input vector\"\n",
            "      severity error;\n",
            "\n",
            "    -- Test 4: Longer input vector\n",
            "    input_vector <= \"111111111111\";\n",
            "    expected_output <= \"110110110110\";\n",
            "    wait for 10 ns;\n",
            "    \n",
            "    output_vector <= invert_every_third_bit(input_vector);\n",
            "    wait for 10 ns;\n",
            "    assert output_vector = expected_output\n",
            "      report \"Test 4 Failed: Longer input vector\"\n",
            "      severity error;\n",
            "\n",
            "    -- Test 5: Input vector of all zeros\n",
            "    input_vector <= \"000000000000\";\n",
            "    expected_output <= \"001001001001\";\n",
            "    wait for 10 ns;\n",
            "    \n",
            "    output_vector <= invert_every_third_bit(input_vector);\n",
            "    wait for 10 ns;\n",
            "    assert output_vector = expected_output\n",
            "      report \"Test 5 Failed: Input vector of all zeros\"\n",
            "      severity error;\n",
            "\n",
            "    -- Test 6: Non-standard indexing with a range shift\n",
            "    constant shifted_indices : BIT_VECTOR(2 to 13) := \"110011001100\";\n",
            "    signal shifted_output : BIT_VECTOR(2 to 13);\n",
            "    signal shifted_expected : BIT_VECTOR(2 to 13) := \"110110110100\";\n",
            "    shifted_output <= invert_every_third_bit(shifted_indices);\n",
            "    wait for 10 ns;\n",
            "    assert shifted_output = shifted_expected\n",
            "      report \"Test 6 Failed: Non-standard range\"\n",
            "      severity error;\n",
            "\n",
            "    -- Finish simulation\n",
            "    report \"All tests passed successfully.\";\n",
            "    wait;\n",
            "  end process;\n",
            "\n",
            "end Behavioral;\n",
            "```\n",
            "\n",
            "### Explanation of Test Scenarios:\n",
            "\n",
            "1. **Basic Functionality Test**: Verifies proper inversion of every third bit on a typical input vector.\n",
            "2. **Edge Case**: Ensures no modification occurs for vectors with fewer than 3 bits.\n",
            "3. **Empty Vector Test**: Checks if the function handles an empty vector properly without errors.\n",
            "4. **Longer Input Vector**: Tests that the function scales correctly with larger vectors.\n",
            "5. **All Zeros Vector**: Confirms that inversion logic correctly flips bits from 0.\n",
            "6. **Range Shift**: Verifies function behavior when working over BIT_VECTORs with non-standard index ranges. \n",
            "\n",
            "This comprehensive test set checks\n"
          ]
        }
      ]
    }
  ]
}