// Seed: 3989699155
`define pp_0 0
`define pp_1 0
`timescale 1 ps / 1ps
module module_0;
  assign id_0 = id_0;
  assign id_1 = {1{1}};
  assign id_1 = 1;
  assign id_1 = 1;
  logic id_2;
  logic id_3 = id_0 * 1;
  assign id_3 = 1 == 1 ? id_1 : 1 == id_0 ? 1 : id_3 ? 1 : 1;
  assign id_1 = !id_2;
  always @(1 or posedge 1) begin
    id_1 = 1;
  end
endmodule
