// Seed: 1547656280
module module_0 ();
  reg id_1;
  always @(1 or posedge id_1 == id_1) begin
    id_1 <= id_1;
    $display;
  end
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wire id_3
    , id_20,
    input wor id_4,
    input tri id_5,
    input supply0 id_6,
    output tri id_7,
    input wand id_8,
    output tri id_9,
    output wand id_10,
    input uwire id_11,
    input wor id_12,
    output supply0 id_13,
    input wor id_14,
    input wand id_15,
    input wor id_16,
    output supply0 id_17,
    output tri1 id_18
);
  wire id_21;
  module_0();
  wire id_22;
endmodule
