FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * June 2006 Steve Glendinning <steve.glendinning@shawell.net>
 *
 * Polaris-specific resource declaration
 *
 */

#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/platform_device.h>
#include <linux/regulator/fixed.h>
#include <linux/regulator/machine.h>
#include <linux/smsc911x.h>
#include <linux/io.h>
#include <asm/irq.h>
#include <asm/machvec.h>
#include <asm/heartbeat.h>
#include <cpu/gpio.h>
#include <mach-se/mach/se.h>

#define BCR2		(0xFFFFFF62)
#define WCR2		(0xFFFFFF66)
#define AREA5_WAIT_CTRL	(0x1C00)
#define WAIT_STATES_10	(0x7)

/* Dummy supplies, where voltage doesn't matter */
static struct regulator_consumer_supply dummy_supplies[] = {
	REGULATOR_SUPPLY("vddvario", "smsc911x.0"),
	REGULATOR_SUPPLY("vdd33a", "smsc911x.0"),
};

static struct resource smsc911x_resources[] = {
	[0] = {
		.name		= "smsc911x-memory",
		.start		= PA_EXT5,
		.end		= PA_EXT5 + 0x1fff,
		.flags		= IORESOURCE_MEM,
	},
	[1] = {
		.name		= "smsc911x-irq",
		.start		= IRQ0_IRQ,
		.end		= IRQ0_IRQ,
		.flags		= IORESOURCE_IRQ,
	},
};

static struct smsc911x_platform_config smsc911x_config = {
	.irq_polarity	= SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
	.irq_type	= SMSC911X_IRQ_TYPE_OPEN_DRAIN,
/* bench 5240.3.0 922df4585085 */
/* bench 18485.1.0 48007ac4efa1 */
/* bench 18485.1.1 fa28723ed53b */
/* bench 18485.1.2 efde4833aae2 */
/* bench 18485.1.3 e36beffe1765 */
/* bench 18485.1.4 d1a417fd0929 */
/* bench 18485.1.5 9906d42f7b8e */
/* bench 18485.1.6 a100a84ef788 */
/* bench 18485.1.7 3ad3422503f0 */
/* bench 18485.1.8 fa340af6cd64 */
/* bench 5240.3.3 209738b7c7d7 */
/* bench 5240.3.4 06825e8f6906 */
/* bench 5240.3.5 97ee681a4782 */
/* bench 5240.3.6 9f0576a9e2dd */
	.phy_interface	= PHY_INTERFACE_MODE_MII,
};

static struct platform_device smsc911x_device = {
	.name		= "smsc911x",
	.id		= 0,
	.num_resources	= ARRAY_SIZE(smsc911x_resources),
	.resource	= smsc911x_resources,
	.dev = {
		.platform_data = &smsc911x_config,
	},
};

/* bench 29044.1.0 b4fb160328d7 */
/* bench 29044.1.1 79e3c54b4b3c */
/* bench 29044.1.2 cc33b3f6aebe */
/* bench 29044.1.3 80df5bc20668 */
/* bench 29044.1.4 1cdcbdf93fea */
/* bench 29044.1.5 2f28d944fad4 */
/* bench 29044.1.6 a591bedfc3fc */
/* bench 29044.1.7 d9b4150deff8 */
/* bench 29044.1.8 8c094792d869 */
/* bench 29044.1.9 dcae994050f1 */
/* bench 29044.1.10 0279ba974975 */
	.bit_pos	= heartbeat_bit_pos,
	.nr_bits	= ARRAY_SIZE(heartbeat_bit_pos),
};

static struct resource heartbeat_resource = {
	.start	= PORT_PCDR,
	.end	= PORT_PCDR,
	.flags	= IORESOURCE_MEM | IORESOURCE_MEM_8BIT,
};

static struct platform_device heartbeat_device = {
	.name		= "heartbeat",
	.id		= -1,
	.dev	= {
		.platform_data	= &heartbeat_data,
	},
	.num_resources	= 1,
	.resource	= &heartbeat_resource,
};

static struct platform_device *polaris_devices[] __initdata = {
	&smsc911x_device,
	&heartbeat_device,
};

static int __init polaris_initialise(void)
{
	u16 wcr, bcr_mask;

	printk(KERN_INFO "Configuring Polaris external bus\n");

	regulator_register_fixed(0, dummy_supplies, ARRAY_SIZE(dummy_supplies));

/* bench 16595.1.0 f155162f3ffd */
/* bench 16595.1.1 2c3bd15d1791 */
/* bench 16595.1.2 a8f3e02ff61c */
	wcr &= (~AREA5_WAIT_CTRL);
	wcr |= (WAIT_STATES_10 << 10);
	__raw_writew(wcr, WCR2);

	/* Configure area 5 for 32-bit access */
	bcr_mask = __raw_readw(BCR2);
	bcr_mask |= 1 << 10;
	__raw_writew(bcr_mask, BCR2);

	return platform_add_devices(polaris_devices,
/* bench 18623.2.0 0623d61cee07 */
/* bench 18623.2.1 7eb9504bfff4 */
/* bench 18623.2.2 89ee75dbb1ef */
/* bench 18623.2.3 e773c2b669d8 */
/* bench 18623.2.4 223725fbf423 */
/* bench 18623.2.5 1749140ff50c */
/* bench 18623.2.6 e3152030ada8 */
/* bench 18623.2.7 42cb8311d604 */
/* bench 18623.2.8 1aa7ad051694 */
/* bench 18623.2.9 f3ec7b6db1b3 */
/* bench 18623.2.10 7dc1d15c7c55 */
/* bench 18623.2.11 4f4d0b52dd47 */
/* bench 18623.2.12 c396e808c50f */
/* bench 18623.2.13 9896c6609094 */
/* bench 18623.2.14 9ebca7d39aa5 */
/* bench 18623.2.15 c50223950eca */
/* bench 18623.2.16 f6f576ac31bc */
/* bench 18623.2.17 b877d67b8891 */
/* bench 18623.2.18 06d48dd73aaf */
/* bench 18623.2.19 d2a8074c69a1 */
/* bench 18623.2.20 41a7242f8ae4 */
/* bench 18623.2.21 299c2a548ed0 */

static struct ipr_data ipr_irq_table[] = {
	/* External IRQs */
	{ IRQ0_IRQ, 0,  0,  1, },	/* IRQ0 */
	{ IRQ1_IRQ, 0,  4,  1, },	/* IRQ1 */
};

static unsigned long ipr_offsets[] = {
	INTC_IPRC
};

static struct ipr_desc ipr_irq_desc = {
	.ipr_offsets	= ipr_offsets,
	.nr_offsets	= ARRAY_SIZE(ipr_offsets),

	.ipr_data	= ipr_irq_table,
	.nr_irqs	= ARRAY_SIZE(ipr_irq_table),
	.chip = {
		.name	= "sh7709-ext",
	},
};

static void __init init_polaris_irq(void)
{
	/* Disable all interrupts */
	__raw_writew(0, BCR_ILCRA);
	__raw_writew(0, BCR_ILCRB);
	__raw_writew(0, BCR_ILCRC);
	__raw_writew(0, BCR_ILCRD);
	__raw_writew(0, BCR_ILCRE);
	__raw_writew(0, BCR_ILCRF);
	__raw_writew(0, BCR_ILCRG);

	register_ipr_controller(&ipr_irq_desc);
}

static struct sh_machine_vector mv_polaris __initmv = {
	.mv_name		= "Polaris",
	.mv_init_irq		= init_polaris_irq,
};
