{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723626467981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723626467986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 12:07:47 2024 " "Processing started: Wed Aug 14 12:07:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723626467986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626467986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626467986 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1723626468198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/inc_16/inc_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/inc_16/inc_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_16 " "Found entity 1: inc_16" {  } { { "../../inc_16/inc_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/inc_16/inc_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626473288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626473288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/not_16/not_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/not_16/not_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_16 " "Found entity 1: not_16" {  } { { "../../not_16/not_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/not_16/not_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626473289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626473289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/and_16/and_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/and_16/and_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_16 " "Found entity 1: and_16" {  } { { "../../and_16/and_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/and_16/and_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626473290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626473290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/add_16/add_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/add_16/add_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_16 " "Found entity 1: add_16" {  } { { "../../add_16/add_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/add_16/add_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626473291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626473291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/mux2in1_16/mux2in1_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/mux2in1_16/mux2in1_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2in1_16 " "Found entity 1: mux2in1_16" {  } { { "../../mux2in1_16/mux2in1_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/mux2in1_16/mux2in1_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626473292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626473292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/or8in1/or8in1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/or8in1/or8in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 or8in1 " "Found entity 1: or8in1" {  } { { "../../or8in1/or8in1.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/or8in1/or8in1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626473293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626473293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626473294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626473294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/regs/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/regs/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../regs/register.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/regs/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626473295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626473295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626473296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626473296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or3in1 " "Found entity 1: or3in1" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626473297 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU " "Found entity 2: CPU" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626473297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "anyBitsTrue ALU.v(65) " "Verilog HDL Implicit Net warning at ALU.v(65): created implicit net for \"anyBitsTrue\"" {  } { { "../ALU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instrType CPU.v(37) " "Verilog HDL Implicit Net warning at CPU.v(37): created implicit net for \"instrType\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isAcommand CPU.v(38) " "Verilog HDL Implicit Net warning at CPU.v(38): created implicit net for \"isAcommand\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saveToRegA CPU.v(39) " "Verilog HDL Implicit Net warning at CPU.v(39): created implicit net for \"saveToRegA\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loadInAreg CPU.v(40) " "Verilog HDL Implicit Net warning at CPU.v(40): created implicit net for \"loadInAreg\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addressM CPU.v(53) " "Verilog HDL Implicit Net warning at CPU.v(53): created implicit net for \"addressM\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a CPU.v(58) " "Verilog HDL Implicit Net warning at CPU.v(58): created implicit net for \"a\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saveToRegD CPU.v(64) " "Verilog HDL Implicit Net warning at CPU.v(64): created implicit net for \"saveToRegD\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loadD CPU.v(65) " "Verilog HDL Implicit Net warning at CPU.v(65): created implicit net for \"loadD\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saveToM CPU.v(78) " "Verilog HDL Implicit Net warning at CPU.v(78): created implicit net for \"saveToM\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zr CPU.v(91) " "Verilog HDL Implicit Net warning at CPU.v(91): created implicit net for \"zr\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ng CPU.v(92) " "Verilog HDL Implicit Net warning at CPU.v(92): created implicit net for \"ng\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notZero CPU.v(99) " "Verilog HDL Implicit Net warning at CPU.v(99): created implicit net for \"notZero\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notNegative CPU.v(100) " "Verilog HDL Implicit Net warning at CPU.v(100): created implicit net for \"notNegative\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isPositive CPU.v(101) " "Verilog HDL Implicit Net warning at CPU.v(101): created implicit net for \"isPositive\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JGT CPU.v(104) " "Verilog HDL Implicit Net warning at CPU.v(104): created implicit net for \"JGT\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JEQ CPU.v(105) " "Verilog HDL Implicit Net warning at CPU.v(105): created implicit net for \"JEQ\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JLT CPU.v(106) " "Verilog HDL Implicit Net warning at CPU.v(106): created implicit net for \"JLT\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "inc_16.v(7) " "Verilog HDL Instantiation warning at inc_16.v(7): instance has no name" {  } { { "../../inc_16/inc_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/inc_16/inc_16.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.v(10) " "Verilog HDL Instantiation warning at PC.v(10): instance has no name" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.v(11) " "Verilog HDL Instantiation warning at PC.v(11): instance has no name" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.v(12) " "Verilog HDL Instantiation warning at PC.v(12): instance has no name" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.v(13) " "Verilog HDL Instantiation warning at PC.v(13): instance has no name" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.v(15) " "Verilog HDL Instantiation warning at PC.v(15): instance has no name" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723626473297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723626473317 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addressM CPU.v(53) " "Verilog HDL or VHDL warning at CPU.v(53): object \"addressM\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1723626473326 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 1 CPU.v(53) " "Verilog HDL assignment warning at CPU.v(53): truncated value with size 15 to match size of target (1)" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723626473326 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adressM CPU.v(21) " "Output port \"adressM\" at CPU.v(21) has no driver" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1723626473326 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2in1_16 mux2in1_16:instrMux " "Elaborating entity \"mux2in1_16\" for hierarchy \"mux2in1_16:instrMux\"" {  } { { "CPU.v" "instrMux" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:Aregister " "Elaborating entity \"register\" for hierarchy \"register:Aregister\"" {  } { { "CPU.v" "Aregister" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_Hack " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_Hack\"" {  } { { "CPU.v" "ALU_Hack" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_16 ALU:ALU_Hack\|not_16:notzxMux " "Elaborating entity \"not_16\" for hierarchy \"ALU:ALU_Hack\|not_16:notzxMux\"" {  } { { "../ALU.v" "notzxMux" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16 ALU:ALU_Hack\|add_16:assNxNy " "Elaborating entity \"add_16\" for hierarchy \"ALU:ALU_Hack\|add_16:assNxNy\"" {  } { { "../ALU.v" "assNxNy" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_16 ALU:ALU_Hack\|and_16:andNxNy " "Elaborating entity \"and_16\" for hierarchy \"ALU:ALU_Hack\|and_16:andNxNy\"" {  } { { "../ALU.v" "andNxNy" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or8in1 ALU:ALU_Hack\|or8in1:orHighBits " "Elaborating entity \"or8in1\" for hierarchy \"ALU:ALU_Hack\|or8in1:orHighBits\"" {  } { { "../ALU.v" "orHighBits" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or3in1 or3in1:jumpers " "Elaborating entity \"or3in1\" for hierarchy \"or3in1:jumpers\"" {  } { { "CPU.v" "jumpers" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_Hack " "Elaborating entity \"PC\" for hierarchy \"PC:PC_Hack\"" {  } { { "CPU.v" "PC_Hack" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_16 PC:PC_Hack\|inc_16:comb_3 " "Elaborating entity \"inc_16\" for hierarchy \"PC:PC_Hack\|inc_16:comb_3\"" {  } { { "../../PC/PC.v" "comb_3" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626473347 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1723626473445 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[0\] GND " "Pin \"adressM\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|adressM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[1\] GND " "Pin \"adressM\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|adressM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[2\] GND " "Pin \"adressM\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|adressM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[3\] GND " "Pin \"adressM\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|adressM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[4\] GND " "Pin \"adressM\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|adressM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[5\] GND " "Pin \"adressM\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|adressM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[6\] GND " "Pin \"adressM\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|adressM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[7\] GND " "Pin \"adressM\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|adressM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[8\] GND " "Pin \"adressM\[8\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|adressM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[9\] GND " "Pin \"adressM\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|adressM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[10\] GND " "Pin \"adressM\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|adressM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[11\] GND " "Pin \"adressM\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|adressM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[12\] GND " "Pin \"adressM\[12\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|adressM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[13\] GND " "Pin \"adressM\[13\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|adressM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[14\] GND " "Pin \"adressM\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|adressM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[2\] GND " "Pin \"pc\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|pc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[3\] GND " "Pin \"pc\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|pc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[4\] GND " "Pin \"pc\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|pc[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[5\] GND " "Pin \"pc\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|pc[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[6\] GND " "Pin \"pc\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|pc[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[7\] GND " "Pin \"pc\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|pc[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[8\] GND " "Pin \"pc\[8\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|pc[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[9\] GND " "Pin \"pc\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|pc[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[10\] GND " "Pin \"pc\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|pc[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[11\] GND " "Pin \"pc\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|pc[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[12\] GND " "Pin \"pc\[12\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|pc[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[13\] GND " "Pin \"pc\[13\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|pc[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[14\] GND " "Pin \"pc\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626473475 "|CPU|pc[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723626473475 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626473488 "|CPU|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626473488 "|CPU|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626473488 "|CPU|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[4\] " "No output dependent on input pin \"instruction\[4\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626473488 "|CPU|instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[5\] " "No output dependent on input pin \"instruction\[5\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626473488 "|CPU|instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626473488 "|CPU|instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[13\] " "No output dependent on input pin \"instruction\[13\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626473488 "|CPU|instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[14\] " "No output dependent on input pin \"instruction\[14\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626473488 "|CPU|instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626473488 "|CPU|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1723626473488 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723626473488 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723626473488 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723626473488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723626473488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723626473517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 12:07:53 2024 " "Processing ended: Wed Aug 14 12:07:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723626473517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723626473517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723626473517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626473517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1723626476521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723626476527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 12:07:56 2024 " "Processing started: Wed Aug 14 12:07:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723626476527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1723626476527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1723626476527 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1723626476597 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1723626476598 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1723626476598 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1723626476646 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EPM240T100C5 " "Selected device EPM240T100C5 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1723626476648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723626476668 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723626476668 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1723626476682 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1723626476684 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723626476737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723626476737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723626476737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723626476737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723626476737 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1723626476737 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "80 80 " "No exact pin location assignment(s) for 80 pins of 80 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1723626476745 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1723626476756 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1723626476756 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1723626476757 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1723626476757 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1723626476758 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1723626476758 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1723626476758 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1723626476758 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723626476759 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723626476759 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1723626476760 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1723626476762 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1723626476763 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1723626476766 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1723626476767 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1723626476767 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1723626476767 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1723626476767 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "80 unused 3.3V 33 47 0 " "Number of I/O pins in group: 80 (unused VREF, 3.3V VCCIO, 33 input, 47 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1723626476767 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1723626476767 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1723626476767 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 38 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723626476768 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723626476768 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1723626476768 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1723626476768 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723626476779 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1723626476781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1723626476828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723626476845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1723626476846 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1723626476868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723626476868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1723626476873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1723626476902 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1723626476902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1723626476914 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1723626476914 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1723626476914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723626476914 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1723626476919 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723626476922 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1723626476940 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1723626476963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5149 " "Peak virtual memory: 5149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723626476975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 12:07:56 2024 " "Processing ended: Wed Aug 14 12:07:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723626476975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723626476975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723626476975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1723626476975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1723626479852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723626479858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 12:07:59 2024 " "Processing started: Wed Aug 14 12:07:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723626479858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1723626479858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1723626479858 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1723626480032 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1723626480035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723626480092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 12:08:00 2024 " "Processing ended: Wed Aug 14 12:08:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723626480092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723626480092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723626480092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1723626480092 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1723626480666 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1723626483074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723626483080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 12:08:02 2024 " "Processing started: Wed Aug 14 12:08:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723626483080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483080 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1723626483157 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483252 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483276 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483319 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483338 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483338 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483338 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483338 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1723626483339 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483351 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1723626483352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483355 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483357 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483357 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483361 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723626483377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 12:08:03 2024 " "Processing ended: Wed Aug 14 12:08:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723626483377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723626483377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723626483377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483377 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus Prime Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723626483991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723626491670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723626491675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 12:08:11 2024 " "Processing started: Wed Aug 14 12:08:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723626491675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1723626491675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp CPU -c CPU --netlist_type=sgate " "Command: quartus_npp CPU -c CPU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1723626491675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4508 " "Peak virtual memory: 4508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723626491816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 12:08:11 2024 " "Processing ended: Wed Aug 14 12:08:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723626491816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723626491816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723626491816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1723626491816 ""}
