
*** Running vivado
    with args -log design_1_pmod_keypad_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pmod_keypad_0_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_pmod_keypad_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/imports/IP/bin2bcd_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/DSW/Projekty/01_02 Kalkulator z wykorzystaniem PMOD CLS oraz PMOD KYPD/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_pmod_keypad_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28889
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2091.723 ; gain = 0.000 ; free physical = 6876 ; free virtual = 13737
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_pmod_keypad_0_0' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ip/design_1_pmod_keypad_0_0/synth/design_1_pmod_keypad_0_0.vhd:66]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'pmod_keypad' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:26' bound to instance 'U0' of component 'pmod_keypad' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ip/design_1_pmod_keypad_0_0/synth/design_1_pmod_keypad_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'pmod_keypad' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:38]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:40]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:40]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/debounce.vhd:29' bound to instance 'debounce_keys' of component 'debounce' [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'pmod_keypad' (2#1) [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ipshared/8a84/PMOD_KYPD_v2/src/pmod_keypad.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'design_1_pmod_keypad_0_0' (3#1) [/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/bd/design_1/ip/design_1_pmod_keypad_0_0/synth/design_1_pmod_keypad_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.723 ; gain = 0.000 ; free physical = 6856 ; free virtual = 13718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.723 ; gain = 0.000 ; free physical = 6844 ; free virtual = 13705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2097.750 ; gain = 6.027 ; free physical = 6844 ; free virtual = 13705
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'columns_reg' in module 'pmod_keypad'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                      00000000001 |                             1111
                 iSTATE5 |                      00000000010 |                             0111
                 iSTATE2 |                      00000000100 |                             1011
                 iSTATE0 |                      00000001000 |                             1101
                 iSTATE8 |                      00000010000 |                             1110
                  iSTATE |                      00000100000 |                             0011
                 iSTATE9 |                      00001000000 |                             0101
                 iSTATE6 |                      00010000000 |                             0110
                 iSTATE4 |                      00100000000 |                             1001
                 iSTATE3 |                      01000000000 |                             1010
                 iSTATE1 |                      10000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'columns_reg' using encoding 'one-hot' in module 'pmod_keypad'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2097.750 ; gain = 6.027 ; free physical = 6766 ; free virtual = 13628
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  16 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 27    
	  11 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2097.750 ; gain = 6.027 ; free physical = 6331 ; free virtual = 13192
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2097.750 ; gain = 6.027 ; free physical = 6330 ; free virtual = 13191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2097.750 ; gain = 6.027 ; free physical = 6331 ; free virtual = 13192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2097.750 ; gain = 6.027 ; free physical = 7307 ; free virtual = 14168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2097.750 ; gain = 6.027 ; free physical = 7307 ; free virtual = 14168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2097.750 ; gain = 6.027 ; free physical = 7307 ; free virtual = 14168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2097.750 ; gain = 6.027 ; free physical = 7307 ; free virtual = 14168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2097.750 ; gain = 6.027 ; free physical = 7307 ; free virtual = 14168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2097.750 ; gain = 6.027 ; free physical = 7307 ; free virtual = 14168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    80|
|2     |LUT1   |    18|
|3     |LUT2   |    53|
|4     |LUT3   |    19|
|5     |LUT4   |    78|
|6     |LUT5   |    36|
|7     |LUT6   |    45|
|8     |FDCE   |    90|
|9     |FDPE   |     1|
|10    |FDRE   |   328|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+------------+------+
|      |Instance                             |Module      |Cells |
+------+-------------------------------------+------------+------+
|1     |top                                  |            |   748|
|2     |  U0                                 |pmod_keypad |   748|
|3     |    \row_debounce[0].debounce_keys   |debounce    |    36|
|4     |    \row_debounce[10].debounce_keys  |debounce_0  |    35|
|5     |    \row_debounce[11].debounce_keys  |debounce_1  |    35|
|6     |    \row_debounce[12].debounce_keys  |debounce_2  |    35|
|7     |    \row_debounce[13].debounce_keys  |debounce_3  |    35|
|8     |    \row_debounce[14].debounce_keys  |debounce_4  |    35|
|9     |    \row_debounce[15].debounce_keys  |debounce_5  |    35|
|10    |    \row_debounce[1].debounce_keys   |debounce_6  |    35|
|11    |    \row_debounce[2].debounce_keys   |debounce_7  |    35|
|12    |    \row_debounce[3].debounce_keys   |debounce_8  |    35|
|13    |    \row_debounce[4].debounce_keys   |debounce_9  |    35|
|14    |    \row_debounce[5].debounce_keys   |debounce_10 |    35|
|15    |    \row_debounce[6].debounce_keys   |debounce_11 |    35|
|16    |    \row_debounce[7].debounce_keys   |debounce_12 |    35|
|17    |    \row_debounce[8].debounce_keys   |debounce_13 |    35|
|18    |    \row_debounce[9].debounce_keys   |debounce_14 |    35|
+------+-------------------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2097.750 ; gain = 6.027 ; free physical = 7307 ; free virtual = 14168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2097.750 ; gain = 6.027 ; free physical = 7309 ; free virtual = 14170
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2097.758 ; gain = 6.027 ; free physical = 7309 ; free virtual = 14170
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.758 ; gain = 0.000 ; free physical = 7375 ; free virtual = 14236
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2153.777 ; gain = 0.000 ; free physical = 7302 ; free virtual = 14164
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2153.777 ; gain = 62.055 ; free physical = 7441 ; free virtual = 14303
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.runs/design_1_pmod_keypad_0_0_synth_1/design_1_pmod_keypad_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_pmod_keypad_0_0, cache-ID = 8778a4e3773a371d
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.runs/design_1_pmod_keypad_0_0_synth_1/design_1_pmod_keypad_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_pmod_keypad_0_0_utilization_synth.rpt -pb design_1_pmod_keypad_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 11:05:58 2024...
