#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec  2 19:28:52 2020
# Process ID: 1772
# Current directory: C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7916 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 834.168 ; gain = 233.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'prealpha_1' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/prealpha_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux2_13' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/mux2_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mux2_13' (1#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/mux2_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'pc_4' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/pc_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'pc_incrementer_16_14' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/pc_incrementer_16_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pc_incrementer_16_14' (2#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/pc_incrementer_16_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder16_15' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/adder16_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_27' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/full_adder_27.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_27' (3#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/full_adder_27.v:7]
WARNING: [Synth 8-3936] Found unconnected internal register 'cout_reg' and it is trimmed from '16' to '15' bits. [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/adder16_15.v:58]
INFO: [Synth 8-6155] done synthesizing module 'adder16_15' (4#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/adder16_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pc_4' (5#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/pc_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'control_unit_5' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/control_unit_5.v:16]
	Parameter ALUFN_NOOP bound to: 6'b000011 
	Parameter ALUFN_AND bound to: 6'b000010 
	Parameter ALUFN_SHL bound to: 6'b000001 
	Parameter ALUFN_ADD bound to: 6'b000000 
	Parameter ALUFN_SHRC bound to: 6'b100000 
	Parameter CONTROL_SIG bound to: 192'b000000001100000000001100000000001100000000001100000000001100000000001100000000001100001010000001110000001100011000000010001100000001001000000001000000001001000000000101000000000001000000001100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit_5' (6#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/control_unit_5.v:16]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory_unit_6' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/instruction_memory_unit_6.v:12]
	Parameter DEPTH_LOG bound to: 4'b1001 
	Parameter INSTR bound to: 4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111101111110000000000110001000010011100000100100000101000000001111110110001000010011100000100100000101000000001111110110001000010011010000000000001001111110000010010110001000010011000100100101000010000100100000010001001001010000100001000100000101111110000011110110001000010011010000000000000101100010000100110100000000000001011000100001001101110100000001100100010010111111011101000000111000110100101010001000101101000100010001011100001100110000001010000100000111001111000100111011100001111101011101000111111111110001010000000000000101111110000000100001110001111000000110110100000001001011110000000111001000000100001100100101000000100100100110000100011111000001010100100110100101010100001010010100001000000001011100100000110101000010001110010100000111000000011111111110100101000000000000010111111000110001011000100001001110000010010000010100000000111111011000100001001110000010010000010100000000111111011000100001001110000010010000010100000000111111011000100001001101000000000000110111001000001100001100100101000000100100100110000100011111000010010100100110100101010100001010010100001000000010011100100001010101000010001110100100000111000000011111111111010001000000000000010110001000101001001100100101000000100010010110000100011111000001010101001000000001010010010000000100010001000001000100110000000001110010000010100100001000111000010000011100000001111111111100110100000000000001011111100000001000011100011110000001101101000000010010111101000001110010000001000011001001010000001001000101000001000101110000010101001000101001011100100000101101000010001101110100000111000000011111111111000101000000000000010111111001100100011000100001001100010010100010001000010001000010000100101000100010000100010000010111001000000110001100100101000000100100010100000100010111000010010100100010100101110010000011010100001000110111010000011100000001111111111101100100000000000001011000100010100100110010010100000010010001010000010001011100000101010010010000000001001100000000011100100000100001000010001101110100000111000000011111111111001101000000000000010111111000000010000111000111100000011011010000000100101111100000011100100000010000110010010100000101001001101001010101000010100101000010000000010111001000001011010000100011100101000001110000000111111111101111010000000000000101111110100011010110001000010011010000000000000101100010000100110100000000000001011000100001001101000000000000010110001000010011011100100000100000110010010100000101001001101001010101000010100101000010000000100111001000001111010000100011101001000001110000000111111111110110010000000000000101100010001010010011001001010000010101001000000001010010010000000100010001000001000100110000000001110010000010000100001000111000010000011100000001001101110000000111111110111010011111100000000101001001110000010110100000000001000110010001000001011000000000010111111000000100010010011100101001101000000010100001100100010000010110000000101001110110000001010101011111011100001001001000100001000101110000010110111000010011011111111101010101110100000000010011010010011000010101100000101000100100100010000100010111000001011111111101101101110100000000010011010010011000010101100000000100100100100010000100010111000001011111111101111000010010111110000001000010111000011011100001001101111001111001010011100100101000010110101010000000101001000110000100100111000001011110011110101001001000111101110111100111101100010010001100000101111001111011100100100010110111011110011111000001001000100000010100011011111110010001001011111000010100000100000001011001011000100001101100001000110100100110000100010111000011011011111100000001110111111110100101011111000000011111100001101101101111110111010111010000000010010101011101110101100100000100110010010010001000010001011100000101000011110001000100000111000100011000011101110001000001110000010111111000000001010000011100000001110000000000100101000111011100 
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory_unit_6' (7#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/instruction_memory_unit_6.v:12]
INFO: [Synth 8-6157] synthesizing module 'regfile_7' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_base_16' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/regfile_base_16.v:4]
	Parameter SIZE bound to: 16 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regfile_base_16' (8#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/regfile_base_16.v:4]
INFO: [Synth 8-6155] done synthesizing module 'regfile_7' (9#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'data_memory_8' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/data_memory_8.v:5]
	Parameter SIZE bound to: 16 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter JOYSTICK_ADDR bound to: 0 - type: integer 
	Parameter BUTTON_ADDR bound to: 29 - type: integer 
	Parameter PLAYER0_START bound to: 1 - type: integer 
	Parameter PLAYER1_START bound to: 19 - type: integer 
	Parameter SELECTED_START bound to: 10 - type: integer 
	Parameter TURN_ADDR bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_memory_8' (10#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/data_memory_8.v:5]
INFO: [Synth 8-6157] synthesizing module 'alu_9' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/alu_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux4_19' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/mux4_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mux4_19' (11#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/mux4_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter16_17' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/shifter16_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter16_17' (12#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/shifter16_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'and16_18' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/and16_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'and16_18' (13#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/and16_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_9' (14#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/alu_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'joystick_regulator_10' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/joystick_regulator_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'input_regulator_20' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/input_regulator_20.v:16]
	Parameter INPUT_WIDTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 5'b10000 
	Parameter PIPELINE_CYCLE_COUNT bound to: 3'b101 
	Parameter CONDITIONING_CYCLE_COUNT bound to: 7'b1100100 
	Parameter INPUT_REFRESH_CYCLE_COUNT bound to: 26'b10111110101111000010000000 
	Parameter INPUT_REFRESH_CYCLE_COUNT_OFFSET bound to: 27'b010111110101111000001111111 
INFO: [Synth 8-6157] synthesizing module 'half_adder_29' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/half_adder_29.v:7]
INFO: [Synth 8-6155] done synthesizing module 'half_adder_29' (15#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/half_adder_29.v:7]
INFO: [Synth 8-6157] synthesizing module 'input_conditioner_28' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/input_conditioner_28.v:14]
	Parameter PIPELINE_CYCLE_COUNT bound to: 3'b101 
	Parameter CONDITIONING_CYCLE_COUNT bound to: 7'b1100100 
	Parameter DEBOUNCING_CYCLE_COUNT bound to: 8'b01011111 
	Parameter WIDTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'input_pipeline_31' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/input_pipeline_31.v:11]
	Parameter DELAY_CYCLE_COUNT bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'input_pipeline_31' (16#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/input_pipeline_31.v:11]
INFO: [Synth 8-6155] done synthesizing module 'input_conditioner_28' (17#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/input_conditioner_28.v:14]
INFO: [Synth 8-6155] done synthesizing module 'input_regulator_20' (18#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/input_regulator_20.v:16]
INFO: [Synth 8-6157] synthesizing module 'joystick_mapper_21' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/joystick_mapper_21.v:11]
	Parameter MAP bound to: 256'b0000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000001001000000000000111000000000000000000000000000001011000000000000000000000000000000000000000000000101000000000000011000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'joystick_mapper_21' (19#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/joystick_mapper_21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'joystick_regulator_10' (20#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/joystick_regulator_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_regulator_11' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/button_regulator_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'input_regulator_22' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/input_regulator_22.v:16]
	Parameter INPUT_WIDTH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 5'b10000 
	Parameter PIPELINE_CYCLE_COUNT bound to: 3'b101 
	Parameter CONDITIONING_CYCLE_COUNT bound to: 7'b1100100 
	Parameter INPUT_REFRESH_CYCLE_COUNT bound to: 26'b10111110101111000010000000 
	Parameter INPUT_REFRESH_CYCLE_COUNT_OFFSET bound to: 27'b010111110101111000001111111 
INFO: [Synth 8-6157] synthesizing module 'input_conditioner_30' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/input_conditioner_30.v:14]
	Parameter PIPELINE_CYCLE_COUNT bound to: 3'b101 
	Parameter CONDITIONING_CYCLE_COUNT bound to: 7'b1100100 
	Parameter DEBOUNCING_CYCLE_COUNT bound to: 8'b01011111 
	Parameter WIDTH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'input_conditioner_30' (21#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/input_conditioner_30.v:14]
INFO: [Synth 8-6155] done synthesizing module 'input_regulator_22' (22#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/input_regulator_22.v:16]
INFO: [Synth 8-6157] synthesizing module 'buffer_23' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/buffer_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'buffer_23' (23#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/buffer_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'button_regulator_11' (24#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/button_regulator_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'input_printer_12' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/input_printer_12.v:13]
	Parameter GRID_SIZE bound to: 4'b1001 
	Parameter SPEED bound to: 3'b101 
	Parameter BLINK_SPEED bound to: 5'b11011 
INFO: [Synth 8-6157] synthesizing module 'counter_24' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/counter_24.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 3'b101 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 6'b011111 
INFO: [Synth 8-6155] done synthesizing module 'counter_24' (25#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/counter_24.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_25' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/counter_25.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11011 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 28'b0111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_25' (26#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/counter_25.v:14]
INFO: [Synth 8-6157] synthesizing module 'grid_selector_26' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/grid_selector_26.v:7]
INFO: [Synth 8-6155] done synthesizing module 'grid_selector_26' (27#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/grid_selector_26.v:7]
INFO: [Synth 8-6155] done synthesizing module 'input_printer_12' (28#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/input_printer_12.v:13]
INFO: [Synth 8-6155] done synthesizing module 'prealpha_1' (29#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/prealpha_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_2' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/uart_tx_2.v:12]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter BAUD bound to: 20'b11110100001001000000 
	Parameter CLK_PER_BIT bound to: 29'b00000000000000000000001100100 
	Parameter CTR_SIZE bound to: 3'b111 
	Parameter IDLE_state bound to: 2'b00 
	Parameter START_BIT_state bound to: 2'b01 
	Parameter DATA_state bound to: 2'b10 
	Parameter STOP_BIT_state bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/uart_tx_2.v:54]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_2' (30#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/uart_tx_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_3' [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_3' (31#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (32#1) [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port alufn[4]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port alufn[3]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port alufn[2]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port alufn[1]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port alufn[0]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port b[15]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port b[14]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port b[13]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port b[12]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port b[11]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port b[10]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port b[9]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port b[8]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port b[7]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port b[6]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port b[5]
WARNING: [Synth 8-3331] design shifter16_17 has unconnected port b[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port usb_rx
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 908.594 ; gain = 307.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 908.594 ; gain = 307.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 908.594 ; gain = 307.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 908.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1020.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1020.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.129 ; gain = 419.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.129 ; gain = 419.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1020.129 ; gain = 419.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'uart_tx_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
         START_BIT_state |                               01 |                               01
              DATA_state |                               10 |                               10
          STOP_BIT_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'uart_tx_2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1020.129 ; gain = 419.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 2     
	   2 Input     16 Bit         XORs := 2     
	   2 Input     15 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 68    
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 67    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 69    
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc_incrementer_16_14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
Module full_adder_27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module pc_4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module data_memory_8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 64    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module input_pipeline_31 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module half_adder_29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module input_conditioner_28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module input_regulator_20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module input_conditioner_30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module input_regulator_22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module counter_24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module input_printer_12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module uart_tx_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
Module reset_conditioner_3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[143]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[142]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[141]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[140]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[139]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[138]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[137]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[127]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[126]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[125]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[124]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[123]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[122]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[121]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[111]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[110]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[109]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[108]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[107]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[106]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[105]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[95]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[94]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[93]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[92]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[91]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[90]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[89]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[79]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[78]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[77]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[76]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[75]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[74]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[73]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[63]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[62]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[61]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[60]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[59]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[58]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[57]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[47]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[46]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[45]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[44]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[43]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[42]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[41]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[31]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[30]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[29]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[28]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[27]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[26]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[25]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[15]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[14]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[13]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[12]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[11]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[10]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player0_occupancy[9]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[143]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[142]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[141]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[140]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[139]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[138]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[137]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[127]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[126]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[125]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[124]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[123]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[122]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[121]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[111]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[110]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[109]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[108]
WARNING: [Synth 8-3331] design input_printer_12 has unconnected port player1_occupancy[107]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[4]' (FD) to 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[5]' (FD) to 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[6]' (FD) to 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[7]' (FD) to 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[8]' (FD) to 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[9]' (FD) to 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[10]' (FD) to 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[11]' (FD) to 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[12]' (FD) to 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[13]' (FD) to 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[14]' (FD) to 'prealpha/joystick_regulator/regulator/M_input_tracker_q_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (prealpha/joystick_regulator/\regulator/M_input_tracker_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx/M_blockFlag_q_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1020.129 ; gain = 419.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------+------------------+-----------+----------------------+-------------+
|Module Name      | RTL Object       | Inference | Size (Depth x Width) | Primitives  | 
+-----------------+------------------+-----------+----------------------+-------------+
|prealpha/regfile | base_reg/mem_reg | Implied   | 8 x 16               | RAM32M x 6	 | 
+-----------------+------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1020.129 ; gain = 419.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1048.918 ; gain = 447.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-----------------+------------------+-----------+----------------------+-------------+
|Module Name      | RTL Object       | Inference | Size (Depth x Width) | Primitives  | 
+-----------------+------------------+-----------+----------------------+-------------+
|prealpha/regfile | base_reg/mem_reg | Implied   | 8 x 16               | RAM32M x 6	 | 
+-----------------+------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1052.621 ; gain = 451.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1058.078 ; gain = 456.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1058.078 ; gain = 456.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1058.078 ; gain = 456.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1058.078 ; gain = 456.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1058.078 ; gain = 456.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1058.078 ; gain = 456.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|au_top_0    | prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[4] | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|au_top_0    | prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[4]   | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     9|
|4     |LUT2   |    45|
|5     |LUT3   |    60|
|6     |LUT4   |    84|
|7     |LUT5   |   128|
|8     |LUT6   |   601|
|9     |MUXF7  |   187|
|10    |MUXF8  |    24|
|11    |RAM32M |     6|
|12    |SRL16E |     5|
|13    |FDRE   |  1169|
|14    |FDSE   |     4|
|15    |IBUF   |     7|
|16    |OBUF   |    38|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------+------+
|      |Instance                               |Module                    |Cells |
+------+---------------------------------------+--------------------------+------+
|1     |top                                    |                          |  2375|
|2     |  prealpha                             |prealpha_1                |  2285|
|3     |    \bsel_mux_gen_0[0].bsel_mux        |mux2_13                   |     1|
|4     |    \bsel_mux_gen_0[1].bsel_mux        |mux2_13_5                 |     1|
|5     |    \bsel_mux_gen_0[2].bsel_mux        |mux2_13_6                 |     1|
|6     |    \bsel_mux_gen_0[3].bsel_mux        |mux2_13_7                 |     1|
|7     |    \bsel_mux_gen_0[4].bsel_mux        |mux2_13_8                 |     1|
|8     |    \wdsel_mux_gen_0[0].wdsel_mux      |mux2_13_14                |     1|
|9     |    \wdsel_mux_gen_0[10].wdsel_mux     |mux2_13_15                |     1|
|10    |    \wdsel_mux_gen_0[11].wdsel_mux     |mux2_13_16                |     1|
|11    |    \wdsel_mux_gen_0[12].wdsel_mux     |mux2_13_17                |     1|
|12    |    \wdsel_mux_gen_0[13].wdsel_mux     |mux2_13_18                |     1|
|13    |    \wdsel_mux_gen_0[14].wdsel_mux     |mux2_13_19                |     1|
|14    |    \wdsel_mux_gen_0[15].wdsel_mux     |mux2_13_20                |     1|
|15    |    \wdsel_mux_gen_0[1].wdsel_mux      |mux2_13_21                |     1|
|16    |    \wdsel_mux_gen_0[2].wdsel_mux      |mux2_13_22                |     1|
|17    |    \wdsel_mux_gen_0[3].wdsel_mux      |mux2_13_23                |     1|
|18    |    \wdsel_mux_gen_0[4].wdsel_mux      |mux2_13_24                |     1|
|19    |    \wdsel_mux_gen_0[5].wdsel_mux      |mux2_13_25                |     1|
|20    |    \wdsel_mux_gen_0[6].wdsel_mux      |mux2_13_26                |     1|
|21    |    \wdsel_mux_gen_0[7].wdsel_mux      |mux2_13_27                |     1|
|22    |    \wdsel_mux_gen_0[8].wdsel_mux      |mux2_13_28                |     1|
|23    |    \wdsel_mux_gen_0[9].wdsel_mux      |mux2_13_29                |     1|
|24    |    \bsel_mux_gen_0[10].bsel_mux       |mux2_13_0                 |     1|
|25    |    \bsel_mux_gen_0[11].bsel_mux       |mux2_13_1                 |     1|
|26    |    \bsel_mux_gen_0[12].bsel_mux       |mux2_13_2                 |     1|
|27    |    \bsel_mux_gen_0[13].bsel_mux       |mux2_13_3                 |     1|
|28    |    \bsel_mux_gen_0[14].bsel_mux       |mux2_13_4                 |     1|
|29    |    \bsel_mux_gen_0[5].bsel_mux        |mux2_13_9                 |     1|
|30    |    \bsel_mux_gen_0[6].bsel_mux        |mux2_13_10                |     1|
|31    |    \bsel_mux_gen_0[7].bsel_mux        |mux2_13_11                |     1|
|32    |    \bsel_mux_gen_0[8].bsel_mux        |mux2_13_12                |     1|
|33    |    \bsel_mux_gen_0[9].bsel_mux        |mux2_13_13                |     1|
|34    |    button_regulator                   |button_regulator_11       |   116|
|35    |      regulator                        |input_regulator_22        |   116|
|36    |        conditioner                    |input_conditioner_30      |    59|
|37    |          \pipeline_gen_0[0].pipeline  |input_pipeline_31_33      |     6|
|38    |    data_memory                        |data_memory_8             |  1533|
|39    |    input_printer                      |input_printer_12          |    95|
|40    |      blink_slowclock                  |counter_25                |    63|
|41    |      slowclock                        |counter_24                |    12|
|42    |    instr_mem_unit                     |instruction_memory_unit_6 |   112|
|43    |    joystick_regulator                 |joystick_regulator_10     |   138|
|44    |      regulator                        |input_regulator_20        |   138|
|45    |        conditioner                    |input_conditioner_28      |    70|
|46    |          \pipeline_gen_0[0].pipeline  |input_pipeline_31         |     3|
|47    |          \pipeline_gen_0[1].pipeline  |input_pipeline_31_30      |     2|
|48    |          \pipeline_gen_0[2].pipeline  |input_pipeline_31_31      |     2|
|49    |          \pipeline_gen_0[3].pipeline  |input_pipeline_31_32      |     7|
|50    |    pc                                 |pc_4                      |   213|
|51    |    regfile                            |regfile_7                 |    47|
|52    |      base_reg                         |regfile_base_16           |    47|
|53    |  reset_cond                           |reset_conditioner_3       |     6|
|54    |  tx                                   |uart_tx_2                 |    38|
+------+---------------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1058.078 ; gain = 456.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 194 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 1058.078 ; gain = 345.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1058.078 ; gain = 456.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1058.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1058.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 1058.078 ; gain = 753.199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1058.078 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado/HoneyCombs/HoneyCombs.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 19:30:04 2020...
