// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.1
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module CvtColor_0_16_16_1080_1920_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg    ap_done_reg = 1'b0;
reg   [1:0] ap_CS_fsm = 2'b00;
reg   [11:0] j_reg_146;
reg    ap_sig_bdd_56;
wire   [11:0] i_1_fu_163_p2;
reg   [11:0] i_1_reg_293;
wire   [0:0] exitcond3_fu_169_p2;
reg   [0:0] exitcond3_reg_298;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_sig_bdd_80;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond3_reg_298_pp0_it2;
reg    ap_sig_bdd_96;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond3_reg_298_pp0_it1;
wire   [11:0] j_1_fu_174_p2;
wire   [25:0] r_V_fu_184_p2;
reg   [25:0] r_V_reg_307;
wire   [28:0] b_V_fu_194_p2;
reg   [28:0] b_V_reg_312;
wire   [27:0] g_V_fu_204_p2;
reg   [27:0] g_V_reg_317;
reg   [7:0] tmp_7_reg_322;
reg   [0:0] qbit_reg_327;
wire   [0:0] exitcond4_fu_158_p2;
reg   [11:0] i_reg_135;
wire   [7:0] p_d_val_0_fu_269_p3;
wire   [7:0] r_V_fu_184_p0;
wire   [7:0] b_V_fu_194_p0;
wire   [7:0] g_V_fu_204_p0;
wire   [27:0] lhs_V1_i_cast_fu_210_p1;
wire   [27:0] r_V_1_fu_213_p2;
wire   [28:0] lhs_V_1_i_cast_fu_218_p1;
wire   [28:0] r_V_2_fu_222_p2;
wire   [8:0] p_Val2_8_i_cast_fu_245_p1;
wire   [8:0] tmp_7_i_cast_fu_248_p1;
wire   [8:0] p_Val2_s_fu_251_p2;
wire   [0:0] tmp_11_fu_257_p3;
wire   [7:0] tmp_12_fu_265_p1;
reg   [1:0] ap_NS_fsm;
wire   [28:0] b_V_fu_194_p00;
wire   [27:0] g_V_fu_204_p00;
wire   [25:0] r_V_fu_184_p00;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_2 = 2'b10;
parameter    ap_ST_st7_fsm_3 = 2'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv26_3A5E3 = 26'b111010010111100011;
parameter    ap_const_lv29_12C8B4 = 29'b100101100100010110100;
parameter    ap_const_lv28_99168 = 28'b10011001000101101000;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond4_fu_158_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(exitcond3_fu_169_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_158_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (exitcond3_fu_169_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_158_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(exitcond3_fu_169_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_158_p2))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_158_p2))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_reg_ppstg_exitcond3_reg_298_pp0_it1 <= exitcond3_reg_298;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_reg_ppstg_exitcond3_reg_298_pp0_it2 <= ap_reg_ppstg_exitcond3_reg_298_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond3_reg_298 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        b_V_reg_312[2] <= b_V_fu_194_p2[2];
        b_V_reg_312[3] <= b_V_fu_194_p2[3];
        b_V_reg_312[4] <= b_V_fu_194_p2[4];
        b_V_reg_312[5] <= b_V_fu_194_p2[5];
        b_V_reg_312[6] <= b_V_fu_194_p2[6];
        b_V_reg_312[7] <= b_V_fu_194_p2[7];
        b_V_reg_312[8] <= b_V_fu_194_p2[8];
        b_V_reg_312[9] <= b_V_fu_194_p2[9];
        b_V_reg_312[10] <= b_V_fu_194_p2[10];
        b_V_reg_312[11] <= b_V_fu_194_p2[11];
        b_V_reg_312[12] <= b_V_fu_194_p2[12];
        b_V_reg_312[13] <= b_V_fu_194_p2[13];
        b_V_reg_312[14] <= b_V_fu_194_p2[14];
        b_V_reg_312[15] <= b_V_fu_194_p2[15];
        b_V_reg_312[16] <= b_V_fu_194_p2[16];
        b_V_reg_312[17] <= b_V_fu_194_p2[17];
        b_V_reg_312[18] <= b_V_fu_194_p2[18];
        b_V_reg_312[19] <= b_V_fu_194_p2[19];
        b_V_reg_312[20] <= b_V_fu_194_p2[20];
        b_V_reg_312[21] <= b_V_fu_194_p2[21];
        b_V_reg_312[22] <= b_V_fu_194_p2[22];
        b_V_reg_312[23] <= b_V_fu_194_p2[23];
        b_V_reg_312[24] <= b_V_fu_194_p2[24];
        b_V_reg_312[25] <= b_V_fu_194_p2[25];
        b_V_reg_312[26] <= b_V_fu_194_p2[26];
        b_V_reg_312[27] <= b_V_fu_194_p2[27];
        b_V_reg_312[28] <= b_V_fu_194_p2[28];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        exitcond3_reg_298 <= exitcond3_fu_169_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond3_reg_298 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        g_V_reg_317[3] <= g_V_fu_204_p2[3];
        g_V_reg_317[4] <= g_V_fu_204_p2[4];
        g_V_reg_317[5] <= g_V_fu_204_p2[5];
        g_V_reg_317[6] <= g_V_fu_204_p2[6];
        g_V_reg_317[7] <= g_V_fu_204_p2[7];
        g_V_reg_317[8] <= g_V_fu_204_p2[8];
        g_V_reg_317[9] <= g_V_fu_204_p2[9];
        g_V_reg_317[10] <= g_V_fu_204_p2[10];
        g_V_reg_317[11] <= g_V_fu_204_p2[11];
        g_V_reg_317[12] <= g_V_fu_204_p2[12];
        g_V_reg_317[13] <= g_V_fu_204_p2[13];
        g_V_reg_317[14] <= g_V_fu_204_p2[14];
        g_V_reg_317[15] <= g_V_fu_204_p2[15];
        g_V_reg_317[16] <= g_V_fu_204_p2[16];
        g_V_reg_317[17] <= g_V_fu_204_p2[17];
        g_V_reg_317[18] <= g_V_fu_204_p2[18];
        g_V_reg_317[19] <= g_V_fu_204_p2[19];
        g_V_reg_317[20] <= g_V_fu_204_p2[20];
        g_V_reg_317[21] <= g_V_fu_204_p2[21];
        g_V_reg_317[22] <= g_V_fu_204_p2[22];
        g_V_reg_317[23] <= g_V_fu_204_p2[23];
        g_V_reg_317[24] <= g_V_fu_204_p2[24];
        g_V_reg_317[25] <= g_V_fu_204_p2[25];
        g_V_reg_317[26] <= g_V_fu_204_p2[26];
        g_V_reg_317[27] <= g_V_fu_204_p2[27];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_1_reg_293 <= i_1_fu_163_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_3 == ap_CS_fsm)) begin
        i_reg_135 <= i_1_reg_293;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_56)) begin
        i_reg_135 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (exitcond3_fu_169_p2 == ap_const_lv1_0))) begin
        j_reg_146 <= j_1_fu_174_p2;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_158_p2))) begin
        j_reg_146 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_298_pp0_it1))) begin
        qbit_reg_327 <= r_V_2_fu_222_p2[ap_const_lv32_14];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond3_reg_298 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        r_V_reg_307 <= r_V_fu_184_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_298_pp0_it1))) begin
        tmp_7_reg_322 <= {{r_V_2_fu_222_p2[ap_const_lv32_1C : ap_const_lv32_15]}};
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_CS_fsm or exitcond4_fu_158_p2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond4_fu_158_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or exitcond4_fu_158_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond4_fu_158_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_80 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond3_reg_298_pp0_it2 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_298_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_80 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond3_reg_298_pp0_it2 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_298_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_80 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond3_reg_298_pp0_it2 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_298_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or exitcond3_reg_298 or ap_sig_bdd_80 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond3_reg_298 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or exitcond3_reg_298 or ap_sig_bdd_80 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond3_reg_298 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (ap_CS_fsm or exitcond3_reg_298 or ap_sig_bdd_80 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond3_reg_298 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_56 or exitcond3_fu_169_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_80 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_96 or ap_reg_ppiten_pp0_it3 or exitcond4_fu_158_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~ap_sig_bdd_56) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~(ap_const_lv1_0 == exitcond4_fu_158_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_pp0_stg0_fsm_2 : 
            if ((~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(exitcond3_fu_169_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_80 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(exitcond3_fu_169_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st7_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_st7_fsm_3 : 
            ap_NS_fsm = ap_ST_st2_fsm_1;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_56 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_56 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_80 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or exitcond3_reg_298)
begin
    ap_sig_bdd_80 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & (exitcond3_reg_298 == ap_const_lv1_0)) | ((exitcond3_reg_298 == ap_const_lv1_0) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0)) | ((exitcond3_reg_298 == ap_const_lv1_0) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0)));
end

/// ap_sig_bdd_96 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_exitcond3_reg_298_pp0_it2)
begin
    ap_sig_bdd_96 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_298_pp0_it2)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_298_pp0_it2) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_298_pp0_it2) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end
assign b_V_fu_194_p0 = b_V_fu_194_p00;
assign b_V_fu_194_p00 = $unsigned(p_src_data_stream_1_V_dout);
assign b_V_fu_194_p2 = ($signed({{1'b0}, {b_V_fu_194_p0}}) * $signed('h12C8B4));
assign exitcond3_fu_169_p2 = (j_reg_146 == p_src_cols_V_read? 1'b1: 1'b0);
assign exitcond4_fu_158_p2 = (i_reg_135 == p_src_rows_V_read? 1'b1: 1'b0);
assign g_V_fu_204_p0 = g_V_fu_204_p00;
assign g_V_fu_204_p00 = $unsigned(p_src_data_stream_0_V_dout);
assign g_V_fu_204_p2 = ($signed({{1'b0}, {g_V_fu_204_p0}}) * $signed('h99168));
assign i_1_fu_163_p2 = (i_reg_135 + ap_const_lv12_1);
assign j_1_fu_174_p2 = (j_reg_146 + ap_const_lv12_1);
assign lhs_V1_i_cast_fu_210_p1 = $unsigned(r_V_reg_307);
assign lhs_V_1_i_cast_fu_218_p1 = $unsigned(r_V_1_fu_213_p2);
assign p_Val2_8_i_cast_fu_245_p1 = $unsigned(tmp_7_reg_322);
assign p_Val2_s_fu_251_p2 = (p_Val2_8_i_cast_fu_245_p1 + tmp_7_i_cast_fu_248_p1);
assign p_d_val_0_fu_269_p3 = ((tmp_11_fu_257_p3)? ap_const_lv8_FF: tmp_12_fu_265_p1);
assign p_dst_data_stream_0_V_din = p_d_val_0_fu_269_p3;
assign p_dst_data_stream_1_V_din = p_d_val_0_fu_269_p3;
assign p_dst_data_stream_2_V_din = p_d_val_0_fu_269_p3;
assign r_V_1_fu_213_p2 = (g_V_reg_317 + lhs_V1_i_cast_fu_210_p1);
assign r_V_2_fu_222_p2 = (b_V_reg_312 + lhs_V_1_i_cast_fu_218_p1);
assign r_V_fu_184_p0 = r_V_fu_184_p00;
assign r_V_fu_184_p00 = $unsigned(p_src_data_stream_2_V_dout);
assign r_V_fu_184_p2 = ($signed({{1'b0}, {r_V_fu_184_p0}}) * $signed('h3A5E3));
assign tmp_11_fu_257_p3 = p_Val2_s_fu_251_p2[ap_const_lv32_8];
assign tmp_12_fu_265_p1 = p_Val2_s_fu_251_p2[7:0];
assign tmp_7_i_cast_fu_248_p1 = $unsigned(qbit_reg_327);
always @ (posedge ap_clk)
begin
    b_V_reg_312[1:0] <= 2'b00;
    g_V_reg_317[2:0] <= 3'b000;
end



endmodule //CvtColor_0_16_16_1080_1920_s

