
*** Running vivado
    with args -log UART2PWM_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART2PWM_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source UART2PWM_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top UART2PWM_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34056
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2628.188 ; gain = 143.617 ; free physical = 15990 ; free virtual = 24788
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART2PWM_wrapper' [/home/therk/emb_sys_vivado/blocks/UART2PWM/hdl/UART2PWM_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'UART2PWM' [/home/therk/emb_sys_vivado/blocks/UART2PWM/synth/UART2PWM.v:48]
INFO: [Synth 8-6157] synthesizing module 'UART2PWM_LUT_0_0' [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-33951-hephaestus/realtime/UART2PWM_LUT_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART2PWM_LUT_0_0' (1#1) [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-33951-hephaestus/realtime/UART2PWM_LUT_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PWM_imp_19ZJ9CV' [/home/therk/emb_sys_vivado/blocks/UART2PWM/synth/UART2PWM.v:12]
INFO: [Synth 8-6157] synthesizing module 'UART2PWM_comparator_0_0' [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-33951-hephaestus/realtime/UART2PWM_comparator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART2PWM_comparator_0_0' (2#1) [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-33951-hephaestus/realtime/UART2PWM_comparator_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'UART2PWM_counter_0_0' [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-33951-hephaestus/realtime/UART2PWM_counter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART2PWM_counter_0_0' (3#1) [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-33951-hephaestus/realtime/UART2PWM_counter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PWM_imp_19ZJ9CV' (4#1) [/home/therk/emb_sys_vivado/blocks/UART2PWM/synth/UART2PWM.v:12]
INFO: [Synth 8-6157] synthesizing module 'UART_imp_NN1KY' [/home/therk/emb_sys_vivado/blocks/UART2PWM/synth/UART2PWM.v:89]
INFO: [Synth 8-6157] synthesizing module 'UART2PWM_clk_divider_0_0' [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-33951-hephaestus/realtime/UART2PWM_clk_divider_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART2PWM_clk_divider_0_0' (5#1) [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-33951-hephaestus/realtime/UART2PWM_clk_divider_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'UART2PWM_rx_mod_0_0' [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-33951-hephaestus/realtime/UART2PWM_rx_mod_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART2PWM_rx_mod_0_0' (6#1) [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-33951-hephaestus/realtime/UART2PWM_rx_mod_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'intr' of module 'UART2PWM_rx_mod_0_0' is unconnected for instance 'rx_mod_0' [/home/therk/emb_sys_vivado/blocks/UART2PWM/synth/UART2PWM.v:114]
WARNING: [Synth 8-7023] instance 'rx_mod_0' of module 'UART2PWM_rx_mod_0_0' has 5 connections declared, but only 4 given [/home/therk/emb_sys_vivado/blocks/UART2PWM/synth/UART2PWM.v:114]
INFO: [Synth 8-6157] synthesizing module 'UART2PWM_xl_slice_0_0' [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-33951-hephaestus/realtime/UART2PWM_xl_slice_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART2PWM_xl_slice_0_0' (7#1) [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/.Xil/Vivado-33951-hephaestus/realtime/UART2PWM_xl_slice_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_imp_NN1KY' (8#1) [/home/therk/emb_sys_vivado/blocks/UART2PWM/synth/UART2PWM.v:89]
INFO: [Synth 8-6155] done synthesizing module 'UART2PWM' (9#1) [/home/therk/emb_sys_vivado/blocks/UART2PWM/synth/UART2PWM.v:48]
INFO: [Synth 8-6155] done synthesizing module 'UART2PWM_wrapper' (10#1) [/home/therk/emb_sys_vivado/blocks/UART2PWM/hdl/UART2PWM_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2669.125 ; gain = 184.555 ; free physical = 15964 ; free virtual = 24761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2686.938 ; gain = 202.367 ; free physical = 16619 ; free virtual = 25423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2686.938 ; gain = 202.367 ; free physical = 16619 ; free virtual = 25423
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.938 ; gain = 0.000 ; free physical = 16614 ; free virtual = 25418
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_LUT_0_0/UART2PWM_LUT_0_0/UART2PWM_LUT_0_0_in_context.xdc] for cell 'UART2PWM_i/LUT_0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_LUT_0_0/UART2PWM_LUT_0_0/UART2PWM_LUT_0_0_in_context.xdc] for cell 'UART2PWM_i/LUT_0'
Parsing XDC File [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_xl_slice_0_0/UART2PWM_xl_slice_0_0/UART2PWM_xl_slice_0_0_in_context.xdc] for cell 'UART2PWM_i/UART/xl_slice_0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_xl_slice_0_0/UART2PWM_xl_slice_0_0/UART2PWM_xl_slice_0_0_in_context.xdc] for cell 'UART2PWM_i/UART/xl_slice_0'
Parsing XDC File [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_clk_divider_0_0/UART2PWM_clk_divider_0_0/UART2PWM_clk_divider_0_0_in_context.xdc] for cell 'UART2PWM_i/UART/clk_divider_0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_clk_divider_0_0/UART2PWM_clk_divider_0_0/UART2PWM_clk_divider_0_0_in_context.xdc] for cell 'UART2PWM_i/UART/clk_divider_0'
Parsing XDC File [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_rx_mod_0_0/UART2PWM_rx_mod_0_0/UART2PWM_rx_mod_0_0_in_context.xdc] for cell 'UART2PWM_i/UART/rx_mod_0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_rx_mod_0_0/UART2PWM_rx_mod_0_0/UART2PWM_rx_mod_0_0_in_context.xdc] for cell 'UART2PWM_i/UART/rx_mod_0'
Parsing XDC File [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_comparator_0_0/UART2PWM_comparator_0_0/UART2PWM_comparator_0_0_in_context.xdc] for cell 'UART2PWM_i/PWM/comparator_0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_comparator_0_0/UART2PWM_comparator_0_0/UART2PWM_comparator_0_0_in_context.xdc] for cell 'UART2PWM_i/PWM/comparator_0'
Parsing XDC File [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_counter_0_0/UART2PWM_counter_0_0/UART2PWM_counter_0_0_in_context.xdc] for cell 'UART2PWM_i/PWM/counter_0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_counter_0_0/UART2PWM_counter_0_0/UART2PWM_counter_0_0_in_context.xdc] for cell 'UART2PWM_i/PWM/counter_0'
Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.srcs/constrs_1/imports/constraints/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.srcs/constrs_1/imports/constraints/PYNQ-Z2 v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/therk/emb_sys_vivado/project_2/project_2.srcs/constrs_1/imports/constraints/PYNQ-Z2 v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART2PWM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART2PWM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.797 ; gain = 0.000 ; free physical = 16507 ; free virtual = 25328
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.797 ; gain = 0.000 ; free physical = 16507 ; free virtual = 25328
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2736.797 ; gain = 252.227 ; free physical = 16543 ; free virtual = 25338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2736.797 ; gain = 252.227 ; free physical = 16543 ; free virtual = 25338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for UART2PWM_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART2PWM_i/LUT_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART2PWM_i/UART/xl_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART2PWM_i/UART/clk_divider_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART2PWM_i/UART/rx_mod_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART2PWM_i/PWM/comparator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART2PWM_i/PWM/counter_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2736.797 ; gain = 252.227 ; free physical = 16543 ; free virtual = 25338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2736.797 ; gain = 252.227 ; free physical = 16543 ; free virtual = 25339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2736.797 ; gain = 252.227 ; free physical = 16539 ; free virtual = 25333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.797 ; gain = 252.227 ; free physical = 16202 ; free virtual = 25057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.797 ; gain = 252.227 ; free physical = 16202 ; free virtual = 25057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2752.812 ; gain = 268.242 ; free physical = 16200 ; free virtual = 25055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2758.750 ; gain = 274.180 ; free physical = 16120 ; free virtual = 24978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2758.750 ; gain = 274.180 ; free physical = 16120 ; free virtual = 24978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2758.750 ; gain = 274.180 ; free physical = 16120 ; free virtual = 24978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2758.750 ; gain = 274.180 ; free physical = 16120 ; free virtual = 24978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2758.750 ; gain = 274.180 ; free physical = 16120 ; free virtual = 24978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2758.750 ; gain = 274.180 ; free physical = 16120 ; free virtual = 24978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |UART2PWM_LUT_0_0         |         1|
|2     |UART2PWM_comparator_0_0  |         1|
|3     |UART2PWM_counter_0_0     |         1|
|4     |UART2PWM_clk_divider_0_0 |         1|
|5     |UART2PWM_rx_mod_0_0      |         1|
|6     |UART2PWM_xl_slice_0_0    |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |UART2PWM_LUT_0         |     1|
|2     |UART2PWM_clk_divider_0 |     1|
|3     |UART2PWM_comparator_0  |     1|
|4     |UART2PWM_counter_0     |     1|
|5     |UART2PWM_rx_mod_0      |     1|
|6     |UART2PWM_xl_slice_0    |     1|
|7     |IBUF                   |     4|
|8     |OBUF                   |     1|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2758.750 ; gain = 274.180 ; free physical = 16120 ; free virtual = 24978
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2758.750 ; gain = 224.320 ; free physical = 16179 ; free virtual = 25037
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2758.758 ; gain = 274.180 ; free physical = 16179 ; free virtual = 25037
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.758 ; gain = 0.000 ; free physical = 16261 ; free virtual = 25121
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.688 ; gain = 0.000 ; free physical = 16213 ; free virtual = 25065
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2764.688 ; gain = 280.117 ; free physical = 16347 ; free virtual = 25199
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.runs/synth_1/UART2PWM_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART2PWM_wrapper_utilization_synth.rpt -pb UART2PWM_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 08:47:53 2024...
