Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_i_128w_2k_10_r310iadc.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "i_128w_2k_10_r310iadc_cw.ngc"
Output Format                      : NGC
Target Device                      : xc2vp50-7ff1152

---- Source Options
Entity Name                        : i_128w_2k_10_r310iadc_cw
Top Module Name                    : i_128w_2k_10_r310iadc_cw
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED
Optimization Effort                : 1

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" in Library work.
Entity <adder_subtracter_virtex2p_7_0_9301e8703140ec16> compiled.
Entity <adder_subtracter_virtex2p_7_0_9301e8703140ec16> (Architecture <adder_subtracter_virtex2p_7_0_9301e8703140ec16_a>) compiled.
Entity <adder_subtracter_virtex2p_7_0_c5dcd9e7347382cf> compiled.
Entity <adder_subtracter_virtex2p_7_0_c5dcd9e7347382cf> (Architecture <adder_subtracter_virtex2p_7_0_c5dcd9e7347382cf_a>) compiled.
Entity <binary_counter_virtex2p_7_0_0260fba4aec82188> compiled.
Entity <binary_counter_virtex2p_7_0_0260fba4aec82188> (Architecture <binary_counter_virtex2p_7_0_0260fba4aec82188_a>) compiled.
Entity <binary_counter_virtex2p_7_0_045f95c1d8e99a77> compiled.
Entity <binary_counter_virtex2p_7_0_045f95c1d8e99a77> (Architecture <binary_counter_virtex2p_7_0_045f95c1d8e99a77_a>) compiled.
Entity <binary_counter_virtex2p_7_0_1fa1686255cc3bb6> compiled.
Entity <binary_counter_virtex2p_7_0_1fa1686255cc3bb6> (Architecture <binary_counter_virtex2p_7_0_1fa1686255cc3bb6_a>) compiled.
Entity <binary_counter_virtex2p_7_0_2b3d5de203345a84> compiled.
Entity <binary_counter_virtex2p_7_0_2b3d5de203345a84> (Architecture <binary_counter_virtex2p_7_0_2b3d5de203345a84_a>) compiled.
Entity <binary_counter_virtex2p_7_0_2ccd4f2322b1fa6a> compiled.
Entity <binary_counter_virtex2p_7_0_2ccd4f2322b1fa6a> (Architecture <binary_counter_virtex2p_7_0_2ccd4f2322b1fa6a_a>) compiled.
Entity <binary_counter_virtex2p_7_0_2d20805488fc03df> compiled.
Entity <binary_counter_virtex2p_7_0_2d20805488fc03df> (Architecture <binary_counter_virtex2p_7_0_2d20805488fc03df_a>) compiled.
Entity <binary_counter_virtex2p_7_0_3241d5218ebd61cd> compiled.
Entity <binary_counter_virtex2p_7_0_3241d5218ebd61cd> (Architecture <binary_counter_virtex2p_7_0_3241d5218ebd61cd_a>) compiled.
Entity <binary_counter_virtex2p_7_0_341763362dbc45a2> compiled.
Entity <binary_counter_virtex2p_7_0_341763362dbc45a2> (Architecture <binary_counter_virtex2p_7_0_341763362dbc45a2_a>) compiled.
Entity <binary_counter_virtex2p_7_0_391d8b1c1f812d67> compiled.
Entity <binary_counter_virtex2p_7_0_391d8b1c1f812d67> (Architecture <binary_counter_virtex2p_7_0_391d8b1c1f812d67_a>) compiled.
Entity <binary_counter_virtex2p_7_0_52d6d6d99674748f> compiled.
Entity <binary_counter_virtex2p_7_0_52d6d6d99674748f> (Architecture <binary_counter_virtex2p_7_0_52d6d6d99674748f_a>) compiled.
Entity <binary_counter_virtex2p_7_0_5a07f4bba2e9cb5e> compiled.
Entity <binary_counter_virtex2p_7_0_5a07f4bba2e9cb5e> (Architecture <binary_counter_virtex2p_7_0_5a07f4bba2e9cb5e_a>) compiled.
Entity <binary_counter_virtex2p_7_0_658945f0a80d459a> compiled.
Entity <binary_counter_virtex2p_7_0_658945f0a80d459a> (Architecture <binary_counter_virtex2p_7_0_658945f0a80d459a_a>) compiled.
Entity <binary_counter_virtex2p_7_0_715f1205a46a625c> compiled.
Entity <binary_counter_virtex2p_7_0_715f1205a46a625c> (Architecture <binary_counter_virtex2p_7_0_715f1205a46a625c_a>) compiled.
Entity <binary_counter_virtex2p_7_0_7211a68acc7f4ff7> compiled.
Entity <binary_counter_virtex2p_7_0_7211a68acc7f4ff7> (Architecture <binary_counter_virtex2p_7_0_7211a68acc7f4ff7_a>) compiled.
Entity <binary_counter_virtex2p_7_0_78a3dd824f4df0df> compiled.
Entity <binary_counter_virtex2p_7_0_78a3dd824f4df0df> (Architecture <binary_counter_virtex2p_7_0_78a3dd824f4df0df_a>) compiled.
Entity <binary_counter_virtex2p_7_0_7a138cef7a7cb135> compiled.
Entity <binary_counter_virtex2p_7_0_7a138cef7a7cb135> (Architecture <binary_counter_virtex2p_7_0_7a138cef7a7cb135_a>) compiled.
Entity <binary_counter_virtex2p_7_0_7c2d447100ca50c7> compiled.
Entity <binary_counter_virtex2p_7_0_7c2d447100ca50c7> (Architecture <binary_counter_virtex2p_7_0_7c2d447100ca50c7_a>) compiled.
Entity <binary_counter_virtex2p_7_0_7cce54a04f39ecd8> compiled.
Entity <binary_counter_virtex2p_7_0_7cce54a04f39ecd8> (Architecture <binary_counter_virtex2p_7_0_7cce54a04f39ecd8_a>) compiled.
Entity <binary_counter_virtex2p_7_0_804522374d9edc41> compiled.
Entity <binary_counter_virtex2p_7_0_804522374d9edc41> (Architecture <binary_counter_virtex2p_7_0_804522374d9edc41_a>) compiled.
Entity <binary_counter_virtex2p_7_0_805fe5e395e47402> compiled.
Entity <binary_counter_virtex2p_7_0_805fe5e395e47402> (Architecture <binary_counter_virtex2p_7_0_805fe5e395e47402_a>) compiled.
Entity <binary_counter_virtex2p_7_0_880f7c3a3529b3b1> compiled.
Entity <binary_counter_virtex2p_7_0_880f7c3a3529b3b1> (Architecture <binary_counter_virtex2p_7_0_880f7c3a3529b3b1_a>) compiled.
Entity <binary_counter_virtex2p_7_0_8b4ef4e135e1e3f1> compiled.
Entity <binary_counter_virtex2p_7_0_8b4ef4e135e1e3f1> (Architecture <binary_counter_virtex2p_7_0_8b4ef4e135e1e3f1_a>) compiled.
Entity <binary_counter_virtex2p_7_0_9539f41705559a71> compiled.
Entity <binary_counter_virtex2p_7_0_9539f41705559a71> (Architecture <binary_counter_virtex2p_7_0_9539f41705559a71_a>) compiled.
Entity <binary_counter_virtex2p_7_0_9673efc18b69cc19> compiled.
Entity <binary_counter_virtex2p_7_0_9673efc18b69cc19> (Architecture <binary_counter_virtex2p_7_0_9673efc18b69cc19_a>) compiled.
Entity <binary_counter_virtex2p_7_0_a071675f8d8d72bb> compiled.
Entity <binary_counter_virtex2p_7_0_a071675f8d8d72bb> (Architecture <binary_counter_virtex2p_7_0_a071675f8d8d72bb_a>) compiled.
Entity <binary_counter_virtex2p_7_0_b8a3efcc9651e5d3> compiled.
Entity <binary_counter_virtex2p_7_0_b8a3efcc9651e5d3> (Architecture <binary_counter_virtex2p_7_0_b8a3efcc9651e5d3_a>) compiled.
Entity <binary_counter_virtex2p_7_0_b8a5551b3c16b99b> compiled.
Entity <binary_counter_virtex2p_7_0_b8a5551b3c16b99b> (Architecture <binary_counter_virtex2p_7_0_b8a5551b3c16b99b_a>) compiled.
Entity <binary_counter_virtex2p_7_0_d0a204b7c881b521> compiled.
Entity <binary_counter_virtex2p_7_0_d0a204b7c881b521> (Architecture <binary_counter_virtex2p_7_0_d0a204b7c881b521_a>) compiled.
Entity <binary_counter_virtex2p_7_0_d7f3c31b59e52df2> compiled.
Entity <binary_counter_virtex2p_7_0_d7f3c31b59e52df2> (Architecture <binary_counter_virtex2p_7_0_d7f3c31b59e52df2_a>) compiled.
Entity <binary_counter_virtex2p_7_0_d8ae89720b5de7f6> compiled.
Entity <binary_counter_virtex2p_7_0_d8ae89720b5de7f6> (Architecture <binary_counter_virtex2p_7_0_d8ae89720b5de7f6_a>) compiled.
Entity <binary_counter_virtex2p_7_0_da21d47bce83ad78> compiled.
Entity <binary_counter_virtex2p_7_0_da21d47bce83ad78> (Architecture <binary_counter_virtex2p_7_0_da21d47bce83ad78_a>) compiled.
Entity <binary_counter_virtex2p_7_0_dd549111ea74373d> compiled.
Entity <binary_counter_virtex2p_7_0_dd549111ea74373d> (Architecture <binary_counter_virtex2p_7_0_dd549111ea74373d_a>) compiled.
Entity <binary_counter_virtex2p_7_0_e80093aea990e7ea> compiled.
Entity <binary_counter_virtex2p_7_0_e80093aea990e7ea> (Architecture <binary_counter_virtex2p_7_0_e80093aea990e7ea_a>) compiled.
Entity <binary_counter_virtex2p_7_0_f458cc5f96972819> compiled.
Entity <binary_counter_virtex2p_7_0_f458cc5f96972819> (Architecture <binary_counter_virtex2p_7_0_f458cc5f96972819_a>) compiled.
Entity <binary_counter_virtex2p_7_0_fdd1a28438047006> compiled.
Entity <binary_counter_virtex2p_7_0_fdd1a28438047006> (Architecture <binary_counter_virtex2p_7_0_fdd1a28438047006_a>) compiled.
Entity <distributed_memory_virtex2p_7_1_17126bf86411dabf> compiled.
Entity <distributed_memory_virtex2p_7_1_17126bf86411dabf> (Architecture <distributed_memory_virtex2p_7_1_17126bf86411dabf_a>) compiled.
Entity <distributed_memory_virtex2p_7_1_24095e62b7dd5149> compiled.
Entity <distributed_memory_virtex2p_7_1_24095e62b7dd5149> (Architecture <distributed_memory_virtex2p_7_1_24095e62b7dd5149_a>) compiled.
Entity <distributed_memory_virtex2p_7_1_47fa87c2abb2be3c> compiled.
Entity <distributed_memory_virtex2p_7_1_47fa87c2abb2be3c> (Architecture <distributed_memory_virtex2p_7_1_47fa87c2abb2be3c_a>) compiled.
Entity <distributed_memory_virtex2p_7_1_4be7d839ed9b4fda> compiled.
Entity <distributed_memory_virtex2p_7_1_4be7d839ed9b4fda> (Architecture <distributed_memory_virtex2p_7_1_4be7d839ed9b4fda_a>) compiled.
Entity <distributed_memory_virtex2p_7_1_ff1763ab93720ffc> compiled.
Entity <distributed_memory_virtex2p_7_1_ff1763ab93720ffc> (Architecture <distributed_memory_virtex2p_7_1_ff1763ab93720ffc_a>) compiled.
Entity <dual_port_block_memory_virtex2p_6_1_645b5e379b337a9f> compiled.
Entity <dual_port_block_memory_virtex2p_6_1_645b5e379b337a9f> (Architecture <dual_port_block_memory_virtex2p_6_1_645b5e379b337a9f_a>) compiled.
Entity <multiplier_virtex2p_10_1_26e459ad9aa810bd> compiled.
Entity <multiplier_virtex2p_10_1_26e459ad9aa810bd> (Architecture <multiplier_virtex2p_10_1_26e459ad9aa810bd_a>) compiled.
Entity <multiplier_virtex2p_10_1_3ccc2842ec4e2cc9> compiled.
Entity <multiplier_virtex2p_10_1_3ccc2842ec4e2cc9> (Architecture <multiplier_virtex2p_10_1_3ccc2842ec4e2cc9_a>) compiled.
Entity <multiplier_virtex2p_10_1_423ddb9f1e4b69b4> compiled.
Entity <multiplier_virtex2p_10_1_423ddb9f1e4b69b4> (Architecture <multiplier_virtex2p_10_1_423ddb9f1e4b69b4_a>) compiled.
Entity <multiplier_virtex2p_10_1_9f8f470cd40e41c7> compiled.
Entity <multiplier_virtex2p_10_1_9f8f470cd40e41c7> (Architecture <multiplier_virtex2p_10_1_9f8f470cd40e41c7_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_05a95f2267c44dc1> compiled.
Entity <single_port_block_memory_virtex2p_6_1_05a95f2267c44dc1> (Architecture <single_port_block_memory_virtex2p_6_1_05a95f2267c44dc1_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_189ab7d9865256c9> compiled.
Entity <single_port_block_memory_virtex2p_6_1_189ab7d9865256c9> (Architecture <single_port_block_memory_virtex2p_6_1_189ab7d9865256c9_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_23fb8628204eb2c1> compiled.
Entity <single_port_block_memory_virtex2p_6_1_23fb8628204eb2c1> (Architecture <single_port_block_memory_virtex2p_6_1_23fb8628204eb2c1_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_287130c77eef8a13> compiled.
Entity <single_port_block_memory_virtex2p_6_1_287130c77eef8a13> (Architecture <single_port_block_memory_virtex2p_6_1_287130c77eef8a13_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_38d4305037783d2c> compiled.
Entity <single_port_block_memory_virtex2p_6_1_38d4305037783d2c> (Architecture <single_port_block_memory_virtex2p_6_1_38d4305037783d2c_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_3f3ce445ea788123> compiled.
Entity <single_port_block_memory_virtex2p_6_1_3f3ce445ea788123> (Architecture <single_port_block_memory_virtex2p_6_1_3f3ce445ea788123_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_42a5b8ca1bc39b96> compiled.
Entity <single_port_block_memory_virtex2p_6_1_42a5b8ca1bc39b96> (Architecture <single_port_block_memory_virtex2p_6_1_42a5b8ca1bc39b96_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_578f4a8fb59b1f38> compiled.
Entity <single_port_block_memory_virtex2p_6_1_578f4a8fb59b1f38> (Architecture <single_port_block_memory_virtex2p_6_1_578f4a8fb59b1f38_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_5d43f95b93fd9344> compiled.
Entity <single_port_block_memory_virtex2p_6_1_5d43f95b93fd9344> (Architecture <single_port_block_memory_virtex2p_6_1_5d43f95b93fd9344_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_6394d46b7454c18a> compiled.
Entity <single_port_block_memory_virtex2p_6_1_6394d46b7454c18a> (Architecture <single_port_block_memory_virtex2p_6_1_6394d46b7454c18a_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_64284d314c575990> compiled.
Entity <single_port_block_memory_virtex2p_6_1_64284d314c575990> (Architecture <single_port_block_memory_virtex2p_6_1_64284d314c575990_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_7068db77349ce284> compiled.
Entity <single_port_block_memory_virtex2p_6_1_7068db77349ce284> (Architecture <single_port_block_memory_virtex2p_6_1_7068db77349ce284_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_76f23c1003bb9b77> compiled.
Entity <single_port_block_memory_virtex2p_6_1_76f23c1003bb9b77> (Architecture <single_port_block_memory_virtex2p_6_1_76f23c1003bb9b77_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_7c11f4ba4337f78b> compiled.
Entity <single_port_block_memory_virtex2p_6_1_7c11f4ba4337f78b> (Architecture <single_port_block_memory_virtex2p_6_1_7c11f4ba4337f78b_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_7e236f8fce9276a5> compiled.
Entity <single_port_block_memory_virtex2p_6_1_7e236f8fce9276a5> (Architecture <single_port_block_memory_virtex2p_6_1_7e236f8fce9276a5_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_7ea60367d40e0967> compiled.
Entity <single_port_block_memory_virtex2p_6_1_7ea60367d40e0967> (Architecture <single_port_block_memory_virtex2p_6_1_7ea60367d40e0967_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_7ff232eaea8dc2aa> compiled.
Entity <single_port_block_memory_virtex2p_6_1_7ff232eaea8dc2aa> (Architecture <single_port_block_memory_virtex2p_6_1_7ff232eaea8dc2aa_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_8d0734a7cdba160c> compiled.
Entity <single_port_block_memory_virtex2p_6_1_8d0734a7cdba160c> (Architecture <single_port_block_memory_virtex2p_6_1_8d0734a7cdba160c_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_8f872a02ff02aadb> compiled.
Entity <single_port_block_memory_virtex2p_6_1_8f872a02ff02aadb> (Architecture <single_port_block_memory_virtex2p_6_1_8f872a02ff02aadb_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_9cf8efebee3199f6> compiled.
Entity <single_port_block_memory_virtex2p_6_1_9cf8efebee3199f6> (Architecture <single_port_block_memory_virtex2p_6_1_9cf8efebee3199f6_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_a0f8113050ab47e7> compiled.
Entity <single_port_block_memory_virtex2p_6_1_a0f8113050ab47e7> (Architecture <single_port_block_memory_virtex2p_6_1_a0f8113050ab47e7_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_a255629948a6346d> compiled.
Entity <single_port_block_memory_virtex2p_6_1_a255629948a6346d> (Architecture <single_port_block_memory_virtex2p_6_1_a255629948a6346d_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_b70993b7b8d8be43> compiled.
Entity <single_port_block_memory_virtex2p_6_1_b70993b7b8d8be43> (Architecture <single_port_block_memory_virtex2p_6_1_b70993b7b8d8be43_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_baae78c6cf62a88f> compiled.
Entity <single_port_block_memory_virtex2p_6_1_baae78c6cf62a88f> (Architecture <single_port_block_memory_virtex2p_6_1_baae78c6cf62a88f_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_c4da1499b2390313> compiled.
Entity <single_port_block_memory_virtex2p_6_1_c4da1499b2390313> (Architecture <single_port_block_memory_virtex2p_6_1_c4da1499b2390313_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_d13072650a2ab55b> compiled.
Entity <single_port_block_memory_virtex2p_6_1_d13072650a2ab55b> (Architecture <single_port_block_memory_virtex2p_6_1_d13072650a2ab55b_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_d8668151357aa642> compiled.
Entity <single_port_block_memory_virtex2p_6_1_d8668151357aa642> (Architecture <single_port_block_memory_virtex2p_6_1_d8668151357aa642_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_e603086fb92aeb5e> compiled.
Entity <single_port_block_memory_virtex2p_6_1_e603086fb92aeb5e> (Architecture <single_port_block_memory_virtex2p_6_1_e603086fb92aeb5e_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_ee12ce34adfa5ec2> compiled.
Entity <single_port_block_memory_virtex2p_6_1_ee12ce34adfa5ec2> (Architecture <single_port_block_memory_virtex2p_6_1_ee12ce34adfa5ec2_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_f239e1ef1af0e201> compiled.
Entity <single_port_block_memory_virtex2p_6_1_f239e1ef1af0e201> (Architecture <single_port_block_memory_virtex2p_6_1_f239e1ef1af0e201_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_f9f47a6cb9d2aa15> compiled.
Entity <single_port_block_memory_virtex2p_6_1_f9f47a6cb9d2aa15> (Architecture <single_port_block_memory_virtex2p_6_1_f9f47a6cb9d2aa15_a>) compiled.
Entity <single_port_block_memory_virtex2p_6_1_fc890bd72b8e4bff> compiled.
Entity <single_port_block_memory_virtex2p_6_1_fc890bd72b8e4bff> (Architecture <single_port_block_memory_virtex2p_6_1_fc890bd72b8e4bff_a>) compiled.
Package <conv_pkg> compiled.
Package body <conv_pkg> compiled.
Package <clock_pkg> compiled.
Entity <srl17e> compiled.
Entity <srl17e> (Architecture <structural>) compiled.
Entity <synth_reg> compiled.
Entity <synth_reg> (Architecture <structural>) compiled.
Entity <synth_reg_reg> compiled.
Entity <synth_reg_reg> (Architecture <behav>) compiled.
Entity <single_reg_w_init> compiled.
Entity <single_reg_w_init> (Architecture <structural>) compiled.
Entity <synth_reg_w_init> compiled.
Entity <synth_reg_w_init> (Architecture <structural>) compiled.
Entity <constant_be92234dd0> compiled.
Entity <constant_be92234dd0> (Architecture <behavior>) compiled.
Entity <logical_80f90b97d0> compiled.
Entity <logical_80f90b97d0> (Architecture <behavior>) compiled.
Entity <xlregister> compiled.
Entity <xlregister> (Architecture <behavior>) compiled.
Entity <relational_770e12e4ab> compiled.
Entity <relational_770e12e4ab> (Architecture <behavior>) compiled.
Entity <xlslice> compiled.
Entity <xlslice> (Architecture <behavior>) compiled.
Entity <convert_func_call> compiled.
Entity <convert_func_call> (Architecture <behavior>) compiled.
Entity <xlconvert> compiled.
Entity <xlconvert> (Architecture <behavior>) compiled.
Entity <concat_83e473517e> compiled.
Entity <concat_83e473517e> (Architecture <behavior>) compiled.
Entity <inverter_e2b989a05e> compiled.
Entity <inverter_e2b989a05e> (Architecture <behavior>) compiled.
Entity <reinterpret_4389dc89bf> compiled.
Entity <reinterpret_4389dc89bf> (Architecture <behavior>) compiled.
Entity <constant_75c298d4bc> compiled.
Entity <constant_75c298d4bc> (Architecture <behavior>) compiled.
Entity <xlmult_v9_0> compiled.
Entity <xlmult_v9_0> (Architecture <behavior>) compiled.
Entity <relational_93c11c0f86> compiled.
Entity <relational_93c11c0f86> (Architecture <behavior>) compiled.
Entity <constant_49a4ecb7de> compiled.
Entity <constant_49a4ecb7de> (Architecture <behavior>) compiled.
Entity <reinterpret_9a0fa0f632> compiled.
Entity <reinterpret_9a0fa0f632> (Architecture <behavior>) compiled.
Entity <accum_558edb08eb> compiled.
Entity <accum_558edb08eb> (Architecture <behavior>) compiled.
Entity <mult_98e3c7048f> compiled.
Entity <mult_98e3c7048f> (Architecture <behavior>) compiled.
Entity <concat_b27e09722b> compiled.
Entity <concat_b27e09722b> (Architecture <behavior>) compiled.
Entity <reinterpret_86b044698f> compiled.
Entity <reinterpret_86b044698f> (Architecture <behavior>) compiled.
Entity <xlpassthrough> compiled.
Entity <xlpassthrough> (Architecture <passthrough_arch>) compiled.
Entity <constant_4709ea49b5> compiled.
Entity <constant_4709ea49b5> (Architecture <behavior>) compiled.
Entity <constant_b366689086> compiled.
Entity <constant_b366689086> (Architecture <behavior>) compiled.
Entity <constant_d32cd47ecf> compiled.
Entity <constant_d32cd47ecf> (Architecture <behavior>) compiled.
Entity <constant_6293007044> compiled.
Entity <constant_6293007044> (Architecture <behavior>) compiled.
Entity <xlcounter_free> compiled.
Entity <xlcounter_free> (Architecture <behavior>) compiled.
Entity <logical_aacf6e1b0e> compiled.
Entity <logical_aacf6e1b0e> (Architecture <behavior>) compiled.
Entity <mux_1bef4ba0e4> compiled.
Entity <mux_1bef4ba0e4> (Architecture <behavior>) compiled.
Entity <relational_0f2716ddb5> compiled.
Entity <relational_0f2716ddb5> (Architecture <behavior>) compiled.
Entity <relational_502d6cf7c0> compiled.
Entity <relational_502d6cf7c0> (Architecture <behavior>) compiled.
Entity <constant_06590e4008> compiled.
Entity <constant_06590e4008> (Architecture <behavior>) compiled.
Entity <xldelay> compiled.
Entity <xldelay> (Architecture <behavior>) compiled.
Entity <inverter_e5b38cca3b> compiled.
Entity <inverter_e5b38cca3b> (Architecture <behavior>) compiled.
Entity <mux_b75bc1e5be> compiled.
Entity <mux_b75bc1e5be> (Architecture <behavior>) compiled.
Entity <mux_42c705c90b> compiled.
Entity <mux_42c705c90b> (Architecture <behavior>) compiled.
Entity <logical_dfe2dded7f> compiled.
Entity <logical_dfe2dded7f> (Architecture <behavior>) compiled.
Entity <concat_1a070f1f35> compiled.
Entity <concat_1a070f1f35> (Architecture <behavior>) compiled.
Entity <concat_32afb77cd2> compiled.
Entity <concat_32afb77cd2> (Architecture <behavior>) compiled.
Entity <constant_3ee5f91fcf> compiled.
Entity <constant_3ee5f91fcf> (Architecture <behavior>) compiled.
Entity <constant_3d1b04c74c> compiled.
Entity <constant_3d1b04c74c> (Architecture <behavior>) compiled.
Entity <constant_a3d619979c> compiled.
Entity <constant_a3d619979c> (Architecture <behavior>) compiled.
Entity <constant_a629aefb53> compiled.
Entity <constant_a629aefb53> (Architecture <behavior>) compiled.
Entity <logical_127a315f20> compiled.
Entity <logical_127a315f20> (Architecture <behavior>) compiled.
Entity <mux_9723c3381b> compiled.
Entity <mux_9723c3381b> (Architecture <behavior>) compiled.
Entity <reinterpret_df53fd8fe7> compiled.
Entity <reinterpret_df53fd8fe7> (Architecture <behavior>) compiled.
Entity <relational_9dd1c0d7bf> compiled.
Entity <relational_9dd1c0d7bf> (Architecture <behavior>) compiled.
Entity <relational_069cc8477e> compiled.
Entity <relational_069cc8477e> (Architecture <behavior>) compiled.
Entity <constant_95b0f967bc> compiled.
Entity <constant_95b0f967bc> (Architecture <behavior>) compiled.
Entity <constant_963ed6358a> compiled.
Entity <constant_963ed6358a> (Architecture <behavior>) compiled.
Entity <xldpram> compiled.
Entity <xldpram> (Architecture <behavior>) compiled.
Entity <constant_02482c963a> compiled.
Entity <constant_02482c963a> (Architecture <behavior>) compiled.
Entity <relational_0c4cc9dc89> compiled.
Entity <relational_0c4cc9dc89> (Architecture <behavior>) compiled.
Entity <constant_e3183ab609> compiled.
Entity <constant_e3183ab609> (Architecture <behavior>) compiled.
Entity <constant_7cfb67ea50> compiled.
Entity <constant_7cfb67ea50> (Architecture <behavior>) compiled.
Entity <constant_4a9dc516dd> compiled.
Entity <constant_4a9dc516dd> (Architecture <behavior>) compiled.
Entity <concat_b198bd62b0> compiled.
Entity <concat_b198bd62b0> (Architecture <behavior>) compiled.
Entity <reinterpret_580feec131> compiled.
Entity <reinterpret_580feec131> (Architecture <behavior>) compiled.
Entity <addsub_c7ad41276b> compiled.
Entity <addsub_c7ad41276b> (Architecture <behavior>) compiled.
Entity <addsub_3b890bd063> compiled.
Entity <addsub_3b890bd063> (Architecture <behavior>) compiled.
Entity <shift_cc70f4526a> compiled.
Entity <shift_cc70f4526a> (Architecture <behavior>) compiled.
Entity <constant_118598964d> compiled.
Entity <constant_118598964d> (Architecture <behavior>) compiled.
Entity <constant_a3923dd146> compiled.
Entity <constant_a3923dd146> (Architecture <behavior>) compiled.
Entity <constant_0604807f72> compiled.
Entity <constant_0604807f72> (Architecture <behavior>) compiled.
Entity <relational_2147430058> compiled.
Entity <relational_2147430058> (Architecture <behavior>) compiled.
Entity <relational_b4b277ae0f> compiled.
Entity <relational_b4b277ae0f> (Architecture <behavior>) compiled.
Entity <xlcounter_limit> compiled.
Entity <xlcounter_limit> (Architecture <behavior>) compiled.
Entity <mux_bdc1db9d7e> compiled.
Entity <mux_bdc1db9d7e> (Architecture <behavior>) compiled.
Entity <xlspram> compiled.
Entity <xlspram> (Architecture <behavior>) compiled.
Entity <delay_0f6b6badfe> compiled.
Entity <delay_0f6b6badfe> (Architecture <behavior>) compiled.
Entity <delay_21355083c1> compiled.
Entity <delay_21355083c1> (Architecture <behavior>) compiled.
Entity <delay_0341f7be44> compiled.
Entity <delay_0341f7be44> (Architecture <behavior>) compiled.
Entity <xlsprom_dist> compiled.
Entity <xlsprom_dist> (Architecture <behavior>) compiled.
Entity <constant_498bc68c14> compiled.
Entity <constant_498bc68c14> (Architecture <behavior>) compiled.
Entity <relational_0ffd72e037> compiled.
Entity <relational_0ffd72e037> (Architecture <behavior>) compiled.
Entity <convert_pipeline> compiled.
Entity <convert_pipeline> (Architecture <behavior>) compiled.
Entity <xlconvert_pipeline> compiled.
Entity <xlconvert_pipeline> (Architecture <behavior>) compiled.
Entity <mux_610aab71b1> compiled.
Entity <mux_610aab71b1> (Architecture <behavior>) compiled.
Entity <scale_9f61027ba4> compiled.
Entity <scale_9f61027ba4> (Architecture <behavior>) compiled.
Entity <mux_4bb6f691f7> compiled.
Entity <mux_4bb6f691f7> (Architecture <behavior>) compiled.
Entity <xlsprom> compiled.
Entity <xlsprom> (Architecture <behavior>) compiled.
Entity <addsub_6e32911fe1> compiled.
Entity <addsub_6e32911fe1> (Architecture <behavior>) compiled.
Entity <addsub_f6ef4de287> compiled.
Entity <addsub_f6ef4de287> (Architecture <behavior>) compiled.
Entity <addsub_b167d676fa> compiled.
Entity <addsub_b167d676fa> (Architecture <behavior>) compiled.
Entity <addsub_0816bd8680> compiled.
Entity <addsub_0816bd8680> (Architecture <behavior>) compiled.
Entity <mux_5f181dc739> compiled.
Entity <mux_5f181dc739> (Architecture <behavior>) compiled.
Entity <scale_e5d0b4a1ec> compiled.
Entity <scale_e5d0b4a1ec> (Architecture <behavior>) compiled.
Entity <constant_a7e2bb9e12> compiled.
Entity <constant_a7e2bb9e12> (Architecture <behavior>) compiled.
Entity <constant_cda50df78a> compiled.
Entity <constant_cda50df78a> (Architecture <behavior>) compiled.
Entity <constant_e8ddc079e9> compiled.
Entity <constant_e8ddc079e9> (Architecture <behavior>) compiled.
Entity <relational_5f1eb17108> compiled.
Entity <relational_5f1eb17108> (Architecture <behavior>) compiled.
Entity <relational_f9928864ea> compiled.
Entity <relational_f9928864ea> (Architecture <behavior>) compiled.
Entity <counter_9b03e3d644> compiled.
Entity <counter_9b03e3d644> (Architecture <behavior>) compiled.
Entity <mux_74a3397f06> compiled.
Entity <mux_74a3397f06> (Architecture <behavior>) compiled.
Entity <negate_5f0430c69b> compiled.
Entity <negate_5f0430c69b> (Architecture <behavior>) compiled.
Entity <constant_f1ac4bddff> compiled.
Entity <constant_f1ac4bddff> (Architecture <behavior>) compiled.
Entity <constant_fbc2f0cce1> compiled.
Entity <constant_fbc2f0cce1> (Architecture <behavior>) compiled.
Entity <relational_f6702ea2f7> compiled.
Entity <relational_f6702ea2f7> (Architecture <behavior>) compiled.
Entity <constant_b4ec9de7d1> compiled.
Entity <constant_b4ec9de7d1> (Architecture <behavior>) compiled.
Entity <constant_fd85eb7067> compiled.
Entity <constant_fd85eb7067> (Architecture <behavior>) compiled.
Entity <constant_4a391b9a0e> compiled.
Entity <constant_4a391b9a0e> (Architecture <behavior>) compiled.
Entity <relational_6c3ee657fa> compiled.
Entity <relational_6c3ee657fa> (Architecture <behavior>) compiled.
Entity <relational_78eac2928d> compiled.
Entity <relational_78eac2928d> (Architecture <behavior>) compiled.
Entity <constant_b437b02512> compiled.
Entity <constant_b437b02512> (Architecture <behavior>) compiled.
Entity <constant_91ef1678ca> compiled.
Entity <constant_91ef1678ca> (Architecture <behavior>) compiled.
Entity <constant_e8aae5d3bb> compiled.
Entity <constant_e8aae5d3bb> (Architecture <behavior>) compiled.
Entity <relational_54048c8b02> compiled.
Entity <relational_54048c8b02> (Architecture <behavior>) compiled.
Entity <relational_16235eb2bf> compiled.
Entity <relational_16235eb2bf> (Architecture <behavior>) compiled.
Entity <constant_180df391de> compiled.
Entity <constant_180df391de> (Architecture <behavior>) compiled.
Entity <constant_7244cd602b> compiled.
Entity <constant_7244cd602b> (Architecture <behavior>) compiled.
Entity <constant_7b07120b87> compiled.
Entity <constant_7b07120b87> (Architecture <behavior>) compiled.
Entity <relational_9a3978c602> compiled.
Entity <relational_9a3978c602> (Architecture <behavior>) compiled.
Entity <relational_23065a6aa3> compiled.
Entity <relational_23065a6aa3> (Architecture <behavior>) compiled.
Entity <constant_a267c870be> compiled.
Entity <constant_a267c870be> (Architecture <behavior>) compiled.
Entity <constant_7ea0f2fff7> compiled.
Entity <constant_7ea0f2fff7> (Architecture <behavior>) compiled.
Entity <constant_961b61f8a1> compiled.
Entity <constant_961b61f8a1> (Architecture <behavior>) compiled.
Entity <relational_931d61fb72> compiled.
Entity <relational_931d61fb72> (Architecture <behavior>) compiled.
Entity <relational_fe487ce1c7> compiled.
Entity <relational_fe487ce1c7> (Architecture <behavior>) compiled.
Entity <constant_582a3706dd> compiled.
Entity <constant_582a3706dd> (Architecture <behavior>) compiled.
Entity <constant_fe72737ca0> compiled.
Entity <constant_fe72737ca0> (Architecture <behavior>) compiled.
Entity <constant_ef0e2e5fc6> compiled.
Entity <constant_ef0e2e5fc6> (Architecture <behavior>) compiled.
Entity <relational_9ece3c8c4e> compiled.
Entity <relational_9ece3c8c4e> (Architecture <behavior>) compiled.
Entity <relational_dc5bc996c9> compiled.
Entity <relational_dc5bc996c9> (Architecture <behavior>) compiled.
Entity <constant_67ad97ca70> compiled.
Entity <constant_67ad97ca70> (Architecture <behavior>) compiled.
Entity <constant_4c449dd556> compiled.
Entity <constant_4c449dd556> (Architecture <behavior>) compiled.
Entity <constant_145086465d> compiled.
Entity <constant_145086465d> (Architecture <behavior>) compiled.
Entity <relational_4d3cfceaf4> compiled.
Entity <relational_4d3cfceaf4> (Architecture <behavior>) compiled.
Entity <relational_d930162434> compiled.
Entity <relational_d930162434> (Architecture <behavior>) compiled.
Entity <constant_a1c496ea88> compiled.
Entity <constant_a1c496ea88> (Architecture <behavior>) compiled.
Entity <constant_822933f89b> compiled.
Entity <constant_822933f89b> (Architecture <behavior>) compiled.
Entity <constant_469094441c> compiled.
Entity <constant_469094441c> (Architecture <behavior>) compiled.
Entity <relational_8fc7f5539b> compiled.
Entity <relational_8fc7f5539b> (Architecture <behavior>) compiled.
Entity <relational_47b317dab6> compiled.
Entity <relational_47b317dab6> (Architecture <behavior>) compiled.
Entity <concat_d90e7950ae> compiled.
Entity <concat_d90e7950ae> (Architecture <behavior>) compiled.
Entity <concat_a1e126f11c> compiled.
Entity <concat_a1e126f11c> (Architecture <behavior>) compiled.
Entity <concat_db546eb10e> compiled.
Entity <concat_db546eb10e> (Architecture <behavior>) compiled.
Entity <constant_1f5cc32f1e> compiled.
Entity <constant_1f5cc32f1e> (Architecture <behavior>) compiled.
Entity <constant_0f59f02ba5> compiled.
Entity <constant_0f59f02ba5> (Architecture <behavior>) compiled.
Entity <mux_9d682a1165> compiled.
Entity <mux_9d682a1165> (Architecture <behavior>) compiled.
Entity <mux_2af8d8c05a> compiled.
Entity <mux_2af8d8c05a> (Architecture <behavior>) compiled.
Entity <logical_e77c53f8bd> compiled.
Entity <logical_e77c53f8bd> (Architecture <behavior>) compiled.
Entity <concat_62c4475a80> compiled.
Entity <concat_62c4475a80> (Architecture <behavior>) compiled.
Entity <concat_ce17a02288> compiled.
Entity <concat_ce17a02288> (Architecture <behavior>) compiled.
Entity <delay_54d5af2115> compiled.
Entity <delay_54d5af2115> (Architecture <behavior>) compiled.
Entity <delay_e18fb31a3d> compiled.
Entity <delay_e18fb31a3d> (Architecture <behavior>) compiled.
Entity <delay_9f02caa990> compiled.
Entity <delay_9f02caa990> (Architecture <behavior>) compiled.
Entity <logical_3927d3238d> compiled.
Entity <logical_3927d3238d> (Architecture <behavior>) compiled.
Entity <mux_e9e9c2e4f6> compiled.
Entity <mux_e9e9c2e4f6> (Architecture <behavior>) compiled.
Entity <mux_66e06093b2> compiled.
Entity <mux_66e06093b2> (Architecture <behavior>) compiled.
Entity <constant_3afb0a580d> compiled.
Entity <constant_3afb0a580d> (Architecture <behavior>) compiled.
Entity <relational_8759749125> compiled.
Entity <relational_8759749125> (Architecture <behavior>) compiled.
Entity <constant_bdd7f47790> compiled.
Entity <constant_bdd7f47790> (Architecture <behavior>) compiled.
Entity <relational_831189b190> compiled.
Entity <relational_831189b190> (Architecture <behavior>) compiled.
Entity <mux_81f00cece7> compiled.
Entity <mux_81f00cece7> (Architecture <behavior>) compiled.
Entity <delay_423c6c1400> compiled.
Entity <delay_423c6c1400> (Architecture <behavior>) compiled.
Entity <mux_7f6b7da686> compiled.
Entity <mux_7f6b7da686> (Architecture <behavior>) compiled.
Entity <concat_3d6d010511> compiled.
Entity <concat_3d6d010511> (Architecture <behavior>) compiled.
Entity <delay_672d2b8d1e> compiled.
Entity <delay_672d2b8d1e> (Architecture <behavior>) compiled.
Entity <delay_4ce33ca7e7> compiled.
Entity <delay_4ce33ca7e7> (Architecture <behavior>) compiled.
Entity <delay_d8eaaced1c> compiled.
Entity <delay_d8eaaced1c> (Architecture <behavior>) compiled.
Entity <mux_dc8b84fd59> compiled.
Entity <mux_dc8b84fd59> (Architecture <behavior>) compiled.
Entity <reinterpret_d51df7ac30> compiled.
Entity <reinterpret_d51df7ac30> (Architecture <behavior>) compiled.
Entity <concat_a369e00c6b> compiled.
Entity <concat_a369e00c6b> (Architecture <behavior>) compiled.
Entity <reinterpret_7025463ea8> compiled.
Entity <reinterpret_7025463ea8> (Architecture <behavior>) compiled.
Entity <constant_7c91b1b314> compiled.
Entity <constant_7c91b1b314> (Architecture <behavior>) compiled.
Entity <constant_fd28b32bf8> compiled.
Entity <constant_fd28b32bf8> (Architecture <behavior>) compiled.
Entity <constant_e054d850c5> compiled.
Entity <constant_e054d850c5> (Architecture <behavior>) compiled.
Entity <relational_d36fe12c1c> compiled.
Entity <relational_d36fe12c1c> (Architecture <behavior>) compiled.
Entity <relational_acb3c05dd0> compiled.
Entity <relational_acb3c05dd0> (Architecture <behavior>) compiled.
Entity <xladdsub> compiled.
Entity <xladdsub> (Architecture <behavior>) compiled.
Entity <reinterpret_151459306d> compiled.
Entity <reinterpret_151459306d> (Architecture <behavior>) compiled.
Entity <scale_1768584a8d> compiled.
Entity <scale_1768584a8d> (Architecture <behavior>) compiled.
Entity <concat_65b7cc6f0e> compiled.
Entity <concat_65b7cc6f0e> (Architecture <behavior>) compiled.
Entity <concat_0e2072f8e1> compiled.
Entity <concat_0e2072f8e1> (Architecture <behavior>) compiled.
Entity <constant_b713aad2a7> compiled.
Entity <constant_b713aad2a7> (Architecture <behavior>) compiled.
Entity <concat_8e53793314> compiled.
Entity <concat_8e53793314> (Architecture <behavior>) compiled.
Entity <mux_52ae77d946> compiled.
Entity <mux_52ae77d946> (Architecture <behavior>) compiled.
Entity <constant_c1bd3afa8c> compiled.
Entity <constant_c1bd3afa8c> (Architecture <behavior>) compiled.
Entity <constant_98b461a391> compiled.
Entity <constant_98b461a391> (Architecture <behavior>) compiled.
Entity <relational_1ea7543d62> compiled.
Entity <relational_1ea7543d62> (Architecture <behavior>) compiled.
Entity <inverter_251f82b86b> compiled.
Entity <inverter_251f82b86b> (Architecture <behavior>) compiled.
Entity <delay_e2d047c154> compiled.
Entity <delay_e2d047c154> (Architecture <behavior>) compiled.
Entity <logical_19a8cd80c8> compiled.
Entity <logical_19a8cd80c8> (Architecture <behavior>) compiled.
Entity <logical_a6d07705dd> compiled.
Entity <logical_a6d07705dd> (Architecture <behavior>) compiled.
Entity <logical_1cef476837> compiled.
Entity <logical_1cef476837> (Architecture <behavior>) compiled.
Entity <logical_5773759131> compiled.
Entity <logical_5773759131> (Architecture <behavior>) compiled.
Entity <reinterpret_3f7e3674f6> compiled.
Entity <reinterpret_3f7e3674f6> (Architecture <behavior>) compiled.
Entity <feng_ctl_entity_6a48d5210c> compiled.
Entity <feng_ctl_entity_6a48d5210c> (Architecture <structural>) compiled.
Entity <xaui0_entity_73db2e8bdf> compiled.
Entity <xaui0_entity_73db2e8bdf> (Architecture <structural>) compiled.
Entity <conv_entity_d89aa5f94d> compiled.
Entity <conv_entity_d89aa5f94d> (Architecture <structural>) compiled.
Entity <adc0_entity_6b78fa1b53> compiled.
Entity <adc0_entity_6b78fa1b53> (Architecture <structural>) compiled.
Entity <adc1_entity_a86e20684c> compiled.
Entity <adc1_entity_a86e20684c> (Architecture <structural>) compiled.
Entity <adc_clip_detect0_entity_6dd73d58f8> compiled.
Entity <adc_clip_detect0_entity_6dd73d58f8> (Architecture <structural>) compiled.
Entity <ant_base_offset_ctrl_entity_10120a026d> compiled.
Entity <ant_base_offset_ctrl_entity_10120a026d> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_2485354a01> compiled.
Entity <c_to_ri_entity_2485354a01> (Architecture <structural>) compiled.
Entity <calc_adc_sum_sq0_entity_5605c0c0f9> compiled.
Entity <calc_adc_sum_sq0_entity_5605c0c0f9> (Architecture <structural>) compiled.
Entity <addrmaker_real_entity_865eab7ef4> compiled.
Entity <addrmaker_real_entity_865eab7ef4> (Architecture <structural>) compiled.
Entity <sram_entity_96bf684593> compiled.
Entity <sram_entity_96bf684593> (Architecture <structural>) compiled.
Entity <sram1_entity_2ed5a81e0d> compiled.
Entity <sram1_entity_2ed5a81e0d> (Architecture <structural>) compiled.
Entity <sync_delay1_entity_19a5e8437d> compiled.
Entity <sync_delay1_entity_19a5e8437d> (Architecture <structural>) compiled.
Entity <dbuf_ct_sram_fft_2x_entity_1e967dd41a> compiled.
Entity <dbuf_ct_sram_fft_2x_entity_1e967dd41a> (Architecture <structural>) compiled.
Entity <edge_detect_entity_8e9c1e46e6> compiled.
Entity <edge_detect_entity_8e9c1e46e6> (Architecture <structural>) compiled.
Entity <round1_entity_9ec09abb5e> compiled.
Entity <round1_entity_9ec09abb5e> (Architecture <structural>) compiled.
Entity <eq0_entity_91bbc3edb5> compiled.
Entity <eq0_entity_91bbc3edb5> (Architecture <structural>) compiled.
Entity <eq1_entity_9996d1cf51> compiled.
Entity <eq1_entity_9996d1cf51> (Architecture <structural>) compiled.
Entity <eq_coeff0_entity_ffee26f807> compiled.
Entity <eq_coeff0_entity_ffee26f807> (Architecture <structural>) compiled.
Entity <eq_coeff1_entity_3a84f6aa4b> compiled.
Entity <eq_coeff1_entity_3a84f6aa4b> (Architecture <structural>) compiled.
Entity <eq_coeff2_entity_6d9d4ed2cd> compiled.
Entity <eq_coeff2_entity_6d9d4ed2cd> (Architecture <structural>) compiled.
Entity <eq_coeff3_entity_34fd4ccc34> compiled.
Entity <eq_coeff3_entity_34fd4ccc34> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_7019693a09> compiled.
Entity <ri_to_c_entity_7019693a09> (Architecture <structural>) compiled.
Entity <complex_addsub_entity_18ec2b7e61> compiled.
Entity <complex_addsub_entity_18ec2b7e61> (Architecture <structural>) compiled.
Entity <sync_delay_en_entity_e73e676488> compiled.
Entity <sync_delay_en_entity_e73e676488> (Architecture <structural>) compiled.
Entity <reorder_entity_685328f00d> compiled.
Entity <reorder_entity_685328f00d> (Architecture <structural>) compiled.
Entity <reorder1_entity_4ceec62f48> compiled.
Entity <reorder1_entity_4ceec62f48> (Architecture <structural>) compiled.
Entity <bi_real_unscr_2x_entity_09890717ae> compiled.
Entity <bi_real_unscr_2x_entity_09890717ae> (Architecture <structural>) compiled.
Entity <convert_of1_entity_0aa7df2edc> compiled.
Entity <convert_of1_entity_0aa7df2edc> (Architecture <structural>) compiled.
Entity <twiddle_entity_e81496dc87> compiled.
Entity <twiddle_entity_e81496dc87> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_6398d31179> compiled.
Entity <butterfly_direct_entity_6398d31179> (Architecture <structural>) compiled.
Entity <delay_b_entity_c38d56070c> compiled.
Entity <delay_b_entity_c38d56070c> (Architecture <structural>) compiled.
Entity <sync_delay_entity_099ddb3c2a> compiled.
Entity <sync_delay_entity_099ddb3c2a> (Architecture <structural>) compiled.
Entity <fft_stage_1_entity_d92d817b13> compiled.
Entity <fft_stage_1_entity_d92d817b13> (Architecture <structural>) compiled.
Entity <convert_of1_entity_059cbdd908> compiled.
Entity <convert_of1_entity_059cbdd908> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_1234626ab4> compiled.
Entity <coeff_gen_entity_1234626ab4> (Architecture <structural>) compiled.
Entity <convert_of_entity_80190dc550> compiled.
Entity <convert_of_entity_80190dc550> (Architecture <structural>) compiled.
Entity <twiddle_entity_a16ec0ee01> compiled.
Entity <twiddle_entity_a16ec0ee01> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_fa5bb8f023> compiled.
Entity <butterfly_direct_entity_fa5bb8f023> (Architecture <structural>) compiled.
Entity <delay_b_entity_d653569e73> compiled.
Entity <delay_b_entity_d653569e73> (Architecture <structural>) compiled.
Entity <sync_delay_entity_92b1806c68> compiled.
Entity <sync_delay_entity_92b1806c68> (Architecture <structural>) compiled.
Entity <fft_stage_10_entity_c05fdecae6> compiled.
Entity <fft_stage_10_entity_c05fdecae6> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_d143ad835d> compiled.
Entity <coeff_gen_entity_d143ad835d> (Architecture <structural>) compiled.
Entity <twiddle_entity_3d71ca07e2> compiled.
Entity <twiddle_entity_3d71ca07e2> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_ca6fe97910> compiled.
Entity <butterfly_direct_entity_ca6fe97910> (Architecture <structural>) compiled.
Entity <delay_b_entity_fb25b3f622> compiled.
Entity <delay_b_entity_fb25b3f622> (Architecture <structural>) compiled.
Entity <sync_delay_entity_833c6eac62> compiled.
Entity <sync_delay_entity_833c6eac62> (Architecture <structural>) compiled.
Entity <fft_stage_11_entity_6b726dccdb> compiled.
Entity <fft_stage_11_entity_6b726dccdb> (Architecture <structural>) compiled.
Entity <twiddle_entity_444bbba757> compiled.
Entity <twiddle_entity_444bbba757> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_cb9f95a9cb> compiled.
Entity <butterfly_direct_entity_cb9f95a9cb> (Architecture <structural>) compiled.
Entity <delay_b_entity_7749657680> compiled.
Entity <delay_b_entity_7749657680> (Architecture <structural>) compiled.
Entity <sync_delay_entity_fb1e034149> compiled.
Entity <sync_delay_entity_fb1e034149> (Architecture <structural>) compiled.
Entity <fft_stage_2_entity_4f180e53e6> compiled.
Entity <fft_stage_2_entity_4f180e53e6> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_e26d6c53fd> compiled.
Entity <coeff_gen_entity_e26d6c53fd> (Architecture <structural>) compiled.
Entity <twiddle_entity_3a0e8a7a27> compiled.
Entity <twiddle_entity_3a0e8a7a27> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_6448610740> compiled.
Entity <butterfly_direct_entity_6448610740> (Architecture <structural>) compiled.
Entity <delay_b_entity_4954c80b85> compiled.
Entity <delay_b_entity_4954c80b85> (Architecture <structural>) compiled.
Entity <sync_delay_entity_c42a107fb2> compiled.
Entity <sync_delay_entity_c42a107fb2> (Architecture <structural>) compiled.
Entity <fft_stage_3_entity_bf18bfd94a> compiled.
Entity <fft_stage_3_entity_bf18bfd94a> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_6c6d6f9ac5> compiled.
Entity <coeff_gen_entity_6c6d6f9ac5> (Architecture <structural>) compiled.
Entity <twiddle_entity_49b86cc08f> compiled.
Entity <twiddle_entity_49b86cc08f> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_c0713d15de> compiled.
Entity <butterfly_direct_entity_c0713d15de> (Architecture <structural>) compiled.
Entity <delay_b_entity_c43e2ddf0a> compiled.
Entity <delay_b_entity_c43e2ddf0a> (Architecture <structural>) compiled.
Entity <sync_delay_entity_36ece37c7c> compiled.
Entity <sync_delay_entity_36ece37c7c> (Architecture <structural>) compiled.
Entity <fft_stage_4_entity_636be03632> compiled.
Entity <fft_stage_4_entity_636be03632> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_2a092a5352> compiled.
Entity <coeff_gen_entity_2a092a5352> (Architecture <structural>) compiled.
Entity <twiddle_entity_188df1471a> compiled.
Entity <twiddle_entity_188df1471a> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_1a3d93e790> compiled.
Entity <butterfly_direct_entity_1a3d93e790> (Architecture <structural>) compiled.
Entity <delay_b_entity_ee04a0ccc8> compiled.
Entity <delay_b_entity_ee04a0ccc8> (Architecture <structural>) compiled.
Entity <sync_delay_entity_312fd52df6> compiled.
Entity <sync_delay_entity_312fd52df6> (Architecture <structural>) compiled.
Entity <fft_stage_5_entity_fe11e402bc> compiled.
Entity <fft_stage_5_entity_fe11e402bc> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_bfe45ec504> compiled.
Entity <coeff_gen_entity_bfe45ec504> (Architecture <structural>) compiled.
Entity <twiddle_entity_114c6663ca> compiled.
Entity <twiddle_entity_114c6663ca> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_433faf80cb> compiled.
Entity <butterfly_direct_entity_433faf80cb> (Architecture <structural>) compiled.
Entity <delay_b_entity_79bf2d58e7> compiled.
Entity <delay_b_entity_79bf2d58e7> (Architecture <structural>) compiled.
Entity <sync_delay_entity_70bb0e805f> compiled.
Entity <sync_delay_entity_70bb0e805f> (Architecture <structural>) compiled.
Entity <fft_stage_6_entity_52b85899f8> compiled.
Entity <fft_stage_6_entity_52b85899f8> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_58a43f7506> compiled.
Entity <coeff_gen_entity_58a43f7506> (Architecture <structural>) compiled.
Entity <twiddle_entity_e41c8973ab> compiled.
Entity <twiddle_entity_e41c8973ab> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_d8828496c0> compiled.
Entity <butterfly_direct_entity_d8828496c0> (Architecture <structural>) compiled.
Entity <delay_b_entity_33018d6e55> compiled.
Entity <delay_b_entity_33018d6e55> (Architecture <structural>) compiled.
Entity <sync_delay_entity_cf31187f8b> compiled.
Entity <sync_delay_entity_cf31187f8b> (Architecture <structural>) compiled.
Entity <fft_stage_7_entity_87efef01a9> compiled.
Entity <fft_stage_7_entity_87efef01a9> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_f1b8f12ad3> compiled.
Entity <coeff_gen_entity_f1b8f12ad3> (Architecture <structural>) compiled.
Entity <twiddle_entity_1297d5a90e> compiled.
Entity <twiddle_entity_1297d5a90e> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_6efabbc5cc> compiled.
Entity <butterfly_direct_entity_6efabbc5cc> (Architecture <structural>) compiled.
Entity <delay_b_entity_0004e1fa13> compiled.
Entity <delay_b_entity_0004e1fa13> (Architecture <structural>) compiled.
Entity <sync_delay_entity_5b798a5321> compiled.
Entity <sync_delay_entity_5b798a5321> (Architecture <structural>) compiled.
Entity <fft_stage_8_entity_d926bd956d> compiled.
Entity <fft_stage_8_entity_d926bd956d> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_1e2d4b272d> compiled.
Entity <coeff_gen_entity_1e2d4b272d> (Architecture <structural>) compiled.
Entity <twiddle_entity_7d811bb11c> compiled.
Entity <twiddle_entity_7d811bb11c> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_8510d32eba> compiled.
Entity <butterfly_direct_entity_8510d32eba> (Architecture <structural>) compiled.
Entity <delay_b_entity_21b97b5026> compiled.
Entity <delay_b_entity_21b97b5026> (Architecture <structural>) compiled.
Entity <sync_delay_entity_f61544ec88> compiled.
Entity <sync_delay_entity_f61544ec88> (Architecture <structural>) compiled.
Entity <fft_stage_9_entity_01bf3b9f0b> compiled.
Entity <fft_stage_9_entity_01bf3b9f0b> (Architecture <structural>) compiled.
Entity <biplex_core_entity_7983aad8b5> compiled.
Entity <biplex_core_entity_7983aad8b5> (Architecture <structural>) compiled.
Entity <ri_to_c1_entity_573e33b48e> compiled.
Entity <ri_to_c1_entity_573e33b48e> (Architecture <structural>) compiled.
Entity <fft0_entity_e330b148e2> compiled.
Entity <fft0_entity_e330b148e2> (Architecture <structural>) compiled.
Entity <bi_real_unscr_2x_entity_cff8b4d77d> compiled.
Entity <bi_real_unscr_2x_entity_cff8b4d77d> (Architecture <structural>) compiled.
Entity <fft1_entity_ffa116fe36> compiled.
Entity <fft1_entity_ffa116fe36> (Architecture <structural>) compiled.
Entity <delay_bram_entity_9e1e2816db> compiled.
Entity <delay_bram_entity_9e1e2816db> (Architecture <structural>) compiled.
Entity <fft2x_tvg_entity_e93378a1e1> compiled.
Entity <fft2x_tvg_entity_e93378a1e1> (Architecture <structural>) compiled.
Entity <gpio_entity_3e8445cfff> compiled.
Entity <gpio_entity_3e8445cfff> (Architecture <structural>) compiled.
Entity <led6_link_dn_entity_1683a0dcc3> compiled.
Entity <led6_link_dn_entity_1683a0dcc3> (Architecture <structural>) compiled.
Entity <edge_entity_d80c921afd> compiled.
Entity <edge_entity_d80c921afd> (Architecture <structural>) compiled.
Entity <mux_adc_levels_entity_8fe3304055> compiled.
Entity <mux_adc_levels_entity_8fe3304055> (Architecture <structural>) compiled.
Entity <neg_edge_ext0_entity_dccdbdd8c2> compiled.
Entity <neg_edge_ext0_entity_dccdbdd8c2> (Architecture <structural>) compiled.
Entity <neg_edge_ext1_entity_4827f7f517> compiled.
Entity <neg_edge_ext1_entity_4827f7f517> (Architecture <structural>) compiled.
Entity <sync_delay_en_entity_10dd69b277> compiled.
Entity <sync_delay_en_entity_10dd69b277> (Architecture <structural>) compiled.
Entity <reorder_entity_73683e37a7> compiled.
Entity <reorder_entity_73683e37a7> (Architecture <structural>) compiled.
Entity <barrel_switcher_entity_f954ef445f> compiled.
Entity <barrel_switcher_entity_f954ef445f> (Architecture <structural>) compiled.
Entity <square_transposer1_entity_12db029092> compiled.
Entity <square_transposer1_entity_12db029092> (Architecture <structural>) compiled.
Entity <one_ant_a_time_entity_03d66a07c9> compiled.
Entity <one_ant_a_time_entity_03d66a07c9> (Architecture <structural>) compiled.
Entity <packetiser1_entity_e02a16843a> compiled.
Entity <packetiser1_entity_e02a16843a> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_b56daa3700> compiled.
Entity <c_to_ri_entity_b56daa3700> (Architecture <structural>) compiled.
Entity <delay_bram_entity_7429e167ee> compiled.
Entity <delay_bram_entity_7429e167ee> (Architecture <structural>) compiled.
Entity <pfb_coeff_gen_entity_e9d8a7d349> compiled.
Entity <pfb_coeff_gen_entity_e9d8a7d349> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_62640ddb7f> compiled.
Entity <ri_to_c_entity_62640ddb7f> (Architecture <structural>) compiled.
Entity <sync_delay_entity_4e0570d115> compiled.
Entity <sync_delay_entity_4e0570d115> (Architecture <structural>) compiled.
Entity <pol1_in1_first_tap_entity_f782e4fba8> compiled.
Entity <pol1_in1_first_tap_entity_f782e4fba8> (Architecture <structural>) compiled.
Entity <adder_tree1_entity_90ea522bff> compiled.
Entity <adder_tree1_entity_90ea522bff> (Architecture <structural>) compiled.
Entity <adder_tree2_entity_d60253b642> compiled.
Entity <adder_tree2_entity_d60253b642> (Architecture <structural>) compiled.
Entity <pfb_add_tree_entity_eeb2e40a1a> compiled.
Entity <pfb_add_tree_entity_eeb2e40a1a> (Architecture <structural>) compiled.
Entity <pol1_in1_last_tap_entity_87bf560f2d> compiled.
Entity <pol1_in1_last_tap_entity_87bf560f2d> (Architecture <structural>) compiled.
Entity <pol1_in1_tap2_entity_51b09e6130> compiled.
Entity <pol1_in1_tap2_entity_51b09e6130> (Architecture <structural>) compiled.
Entity <pol1_in1_tap3_entity_589ea34790> compiled.
Entity <pol1_in1_tap3_entity_589ea34790> (Architecture <structural>) compiled.
Entity <pfb_fir0_entity_53493745fd> compiled.
Entity <pfb_fir0_entity_53493745fd> (Architecture <structural>) compiled.
Entity <pfb_coeff_gen_entity_33c4c15fa9> compiled.
Entity <pfb_coeff_gen_entity_33c4c15fa9> (Architecture <structural>) compiled.
Entity <pol1_in1_first_tap_entity_49bfd9f585> compiled.
Entity <pol1_in1_first_tap_entity_49bfd9f585> (Architecture <structural>) compiled.
Entity <pfb_add_tree_entity_5393a56386> compiled.
Entity <pfb_add_tree_entity_5393a56386> (Architecture <structural>) compiled.
Entity <pol1_in1_last_tap_entity_42e06cbfef> compiled.
Entity <pol1_in1_last_tap_entity_42e06cbfef> (Architecture <structural>) compiled.
Entity <pol1_in1_tap2_entity_46b2d9fc6b> compiled.
Entity <pol1_in1_tap2_entity_46b2d9fc6b> (Architecture <structural>) compiled.
Entity <pol1_in1_tap3_entity_6f6be6c408> compiled.
Entity <pol1_in1_tap3_entity_6f6be6c408> (Architecture <structural>) compiled.
Entity <pfb_fir1_entity_6880f213e5> compiled.
Entity <pfb_fir1_entity_6880f213e5> (Architecture <structural>) compiled.
Entity <posedge_entity_ac028bf8d0> compiled.
Entity <posedge_entity_ac028bf8d0> (Architecture <structural>) compiled.
Entity <pulse_ext2_entity_af3e587f01> compiled.
Entity <pulse_ext2_entity_af3e587f01> (Architecture <structural>) compiled.
Entity <pulse_ext3_entity_89e91108c9> compiled.
Entity <pulse_ext3_entity_89e91108c9> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_e30b502d91> compiled.
Entity <ri_to_c_entity_e30b502d91> (Architecture <structural>) compiled.
Entity <sram_tvg_entity_70a20dd50c> compiled.
Entity <sram_tvg_entity_70a20dd50c> (Architecture <structural>) compiled.
Entity <sync_delay_entity_5f466b3c41> compiled.
Entity <sync_delay_entity_5f466b3c41> (Architecture <structural>) compiled.
Entity <sync_gen_entity_b491977194> compiled.
Entity <sync_gen_entity_b491977194> (Architecture <structural>) compiled.
Entity <xaui_process_entity_ec66f1ce1b> compiled.
Entity <xaui_process_entity_ec66f1ce1b> (Architecture <structural>) compiled.
Entity <i_128w_2k_10_r310iadc> compiled.
Entity <i_128w_2k_10_r310iadc> (Architecture <structural>) compiled.
Compiling vhdl file "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc_cw.vhd" in Library work.
Entity <xlclkprobe> compiled.
Entity <xlclkprobe> (Architecture <behavior>) compiled.
Entity <xlclockdriver> compiled.
Entity <xlclockdriver> (Architecture <behavior>) compiled.
Entity <default_clock_driver> compiled.
Entity <default_clock_driver> (Architecture <structural>) compiled.
Entity <i_128w_2k_10_r310iadc_cw> compiled.
Entity <i_128w_2k_10_r310iadc_cw> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <i_128w_2k_10_r310iadc_cw> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlclkprobe> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <default_clock_driver> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <i_128w_2k_10_r310iadc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlclockdriver> in library <work> (architecture <behavior>) with generics.
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0

Analyzing hierarchy for entity <adc0_entity_6b78fa1b53> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <adc1_entity_a86e20684c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <adc_clip_detect0_entity_6dd73d58f8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ant_base_offset_ctrl_entity_10120a026d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_to_ri_entity_2485354a01> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <calc_adc_sum_sq0_entity_5605c0c0f9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_a1e126f11c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_da21d47bce83ad78"
	op_arith = 1
	op_width = 16

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_7a138cef7a7cb135"
	op_arith = 1
	op_width = 27

Analyzing hierarchy for entity <dbuf_ct_sram_fft_2x_entity_1e967dd41a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_672d2b8d1e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_e2d047c154> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_9f02caa990> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <edge_detect_entity_8e9c1e46e6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <eq0_entity_91bbc3edb5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <eq1_entity_9996d1cf51> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <eq_coeff0_entity_ffee26f807> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <eq_coeff1_entity_3a84f6aa4b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <eq_coeff2_entity_6d9d4ed2cd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <eq_coeff3_entity_34fd4ccc34> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <feng_ctl_entity_6a48d5210c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft0_entity_e330b148e2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft1_entity_ffa116fe36> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft2x_tvg_entity_e93378a1e1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <gpio_entity_3e8445cfff> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <led6_link_dn_entity_1683a0dcc3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <logical_19a8cd80c8> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_a6d07705dd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_1cef476837> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_5773759131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_adc_levels_entity_8fe3304055> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <neg_edge_ext0_entity_dccdbdd8c2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <neg_edge_ext1_entity_4827f7f517> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <one_ant_a_time_entity_03d66a07c9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <packetiser1_entity_e02a16843a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pfb_fir0_entity_53493745fd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pfb_fir1_entity_6880f213e5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pulse_ext2_entity_af3e587f01> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pulse_ext3_entity_89e91108c9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reinterpret_3f7e3674f6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ri_to_c_entity_e30b502d91> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 26
	new_msb = 26
	x_width = 27
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 32
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 15
	new_msb = 15
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 32
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 16
	new_msb = 16
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 17
	new_msb = 17
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 21
	new_msb = 22
	x_width = 32
	y_width = 2

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 19
	new_msb = 19
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <sram_tvg_entity_70a20dd50c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <sync_gen_entity_b491977194> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xaui0_entity_73db2e8bdf> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xaui_process_entity_ec66f1ce1b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1

Analyzing hierarchy for entity <conv_entity_d89aa5f94d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_75c298d4bc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 7
	a_width = 8
	b_arith = 2
	b_bin_pt = 7
	b_width = 8
	c_a_type = 0
	c_a_width = 8
	c_b_type = 0
	c_b_width = 8
	c_baat = 8
	c_output_width = 16
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_9f8f470cd40e41c7"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 14
	p_width = 16
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <relational_93c11c0f86> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_49a4ecb7de> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 32
	init_value = "00000000000000000000000000000000"

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 1
	init_value = "0"

Analyzing hierarchy for entity <relational_770e12e4ab> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 31
	x_width = 32
	y_width = 32

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <accum_558edb08eb> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mult_98e3c7048f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addrmaker_real_entity_865eab7ef4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_06590e4008> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_2ccd4f2322b1fa6a"
	op_arith = 1
	op_width = 19

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_b75bc1e5be> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_42c705c90b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 18
	x_width = 19
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 19
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 31
	x_width = 36
	y_width = 32

Analyzing hierarchy for entity <sram1_entity_2ed5a81e0d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <sram_entity_96bf684593> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <sync_delay1_entity_19a5e8437d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <logical_dfe2dded7f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_95b0f967bc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_d0a204b7c881b521"
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 5
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xldpram> in library <work> (architecture <behavior>) with generics.
	c_address_width_a = 6
	c_address_width_b = 6
	c_has_sinita = 0
	c_has_sinitb = 0
	c_width_a = 18
	c_width_b = 18
	core_name0 = "dual_port_block_memory_virtex2p_6_1_645b5e379b337a9f"
	latency = 1

Analyzing hierarchy for entity <round1_entity_9ec09abb5e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 10
	x_width = 11
	y_width = 6

Analyzing hierarchy for entity <constant_02482c963a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 18
	init_value = "000000000000000000"

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 6
	init_value = "000000"

Analyzing hierarchy for entity <relational_0c4cc9dc89> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 31
	x_width = 32
	y_width = 26

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 5
	x_width = 32
	y_width = 6

Analyzing hierarchy for entity <constant_e3183ab609> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_7cfb67ea50> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_4a9dc516dd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_be92234dd0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <bi_real_unscr_2x_entity_09890717ae> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_core_entity_7983aad8b5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ri_to_c_entity_7019693a09> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ri_to_c1_entity_573e33b48e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bi_real_unscr_2x_entity_cff8b4d77d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_d90e7950ae> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_a1e126f11c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_1a070f1f35> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_db546eb10e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a1c496ea88> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_1f5cc32f1e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_0f59f02ba5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_822933f89b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_b8a5551b3c16b99b"
	op_arith = 1
	op_width = 17

Analyzing hierarchy for entity <delay_bram_entity_9e1e2816db> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_9d682a1165> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_2af8d8c05a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 3
	x_width = 11
	y_width = 4

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 10
	new_msb = 10
	x_width = 11
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 9
	x_width = 17
	y_width = 10

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 11
	new_msb = 16
	x_width = 17
	y_width = 6

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 16
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 15
	x_width = 16
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 10
	new_msb = 10
	x_width = 17
	y_width = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_62c4475a80> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_ce17a02288> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 3
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_b8a3efcc9651e5d3"
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_9539f41705559a71"
	op_arith = 1
	op_width = 14

Analyzing hierarchy for entity <delay_54d5af2115> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_e18fb31a3d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_9f02caa990> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <edge_entity_d80c921afd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <logical_3927d3238d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_e9e9c2e4f6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_66e06093b2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 13
	new_msb = 13
	x_width = 14
	y_width = 1

Analyzing hierarchy for entity <constant_3afb0a580d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_658945f0a80d459a"
	op_arith = 1
	op_width = 28

Analyzing hierarchy for entity <relational_8759749125> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_bdd7f47790> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_804522374d9edc41"
	op_arith = 1
	op_width = 24

Analyzing hierarchy for entity <relational_831189b190> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reorder_entity_73683e37a7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 24
	new_msb = 31
	x_width = 32
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 15
	x_width = 32
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 16
	new_msb = 23
	x_width = 32
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 32
	y_width = 8

Analyzing hierarchy for entity <square_transposer1_entity_12db029092> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_5a07f4bba2e9cb5e"
	op_arith = 1
	op_width = 56

Analyzing hierarchy for entity <concat_3d6d010511> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_672d2b8d1e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_4ce33ca7e7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_d8eaaced1c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_dc8b84fd59> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 31
	x_width = 64
	y_width = 32

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 7
	x_width = 56
	y_width = 2

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 55
	x_width = 56
	y_width = 48

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 56
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 6
	x_width = 56
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 15
	x_width = 32
	y_width = 14

Analyzing hierarchy for entity <pol1_in1_first_tap_entity_f782e4fba8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in1_last_tap_entity_87bf560f2d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in1_tap2_entity_51b09e6130> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in1_tap3_entity_589ea34790> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in1_first_tap_entity_49bfd9f585> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in1_last_tap_entity_42e06cbfef> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in1_tap2_entity_46b2d9fc6b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in1_tap3_entity_6f6be6c408> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <posedge_entity_ac028bf8d0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_b713aad2a7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_502d6cf7c0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_8e53793314> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_d51df7ac30> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_91ef1678ca> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_b437b02512> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_1fa1686255cc3bb6"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <mux_52ae77d946> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_251f82b86b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 27
	new_msb = 27
	x_width = 28
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_5f466b3c41> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 64
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 8
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 8
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 64
	init_value = "0000000000000000000000000000000000000000000000000000000000000000"

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 32
	new_msb = 63
	x_width = 64
	y_width = 32

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	width = 1

Analyzing hierarchy for entity <concat_83e473517e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_e2b989a05e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_4389dc89bf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 7
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 6
	x_width = 8
	y_width = 7

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000000000000000000"
	latency = 1
	width = 32

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1

Analyzing hierarchy for entity <concat_b27e09722b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 18
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 17
	x_width = 18
	y_width = 10

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 18
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 19
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 4
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 4
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 36
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <reinterpret_86b044698f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlpassthrough> in library <work> (architecture <passthrough_arch>) with generics.
	din_width = 36
	dout_width = 36

Analyzing hierarchy for entity <constant_b366689086> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_d32cd47ecf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_4709ea49b5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_8b4ef4e135e1e3f1"
	op_arith = 1
	op_width = 19

Analyzing hierarchy for entity <mux_1bef4ba0e4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_0f2716ddb5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 1

Analyzing hierarchy for entity <concat_32afb77cd2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_3d1b04c74c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a3d619979c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a629aefb53> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_3ee5f91fcf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 36
	dout_arith = 2
	dout_bin_pt = 3
	dout_width = 4
	latency = 2
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <logical_127a315f20> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 17
	a_width = 18
	b_arith = 1
	b_bin_pt = 0
	b_width = 18
	c_a_type = 0
	c_a_width = 18
	c_b_type = 1
	c_b_width = 18
	c_baat = 18
	c_output_width = 36
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_423ddb9f1e4b69b4"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 17
	p_width = 36
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <mux_9723c3381b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_df53fd8fe7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_9dd1c0d7bf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_069cc8477e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000000"
	latency = 1
	width = 18

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000"
	latency = 1
	width = 6

Analyzing hierarchy for entity <complex_addsub_entity_18ec2b7e61> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_498bc68c14> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_0260fba4aec82188"
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <mux_b75bc1e5be> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_0ffd72e037> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reorder1_entity_4ceec62f48> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reorder_entity_685328f00d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_10_entity_c05fdecae6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_11_entity_6b726dccdb> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_1_entity_d92d817b13> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_2_entity_4f180e53e6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_3_entity_bf18bfd94a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_4_entity_636be03632> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_5_entity_fe11e402bc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_6_entity_52b85899f8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_7_entity_87efef01a9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_8_entity_d926bd956d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_9_entity_01bf3b9f0b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 1020
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_7c2d447100ca50c7"
	count_limited = 1
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 8
	core_name0 = "single_port_block_memory_virtex2p_6_1_7ea60367d40e0967"
	latency = 2

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 3
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <logical_e77c53f8bd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 32
	core_name0 = "single_port_block_memory_virtex2p_6_1_f239e1ef1af0e201"
	latency = 1

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 1023
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_7c2d447100ca50c7"
	count_limited = 0
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 6
	reg_retiming = 0
	width = 8

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	width = 32

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	width = 8

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 8

Analyzing hierarchy for entity <delay_423c6c1400> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 6
	reg_retiming = 0
	width = 2

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 6
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 8
	c_address_width = 8
	c_width = 8
	core_name0 = "distributed_memory_virtex2p_7_1_17126bf86411dabf"
	latency = 2

Analyzing hierarchy for entity <mux_81f00cece7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 9
	x_width = 10
	y_width = 2

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 10
	y_width = 8

Analyzing hierarchy for entity <sync_delay_en_entity_10dd69b277> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <barrel_switcher_entity_f954ef445f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_2b3d5de203345a84"
	op_arith = 1
	op_width = 2

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	width = 8

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 8

Analyzing hierarchy for entity <c_to_ri_entity_b56daa3700> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_bram_entity_7429e167ee> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 7
	a_width = 8
	b_arith = 2
	b_bin_pt = 7
	b_width = 8
	c_a_type = 0
	c_a_width = 8
	c_b_type = 0
	c_b_width = 8
	c_baat = 8
	c_output_width = 16
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_26e459ad9aa810bd"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 14
	p_width = 16
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <pfb_coeff_gen_entity_e9d8a7d349> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ri_to_c_entity_62640ddb7f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 32
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 31
	x_width = 32
	y_width = 24

Analyzing hierarchy for entity <sync_delay_entity_4e0570d115> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_65b7cc6f0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <pfb_add_tree_entity_eeb2e40a1a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_62c4475a80> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 24
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 23
	x_width = 24
	y_width = 16

Analyzing hierarchy for entity <concat_0e2072f8e1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 16
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 15
	x_width = 16
	y_width = 8

Analyzing hierarchy for entity <pfb_coeff_gen_entity_33c4c15fa9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 32
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 31
	x_width = 32
	y_width = 24

Analyzing hierarchy for entity <pfb_add_tree_entity_5393a56386> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_98b461a391> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_3afb0a580d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_c1bd3afa8c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_341763362dbc45a2"
	op_arith = 1
	op_width = 28

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_1ea7543d62> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_8759749125> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 64
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 8
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 8
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000000000000000000000000000000000000000000000000000"
	latency = 1
	width = 64

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000000000000000000"
	width = 32

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 18
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 19
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 4
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 4
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 36
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 17
	din_width = 36
	dout_arith = 2
	dout_bin_pt = 3
	dout_width = 4
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 4

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000000"
	width = 18

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000"
	width = 6

Analyzing hierarchy for entity <addsub_c7ad41276b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_3b890bd063> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_2485354a01> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 2
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <ri_to_c_entity_7019693a09> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <shift_cc70f4526a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_9cf8efebee3199f6"
	latency = 1

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 2047
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_d0a204b7c881b521"
	count_limited = 0
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <delay_0f6b6badfe> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <delay_21355083c1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_0341f7be44> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 10
	c_address_width = 10
	c_width = 10
	core_name0 = "distributed_memory_virtex2p_7_1_4be7d839ed9b4fda"
	latency = 0

Analyzing hierarchy for entity <mux_bdc1db9d7e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 10
	new_msb = 10
	x_width = 11
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 9
	x_width = 11
	y_width = 10

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 10
	c_address_width = 10
	c_width = 10
	core_name0 = "distributed_memory_virtex2p_7_1_47fa87c2abb2be3c"
	latency = 0

Analyzing hierarchy for entity <sync_delay_en_entity_e73e676488> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_fa5bb8f023> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_d7f3c31b59e52df2"
	op_arith = 1
	op_width = 2

Analyzing hierarchy for entity <delay_b_entity_d653569e73> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_4bb6f691f7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 9
	new_msb = 9
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_92b1806c68> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_ca6fe97910> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <counter_9b03e3d644> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_b_entity_fb25b3f622> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 10
	new_msb = 10
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 1
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_833c6eac62> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_6398d31179> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_78a3dd824f4df0df"
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <delay_b_entity_c38d56070c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_099ddb3c2a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_cb9f95a9cb> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_7c2d447100ca50c7"
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <delay_b_entity_7749657680> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 9
	new_msb = 9
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_fb1e034149> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_6448610740> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_7211a68acc7f4ff7"
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <delay_b_entity_4954c80b85> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 8
	x_width = 9
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_c42a107fb2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_c0713d15de> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_f458cc5f96972819"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <delay_b_entity_c43e2ddf0a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 7
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_36ece37c7c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_1a3d93e790> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_045f95c1d8e99a77"
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <delay_b_entity_ee04a0ccc8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 4
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 6
	x_width = 7
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_312fd52df6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_433faf80cb> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_52d6d6d99674748f"
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <delay_b_entity_79bf2d58e7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 5
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 5
	x_width = 6
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_70bb0e805f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_d8828496c0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_dd549111ea74373d"
	op_arith = 1
	op_width = 5

Analyzing hierarchy for entity <delay_b_entity_33018d6e55> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 6
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 4
	x_width = 5
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_cf31187f8b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_6efabbc5cc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_e80093aea990e7ea"
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <delay_b_entity_0004e1fa13> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 7
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 4
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_5b798a5321> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_8510d32eba> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_b8a3efcc9651e5d3"
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <delay_b_entity_21b97b5026> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 8
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 3
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_f61544ec88> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 8

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 6
	width = 8

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 32

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 8

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 8

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 6
	width = 2

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 6
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <constant_fd85eb7067> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_4a391b9a0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_b4ec9de7d1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_715f1205a46a625c"
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <mux_1bef4ba0e4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_6c3ee657fa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_78eac2928d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 2

Analyzing hierarchy for entity <mux_7f6b7da686> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 2
	y_width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 8

Analyzing hierarchy for entity <reinterpret_4389dc89bf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 2044
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_78a3dd824f4df0df"
	count_limited = 1
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 16
	core_name0 = "single_port_block_memory_virtex2p_6_1_287130c77eef8a13"
	latency = 2

Analyzing hierarchy for entity <concat_a1e126f11c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_d0a204b7c881b521"
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	width = 16

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 32
	init_value = "00000000000000000000000000000000"

Analyzing hierarchy for entity <reinterpret_d51df7ac30> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 8
	core_name0 = "single_port_block_memory_virtex2p_6_1_c4da1499b2390313"
	latency = 2

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 8
	core_name0 = "single_port_block_memory_virtex2p_6_1_d13072650a2ab55b"
	latency = 2

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 8
	core_name0 = "single_port_block_memory_virtex2p_6_1_ee12ce34adfa5ec2"
	latency = 2

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 8
	core_name0 = "single_port_block_memory_virtex2p_6_1_fc890bd72b8e4bff"
	latency = 2

Analyzing hierarchy for entity <concat_a369e00c6b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_7025463ea8> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_fd28b32bf8> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_e054d850c5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_7c91b1b314> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_805fe5e395e47402"
	op_arith = 1
	op_width = 12

Analyzing hierarchy for entity <relational_d36fe12c1c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_acb3c05dd0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <adder_tree1_entity_90ea522bff> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <adder_tree2_entity_d60253b642> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 1
	overflow = 2
	quantization = 3

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 1
	overflow = 2
	quantization = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <reinterpret_151459306d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <scale_1768584a8d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 112
	new_msb = 127
	x_width = 128
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 96
	new_msb = 111
	x_width = 128
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 80
	new_msb = 95
	x_width = 128
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 64
	new_msb = 79
	x_width = 128
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 48
	new_msb = 63
	x_width = 128
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 32
	new_msb = 47
	x_width = 128
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 16
	new_msb = 31
	x_width = 128
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 128
	y_width = 16

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000000000000000000000000000000000000000000000000000"
	width = 64

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 4

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 17
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 18

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <constant_a3923dd146> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_0604807f72> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_118598964d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_391d8b1c1f812d67"
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_2147430058> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_b4b277ae0f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_b167d676fa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_0816bd8680> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_of1_entity_059cbdd908> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <mux_5f181dc739> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ri_to_c_entity_7019693a09> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_e5d0b4a1ec> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_entity_a16ec0ee01> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <constant_cda50df78a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_e8ddc079e9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a7e2bb9e12> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_9673efc18b69cc19"
	op_arith = 1
	op_width = 2

Analyzing hierarchy for entity <relational_5f1eb17108> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_f9928864ea> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_entity_3d71ca07e2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <addsub_c7ad41276b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_3b890bd063> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_of1_entity_0aa7df2edc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_610aab71b1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <scale_9f61027ba4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_entity_e81496dc87> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 1021
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_7c2d447100ca50c7"
	count_limited = 1
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_7c11f4ba4337f78b"
	latency = 1

Analyzing hierarchy for entity <mux_1bef4ba0e4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_entity_444bbba757> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 509
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_7211a68acc7f4ff7"
	count_limited = 1
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_8d0734a7cdba160c"
	latency = 1

Analyzing hierarchy for entity <constant_498bc68c14> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_fbc2f0cce1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_f1ac4bddff> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_a071675f8d8d72bb"
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <relational_0ffd72e037> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_f6702ea2f7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_entity_3a0e8a7a27> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 253
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_f458cc5f96972819"
	count_limited = 1
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_a0f8113050ab47e7"
	latency = 1

Analyzing hierarchy for entity <twiddle_entity_49b86cc08f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 125
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_045f95c1d8e99a77"
	count_limited = 1
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_76f23c1003bb9b77"
	latency = 1

Analyzing hierarchy for entity <constant_91ef1678ca> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_e8aae5d3bb> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_b437b02512> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_2d20805488fc03df"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <relational_54048c8b02> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_16235eb2bf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_entity_188df1471a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 61
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_52d6d6d99674748f"
	count_limited = 1
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_e603086fb92aeb5e"
	latency = 1

Analyzing hierarchy for entity <constant_7244cd602b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_7b07120b87> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_180df391de> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_7cce54a04f39ecd8"
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <relational_9a3978c602> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_23065a6aa3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_entity_114c6663ca> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 29
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_dd549111ea74373d"
	count_limited = 1
	op_arith = 1
	op_width = 5

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 5
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_7ff232eaea8dc2aa"
	latency = 1

Analyzing hierarchy for entity <constant_7ea0f2fff7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_961b61f8a1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a267c870be> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_880f7c3a3529b3b1"
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <relational_931d61fb72> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_fe487ce1c7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_entity_e41c8973ab> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 13
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_e80093aea990e7ea"
	count_limited = 1
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 4
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_7068db77349ce284"
	latency = 1

Analyzing hierarchy for entity <constant_fe72737ca0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_ef0e2e5fc6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_582a3706dd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_3241d5218ebd61cd"
	op_arith = 1
	op_width = 5

Analyzing hierarchy for entity <relational_9ece3c8c4e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_dc5bc996c9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_entity_1297d5a90e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 5
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_b8a3efcc9651e5d3"
	count_limited = 1
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_38d4305037783d2c"
	latency = 1

Analyzing hierarchy for entity <constant_4c449dd556> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_145086465d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_67ad97ca70> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_fdd1a28438047006"
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <relational_4d3cfceaf4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_d930162434> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_entity_7d811bb11c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <constant_822933f89b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_469094441c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a1c496ea88> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_d8ae89720b5de7f6"
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <relational_8fc7f5539b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_47b317dab6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 6
	width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 32

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 6
	width = 2

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 6
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 2

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 8

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 16

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 16

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000000000000000000"
	latency = 1
	width = 32

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <xladdsub> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 14
	a_width = 16
	b_arith = 2
	b_bin_pt = 14
	b_width = 16
	c_has_b_out = 0
	c_has_c_out = 0
	c_has_ovfl = 0
	c_has_q = 1
	c_has_q_b_out = 0
	c_has_q_c_out = 0
	c_has_q_ovfl = 0
	c_has_s = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "adder_subtracter_virtex2p_7_0_9301e8703140ec16"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 17
	latency = 1
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 14
	s_width = 17

Analyzing hierarchy for entity <xladdsub> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 14
	a_width = 17
	b_arith = 2
	b_bin_pt = 14
	b_width = 17
	c_has_b_out = 0
	c_has_c_out = 0
	c_has_ovfl = 0
	c_has_q = 1
	c_has_q_b_out = 0
	c_has_q_c_out = 0
	c_has_q_ovfl = 0
	c_has_s = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 18
	core_name0 = "adder_subtracter_virtex2p_7_0_c5dcd9e7347382cf"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 18
	latency = 1
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 14
	s_width = 18

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 17
	old_width = 18
	overflow = 2
	quantization = 3

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	overflow = 2
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 1
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_6e32911fe1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_f6ef4de287> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_2485354a01> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_1234626ab4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 16
	dout_width = 18
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_of_entity_80190dc550> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 9
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 9
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 18

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 16
	a_width = 18
	b_arith = 2
	b_bin_pt = 17
	b_width = 18
	c_a_type = 0
	c_a_width = 18
	c_b_type = 0
	c_b_width = 18
	c_baat = 18
	c_output_width = 36
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_3ccc2842ec4e2cc9"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 33
	p_width = 36
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 17
	a_width = 18
	b_arith = 2
	b_bin_pt = 16
	b_width = 18
	c_a_type = 0
	c_a_width = 18
	c_b_type = 0
	c_b_width = 18
	c_baat = 18
	c_output_width = 36
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_3ccc2842ec4e2cc9"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 33
	p_width = 36
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 36

Analyzing hierarchy for entity <coeff_gen_entity_d143ad835d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 18
	din_width = 20
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 1
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_0260fba4aec82188"
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 6
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <mux_74a3397f06> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <negate_5f0430c69b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 9
	new_msb = 9
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <addsub_c7ad41276b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_3b890bd063> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <coeff_gen_entity_e26d6c53fd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_6c6d6f9ac5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 16
	a_width = 18
	b_arith = 2
	b_bin_pt = 17
	b_width = 18
	c_a_type = 0
	c_a_width = 18
	c_b_type = 0
	c_b_width = 18
	c_baat = 18
	c_output_width = 36
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_3ccc2842ec4e2cc9"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 33
	p_width = 36
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 17
	a_width = 18
	b_arith = 2
	b_bin_pt = 16
	b_width = 18
	c_a_type = 0
	c_a_width = 18
	c_b_type = 0
	c_b_width = 18
	c_baat = 18
	c_output_width = 36
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_3ccc2842ec4e2cc9"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 33
	p_width = 36
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 17
	a_width = 18
	b_arith = 2
	b_bin_pt = 16
	b_width = 18
	c_a_type = 0
	c_a_width = 18
	c_b_type = 0
	c_b_width = 18
	c_baat = 18
	c_output_width = 36
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_3ccc2842ec4e2cc9"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 33
	p_width = 36
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <coeff_gen_entity_2a092a5352> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 16
	a_width = 18
	b_arith = 2
	b_bin_pt = 17
	b_width = 18
	c_a_type = 0
	c_a_width = 18
	c_b_type = 0
	c_b_width = 18
	c_baat = 18
	c_output_width = 36
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_3ccc2842ec4e2cc9"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 33
	p_width = 36
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 17
	a_width = 18
	b_arith = 2
	b_bin_pt = 16
	b_width = 18
	c_a_type = 0
	c_a_width = 18
	c_b_type = 0
	c_b_width = 18
	c_baat = 18
	c_output_width = 36
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_3ccc2842ec4e2cc9"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 33
	p_width = 36
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 17
	a_width = 18
	b_arith = 2
	b_bin_pt = 16
	b_width = 18
	c_a_type = 0
	c_a_width = 18
	c_b_type = 0
	c_b_width = 18
	c_baat = 18
	c_output_width = 36
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_3ccc2842ec4e2cc9"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 33
	p_width = 36
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <coeff_gen_entity_bfe45ec504> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_58a43f7506> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_f1b8f12ad3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <addsub_c7ad41276b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_c7ad41276b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <coeff_gen_entity_1e2d4b272d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 2

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 16

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 16

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000000000000000000"
	width = 32

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 19
	old_width = 24
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex2p_7_0_7c2d447100ca50c7"
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <ri_to_c_entity_7019693a09> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_189ab7d9865256c9"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_a255629948a6346d"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 9
	x_width = 10
	y_width = 9

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 17
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 16
	dout_width = 18
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 33
	din_width = 36
	dout_arith = 2
	dout_bin_pt = 18
	dout_width = 21
	latency = 1
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 9
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 9
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 36

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_64284d314c575990"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_7e236f8fce9276a5"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 9
	x_width = 10
	y_width = 10

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 18
	old_width = 20
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 6
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "distributed_memory_virtex2p_7_1_24095e62b7dd5149"
	latency = 2

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "distributed_memory_virtex2p_7_1_ff1763ab93720ffc"
	latency = 2

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 9
	x_width = 10
	y_width = 2

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_05a95f2267c44dc1"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_d8668151357aa642"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 9
	x_width = 10
	y_width = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 4
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_3f3ce445ea788123"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 4
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_23fb8628204eb2c1"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 9
	x_width = 10
	y_width = 4

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 5
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_5d43f95b93fd9344"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 5
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_b70993b7b8d8be43"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 9
	x_width = 10
	y_width = 5

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_42a5b8ca1bc39b96"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_8f872a02ff02aadb"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 9
	x_width = 10
	y_width = 6

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_baae78c6cf62a88f"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_578f4a8fb59b1f38"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 9
	x_width = 10
	y_width = 7

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_f9f47a6cb9d2aa15"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_6394d46b7454c18a"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 9
	x_width = 10
	y_width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 1
	new_arith = 2
	new_bin_pt = 18
	new_width = 21
	old_arith = 2
	old_bin_pt = 33
	old_width = 36
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 9
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 9
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 6
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 21

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 21


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <i_128w_2k_10_r310iadc_cw> in library <work> (Architecture <structural>).
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x424>.
    Set property "syn_keep = TRUE" for signal <persistentdff_inst_q>.
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc_cw.vhd" line 673: Unconnected output port 'fakeOutForXst' of component 'xlclkprobe'.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "optimize_primitives = FALSE" for instance <persistentdff_inst> in unit <i_128w_2k_10_r310iadc_cw>.
    Set property "syn_black_box = TRUE" for instance <persistentdff_inst> in unit <i_128w_2k_10_r310iadc_cw>.
    Set property "syn_noprune = TRUE" for instance <persistentdff_inst> in unit <i_128w_2k_10_r310iadc_cw>.
Entity <i_128w_2k_10_r310iadc_cw> analyzed. Unit <i_128w_2k_10_r310iadc_cw> generated.

Analyzing Entity <xlclkprobe> in library <work> (Architecture <behavior>).
Entity <xlclkprobe> analyzed. Unit <xlclkprobe> generated.

Analyzing Entity <default_clock_driver> in library <work> (Architecture <structural>).
    Set property "syn_noprune = TRUE" for unit <default_clock_driver>.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc_cw.vhd" line 393: Unconnected output port 'clr' of component 'xlclockdriver'.
Entity <default_clock_driver> analyzed. Unit <default_clock_driver> generated.

Analyzing generic Entity <xlclockdriver> in library <work> (Architecture <behavior>).
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
Entity <xlclockdriver> analyzed. Unit <xlclockdriver> generated.

Analyzing generic Entity <synth_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1
Entity <synth_reg_w_init.1> analyzed. Unit <synth_reg_w_init.1> generated.

Analyzing generic Entity <single_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.1> analyzed. Unit <single_reg_w_init.1> generated.

Analyzing Entity <i_128w_2k_10_r310iadc> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 43359: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 43359: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 43359: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 43374: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 43374: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 43374: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <i_128w_2k_10_r310iadc> analyzed. Unit <i_128w_2k_10_r310iadc> generated.

Analyzing Entity <adc0_entity_6b78fa1b53> in library <work> (Architecture <structural>).
Entity <adc0_entity_6b78fa1b53> analyzed. Unit <adc0_entity_6b78fa1b53> generated.

Analyzing Entity <conv_entity_d89aa5f94d> in library <work> (Architecture <structural>).
Entity <conv_entity_d89aa5f94d> analyzed. Unit <conv_entity_d89aa5f94d> generated.

Analyzing Entity <concat_83e473517e> in library <work> (Architecture <behavior>).
Entity <concat_83e473517e> analyzed. Unit <concat_83e473517e> generated.

Analyzing Entity <inverter_e2b989a05e> in library <work> (Architecture <behavior>).
Entity <inverter_e2b989a05e> analyzed. Unit <inverter_e2b989a05e> generated.

Analyzing Entity <reinterpret_4389dc89bf> in library <work> (Architecture <behavior>).
Entity <reinterpret_4389dc89bf> analyzed. Unit <reinterpret_4389dc89bf> generated.

Analyzing generic Entity <xlslice.38> in library <work> (Architecture <behavior>).
	new_lsb = 7
	new_msb = 7
	x_width = 8
	y_width = 1
Entity <xlslice.38> analyzed. Unit <xlslice.38> generated.

Analyzing generic Entity <xlslice.39> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 6
	x_width = 8
	y_width = 7
Entity <xlslice.39> analyzed. Unit <xlslice.39> generated.

Analyzing Entity <adc1_entity_a86e20684c> in library <work> (Architecture <structural>).
Entity <adc1_entity_a86e20684c> analyzed. Unit <adc1_entity_a86e20684c> generated.

Analyzing Entity <adc_clip_detect0_entity_6dd73d58f8> in library <work> (Architecture <structural>).
Entity <adc_clip_detect0_entity_6dd73d58f8> analyzed. Unit <adc_clip_detect0_entity_6dd73d58f8> generated.

Analyzing Entity <constant_75c298d4bc> in library <work> (Architecture <behavior>).
Entity <constant_75c298d4bc> analyzed. Unit <constant_75c298d4bc> generated.

Analyzing generic Entity <xlmult_v9_0.1> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 7
	a_width = 8
	b_arith = 2
	b_bin_pt = 7
	b_width = 8
	c_a_type = 0
	c_a_width = 8
	c_b_type = 0
	c_b_width = 8
	c_baat = 8
	c_output_width = 16
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_9f8f470cd40e41c7"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 14
	p_width = 16
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlmult_v9_0.1>.
Entity <xlmult_v9_0.1> analyzed. Unit <xlmult_v9_0.1> generated.

Analyzing Entity <relational_93c11c0f86> in library <work> (Architecture <behavior>).
Entity <relational_93c11c0f86> analyzed. Unit <relational_93c11c0f86> generated.

Analyzing Entity <ant_base_offset_ctrl_entity_10120a026d> in library <work> (Architecture <structural>).
Entity <ant_base_offset_ctrl_entity_10120a026d> analyzed. Unit <ant_base_offset_ctrl_entity_10120a026d> generated.

Analyzing Entity <constant_49a4ecb7de> in library <work> (Architecture <behavior>).
Entity <constant_49a4ecb7de> analyzed. Unit <constant_49a4ecb7de> generated.

Analyzing Entity <logical_80f90b97d0> in library <work> (Architecture <behavior>).
Entity <logical_80f90b97d0> analyzed. Unit <logical_80f90b97d0> generated.

Analyzing generic Entity <xlregister.1> in library <work> (Architecture <behavior>).
	d_width = 32
	init_value = "00000000000000000000000000000000"
Entity <xlregister.1> analyzed. Unit <xlregister.1> generated.

Analyzing generic Entity <synth_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000000000000000000000000"
	latency = 1
	width = 32
Entity <synth_reg_w_init.2> analyzed. Unit <synth_reg_w_init.2> generated.

Analyzing generic Entity <single_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000000000000000000000000"
	width = 32
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.2> analyzed. Unit <single_reg_w_init.2> generated.

Analyzing generic Entity <xlregister.2> in library <work> (Architecture <behavior>).
	d_width = 1
	init_value = "0"
Entity <xlregister.2> analyzed. Unit <xlregister.2> generated.

Analyzing generic Entity <synth_reg_w_init.3> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1
Entity <synth_reg_w_init.3> analyzed. Unit <synth_reg_w_init.3> generated.

Analyzing generic Entity <single_reg_w_init.3> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0"
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.3> analyzed. Unit <single_reg_w_init.3> generated.

Analyzing Entity <relational_770e12e4ab> in library <work> (Architecture <behavior>).
Entity <relational_770e12e4ab> analyzed. Unit <relational_770e12e4ab> generated.

Analyzing generic Entity <xlslice.9> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 31
	x_width = 32
	y_width = 32
Entity <xlslice.9> analyzed. Unit <xlslice.9> generated.

Analyzing Entity <c_to_ri_entity_2485354a01> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_2485354a01> analyzed. Unit <c_to_ri_entity_2485354a01> generated.

Analyzing Entity <reinterpret_9a0fa0f632> in library <work> (Architecture <behavior>).
Entity <reinterpret_9a0fa0f632> analyzed. Unit <reinterpret_9a0fa0f632> generated.

Analyzing generic Entity <xlslice.10> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18
Entity <xlslice.10> analyzed. Unit <xlslice.10> generated.

Analyzing generic Entity <xlslice.11> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18
Entity <xlslice.11> analyzed. Unit <xlslice.11> generated.

Analyzing Entity <calc_adc_sum_sq0_entity_5605c0c0f9> in library <work> (Architecture <structural>).
Entity <calc_adc_sum_sq0_entity_5605c0c0f9> analyzed. Unit <calc_adc_sum_sq0_entity_5605c0c0f9> generated.

Analyzing Entity <accum_558edb08eb> in library <work> (Architecture <behavior>).
Entity <accum_558edb08eb> analyzed. Unit <accum_558edb08eb> generated.

Analyzing Entity <mult_98e3c7048f> in library <work> (Architecture <behavior>).
Entity <mult_98e3c7048f> analyzed. Unit <mult_98e3c7048f> generated.

Analyzing Entity <concat_a1e126f11c> in library <work> (Architecture <behavior>).
Entity <concat_a1e126f11c> analyzed. Unit <concat_a1e126f11c> generated.

Analyzing Entity <constant_6293007044> in library <work> (Architecture <behavior>).
Entity <constant_6293007044> analyzed. Unit <constant_6293007044> generated.

Analyzing Entity <constant_963ed6358a> in library <work> (Architecture <behavior>).
Entity <constant_963ed6358a> analyzed. Unit <constant_963ed6358a> generated.

Analyzing generic Entity <xlcounter_free.1> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_da21d47bce83ad78"
	op_arith = 1
	op_width = 16
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp33.core_instance33> in unit <xlcounter_free.1>.
Entity <xlcounter_free.1> analyzed. Unit <xlcounter_free.1> generated.

Analyzing generic Entity <xlcounter_free.2> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_7a138cef7a7cb135"
	op_arith = 1
	op_width = 27
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp34.core_instance34> in unit <xlcounter_free.2>.
Entity <xlcounter_free.2> analyzed. Unit <xlcounter_free.2> generated.

Analyzing Entity <dbuf_ct_sram_fft_2x_entity_1e967dd41a> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 21172: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 21172: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 21172: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <dbuf_ct_sram_fft_2x_entity_1e967dd41a> analyzed. Unit <dbuf_ct_sram_fft_2x_entity_1e967dd41a> generated.

Analyzing Entity <addrmaker_real_entity_865eab7ef4> in library <work> (Architecture <structural>).
Entity <addrmaker_real_entity_865eab7ef4> analyzed. Unit <addrmaker_real_entity_865eab7ef4> generated.

Analyzing Entity <concat_b27e09722b> in library <work> (Architecture <behavior>).
Entity <concat_b27e09722b> analyzed. Unit <concat_b27e09722b> generated.

Analyzing generic Entity <xlslice.40> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 7
	x_width = 18
	y_width = 8
Entity <xlslice.40> analyzed. Unit <xlslice.40> generated.

Analyzing generic Entity <xlslice.41> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 17
	x_width = 18
	y_width = 10
Entity <xlslice.41> analyzed. Unit <xlslice.41> generated.

Analyzing Entity <constant_06590e4008> in library <work> (Architecture <behavior>).
Entity <constant_06590e4008> analyzed. Unit <constant_06590e4008> generated.

Analyzing generic Entity <xlcounter_free.3> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_2ccd4f2322b1fa6a"
	op_arith = 1
	op_width = 19
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_free.3>.
Entity <xlcounter_free.3> analyzed. Unit <xlcounter_free.3> generated.

Analyzing generic Entity <xldelay.1> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	width = 1
Entity <xldelay.1> analyzed. Unit <xldelay.1> generated.

Analyzing generic Entity <synth_reg.1> in library <work> (Architecture <structural>).
	latency = 4
	width = 1
Entity <synth_reg.1> analyzed. Unit <synth_reg.1> generated.

Analyzing generic Entity <srl17e.1> in library <work> (Architecture <structural>).
	latency = 4
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.1> analyzed. Unit <srl17e.1> generated.

Analyzing Entity <inverter_e5b38cca3b> in library <work> (Architecture <behavior>).
Entity <inverter_e5b38cca3b> analyzed. Unit <inverter_e5b38cca3b> generated.

Analyzing Entity <mux_b75bc1e5be> in library <work> (Architecture <behavior>).
Entity <mux_b75bc1e5be> analyzed. Unit <mux_b75bc1e5be> generated.

Analyzing Entity <mux_42c705c90b> in library <work> (Architecture <behavior>).
Entity <mux_42c705c90b> analyzed. Unit <mux_42c705c90b> generated.

Analyzing generic Entity <xlslice.12> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 18
	x_width = 19
	y_width = 1
Entity <xlslice.12> analyzed. Unit <xlslice.12> generated.

Analyzing generic Entity <xlslice.13> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 17
	x_width = 19
	y_width = 18
Entity <xlslice.13> analyzed. Unit <xlslice.13> generated.

Analyzing generic Entity <xlslice.14> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 31
	x_width = 36
	y_width = 32
Entity <xlslice.14> analyzed. Unit <xlslice.14> generated.

Analyzing Entity <sram1_entity_2ed5a81e0d> in library <work> (Architecture <structural>).
Entity <sram1_entity_2ed5a81e0d> analyzed. Unit <sram1_entity_2ed5a81e0d> generated.

Analyzing generic Entity <xlconvert.6> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 18
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 19
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.6> analyzed. Unit <xlconvert.6> generated.

Analyzing generic Entity <convert_func_call.5> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 18
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 19
	overflow = 1
	quantization = 1
Entity <convert_func_call.5> analyzed. Unit <convert_func_call.5> generated.

Analyzing generic Entity <xlconvert.7> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 4
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 4
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.7> analyzed. Unit <xlconvert.7> generated.

Analyzing generic Entity <convert_func_call.6> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 4
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 4
	overflow = 1
	quantization = 1
Entity <convert_func_call.6> analyzed. Unit <convert_func_call.6> generated.

Analyzing generic Entity <xlconvert.8> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 36
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.8> analyzed. Unit <xlconvert.8> generated.

Analyzing generic Entity <convert_func_call.7> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 36
	overflow = 1
	quantization = 1
Entity <convert_func_call.7> analyzed. Unit <convert_func_call.7> generated.

Analyzing generic Entity <xlconvert.1> in library <work> (Architecture <behavior>).
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.1> analyzed. Unit <xlconvert.1> generated.

Analyzing Entity <reinterpret_86b044698f> in library <work> (Architecture <behavior>).
Entity <reinterpret_86b044698f> analyzed. Unit <reinterpret_86b044698f> generated.

Analyzing generic Entity <xlpassthrough> in library <work> (Architecture <passthrough_arch>).
	din_width = 36
	dout_width = 36
Entity <xlpassthrough> analyzed. Unit <xlpassthrough> generated.

Analyzing Entity <sram_entity_96bf684593> in library <work> (Architecture <structural>).
Entity <sram_entity_96bf684593> analyzed. Unit <sram_entity_96bf684593> generated.

Analyzing Entity <sync_delay1_entity_19a5e8437d> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 21015: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay1_entity_19a5e8437d> analyzed. Unit <sync_delay1_entity_19a5e8437d> generated.

Analyzing Entity <constant_b366689086> in library <work> (Architecture <behavior>).
Entity <constant_b366689086> analyzed. Unit <constant_b366689086> generated.

Analyzing Entity <constant_d32cd47ecf> in library <work> (Architecture <behavior>).
Entity <constant_d32cd47ecf> analyzed. Unit <constant_d32cd47ecf> generated.

Analyzing Entity <constant_4709ea49b5> in library <work> (Architecture <behavior>).
Entity <constant_4709ea49b5> analyzed. Unit <constant_4709ea49b5> generated.

Analyzing generic Entity <xlcounter_free.12> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_8b4ef4e135e1e3f1"
	op_arith = 1
	op_width = 19
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_free.12>.
Entity <xlcounter_free.12> analyzed. Unit <xlcounter_free.12> generated.

Analyzing Entity <logical_aacf6e1b0e> in library <work> (Architecture <behavior>).
Entity <logical_aacf6e1b0e> analyzed. Unit <logical_aacf6e1b0e> generated.

Analyzing Entity <mux_1bef4ba0e4> in library <work> (Architecture <behavior>).
Entity <mux_1bef4ba0e4> analyzed. Unit <mux_1bef4ba0e4> generated.

Analyzing Entity <relational_0f2716ddb5> in library <work> (Architecture <behavior>).
Entity <relational_0f2716ddb5> analyzed. Unit <relational_0f2716ddb5> generated.

Analyzing Entity <relational_502d6cf7c0> in library <work> (Architecture <behavior>).
Entity <relational_502d6cf7c0> analyzed. Unit <relational_502d6cf7c0> generated.

Analyzing Entity <delay_672d2b8d1e> in library <work> (Architecture <behavior>).
Entity <delay_672d2b8d1e> analyzed. Unit <delay_672d2b8d1e> generated.

Analyzing Entity <delay_e2d047c154> in library <work> (Architecture <behavior>).
Entity <delay_e2d047c154> analyzed. Unit <delay_e2d047c154> generated.

Analyzing Entity <delay_9f02caa990> in library <work> (Architecture <behavior>).
Entity <delay_9f02caa990> analyzed. Unit <delay_9f02caa990> generated.

Analyzing Entity <edge_detect_entity_8e9c1e46e6> in library <work> (Architecture <structural>).
Entity <edge_detect_entity_8e9c1e46e6> analyzed. Unit <edge_detect_entity_8e9c1e46e6> generated.

Analyzing generic Entity <xldelay.2> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 1
Entity <xldelay.2> analyzed. Unit <xldelay.2> generated.

Analyzing generic Entity <synth_reg.2> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
Entity <synth_reg.2> analyzed. Unit <synth_reg.2> generated.

Analyzing generic Entity <srl17e.2> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.2> analyzed. Unit <srl17e.2> generated.

Analyzing Entity <logical_dfe2dded7f> in library <work> (Architecture <behavior>).
Entity <logical_dfe2dded7f> analyzed. Unit <logical_dfe2dded7f> generated.

Analyzing Entity <eq0_entity_91bbc3edb5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 21854: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 21854: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 21854: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:753 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 21897: Unconnected output port 'doutb' of component 'xldpram'.
Entity <eq0_entity_91bbc3edb5> analyzed. Unit <eq0_entity_91bbc3edb5> generated.

Analyzing Entity <constant_95b0f967bc> in library <work> (Architecture <behavior>).
Entity <constant_95b0f967bc> analyzed. Unit <constant_95b0f967bc> generated.

Analyzing generic Entity <xlcounter_free.4> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_d0a204b7c881b521"
	op_arith = 1
	op_width = 11
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlcounter_free.4>.
Entity <xlcounter_free.4> analyzed. Unit <xlcounter_free.4> generated.

Analyzing generic Entity <xldelay.3> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 36
Entity <xldelay.3> analyzed. Unit <xldelay.3> generated.

Analyzing generic Entity <synth_reg.3> in library <work> (Architecture <structural>).
	latency = 1
	width = 36
Entity <synth_reg.3> analyzed. Unit <synth_reg.3> generated.

Analyzing generic Entity <srl17e.3> in library <work> (Architecture <structural>).
	latency = 1
	width = 36
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.3> analyzed. Unit <srl17e.3> generated.

Analyzing generic Entity <xldelay.4> in library <work> (Architecture <behavior>).
	latency = 5
	reg_retiming = 0
	width = 1
Entity <xldelay.4> analyzed. Unit <xldelay.4> generated.

Analyzing generic Entity <synth_reg.4> in library <work> (Architecture <structural>).
	latency = 5
	width = 1
Entity <synth_reg.4> analyzed. Unit <synth_reg.4> generated.

Analyzing generic Entity <srl17e.4> in library <work> (Architecture <structural>).
	latency = 5
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.4> analyzed. Unit <srl17e.4> generated.

Analyzing generic Entity <xldpram> in library <work> (Architecture <behavior>).
	c_address_width_a = 6
	c_address_width_b = 6
	c_has_sinita = 0
	c_has_sinitb = 0
	c_width_a = 18
	c_width_b = 18
	core_name0 = "dual_port_block_memory_virtex2p_6_1_645b5e379b337a9f"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xldpram>.
Entity <xldpram> analyzed. Unit <xldpram> generated.

Analyzing Entity <round1_entity_9ec09abb5e> in library <work> (Architecture <structural>).
Entity <round1_entity_9ec09abb5e> analyzed. Unit <round1_entity_9ec09abb5e> generated.

Analyzing Entity <concat_1a070f1f35> in library <work> (Architecture <behavior>).
Entity <concat_1a070f1f35> analyzed. Unit <concat_1a070f1f35> generated.

Analyzing Entity <concat_32afb77cd2> in library <work> (Architecture <behavior>).
Entity <concat_32afb77cd2> analyzed. Unit <concat_32afb77cd2> generated.

Analyzing Entity <constant_3d1b04c74c> in library <work> (Architecture <behavior>).
Entity <constant_3d1b04c74c> analyzed. Unit <constant_3d1b04c74c> generated.

Analyzing Entity <constant_a3d619979c> in library <work> (Architecture <behavior>).
Entity <constant_a3d619979c> analyzed. Unit <constant_a3d619979c> generated.

Analyzing Entity <constant_a629aefb53> in library <work> (Architecture <behavior>).
Entity <constant_a629aefb53> analyzed. Unit <constant_a629aefb53> generated.

Analyzing Entity <constant_3ee5f91fcf> in library <work> (Architecture <behavior>).
Entity <constant_3ee5f91fcf> analyzed. Unit <constant_3ee5f91fcf> generated.

Analyzing generic Entity <xlconvert.9> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 36
	dout_arith = 2
	dout_bin_pt = 3
	dout_width = 4
	latency = 2
	overflow = 1
	quantization = 3
Entity <xlconvert.9> analyzed. Unit <xlconvert.9> generated.

Analyzing generic Entity <convert_func_call.8> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 17
	din_width = 36
	dout_arith = 2
	dout_bin_pt = 3
	dout_width = 4
	overflow = 1
	quantization = 3
Entity <convert_func_call.8> analyzed. Unit <convert_func_call.8> generated.

Analyzing generic Entity <synth_reg.5> in library <work> (Architecture <structural>).
	latency = 2
	width = 4
Entity <synth_reg.5> analyzed. Unit <synth_reg.5> generated.

Analyzing generic Entity <srl17e.5> in library <work> (Architecture <structural>).
	latency = 2
	width = 4
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.5> analyzed. Unit <srl17e.5> generated.

Analyzing Entity <logical_127a315f20> in library <work> (Architecture <behavior>).
Entity <logical_127a315f20> analyzed. Unit <logical_127a315f20> generated.

Analyzing generic Entity <xlmult_v9_0.2> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 17
	a_width = 18
	b_arith = 1
	b_bin_pt = 0
	b_width = 18
	c_a_type = 0
	c_a_width = 18
	c_b_type = 1
	c_b_width = 18
	c_baat = 18
	c_output_width = 36
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_423ddb9f1e4b69b4"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 17
	p_width = 36
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlmult_v9_0.2>.
Entity <xlmult_v9_0.2> analyzed. Unit <xlmult_v9_0.2> generated.

Analyzing Entity <mux_9723c3381b> in library <work> (Architecture <behavior>).
Entity <mux_9723c3381b> analyzed. Unit <mux_9723c3381b> generated.

Analyzing Entity <reinterpret_df53fd8fe7> in library <work> (Architecture <behavior>).
Entity <reinterpret_df53fd8fe7> analyzed. Unit <reinterpret_df53fd8fe7> generated.

Analyzing Entity <relational_9dd1c0d7bf> in library <work> (Architecture <behavior>).
Entity <relational_9dd1c0d7bf> analyzed. Unit <relational_9dd1c0d7bf> generated.

Analyzing Entity <relational_069cc8477e> in library <work> (Architecture <behavior>).
Entity <relational_069cc8477e> analyzed. Unit <relational_069cc8477e> generated.

Analyzing generic Entity <xlslice.15> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 10
	x_width = 11
	y_width = 6
Entity <xlslice.15> analyzed. Unit <xlslice.15> generated.

Analyzing Entity <eq1_entity_9996d1cf51> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 22011: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 22011: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 22011: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:753 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 22040: Unconnected output port 'doutb' of component 'xldpram'.
Entity <eq1_entity_9996d1cf51> analyzed. Unit <eq1_entity_9996d1cf51> generated.

Analyzing Entity <eq_coeff0_entity_ffee26f807> in library <work> (Architecture <structural>).
Entity <eq_coeff0_entity_ffee26f807> analyzed. Unit <eq_coeff0_entity_ffee26f807> generated.

Analyzing Entity <constant_02482c963a> in library <work> (Architecture <behavior>).
Entity <constant_02482c963a> analyzed. Unit <constant_02482c963a> generated.

Analyzing generic Entity <xlregister.3> in library <work> (Architecture <behavior>).
	d_width = 18
	init_value = "000000000000000000"
Entity <xlregister.3> analyzed. Unit <xlregister.3> generated.

Analyzing generic Entity <synth_reg_w_init.4> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000000"
	latency = 1
	width = 18
Entity <synth_reg_w_init.4> analyzed. Unit <synth_reg_w_init.4> generated.

Analyzing generic Entity <single_reg_w_init.4> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000000"
	width = 18
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.4> analyzed. Unit <single_reg_w_init.4> generated.

Analyzing generic Entity <xlregister.4> in library <work> (Architecture <behavior>).
	d_width = 6
	init_value = "000000"
Entity <xlregister.4> analyzed. Unit <xlregister.4> generated.

Analyzing generic Entity <synth_reg_w_init.5> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000"
	latency = 1
	width = 6
Entity <synth_reg_w_init.5> analyzed. Unit <synth_reg_w_init.5> generated.

Analyzing generic Entity <single_reg_w_init.5> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000"
	width = 6
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.5> analyzed. Unit <single_reg_w_init.5> generated.

Analyzing Entity <relational_0c4cc9dc89> in library <work> (Architecture <behavior>).
Entity <relational_0c4cc9dc89> analyzed. Unit <relational_0c4cc9dc89> generated.

Analyzing generic Entity <xlslice.16> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 31
	x_width = 32
	y_width = 26
Entity <xlslice.16> analyzed. Unit <xlslice.16> generated.

Analyzing generic Entity <xlslice.17> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 5
	x_width = 32
	y_width = 6
Entity <xlslice.17> analyzed. Unit <xlslice.17> generated.

Analyzing Entity <eq_coeff1_entity_3a84f6aa4b> in library <work> (Architecture <structural>).
Entity <eq_coeff1_entity_3a84f6aa4b> analyzed. Unit <eq_coeff1_entity_3a84f6aa4b> generated.

Analyzing Entity <constant_e3183ab609> in library <work> (Architecture <behavior>).
Entity <constant_e3183ab609> analyzed. Unit <constant_e3183ab609> generated.

Analyzing Entity <eq_coeff2_entity_6d9d4ed2cd> in library <work> (Architecture <structural>).
Entity <eq_coeff2_entity_6d9d4ed2cd> analyzed. Unit <eq_coeff2_entity_6d9d4ed2cd> generated.

Analyzing Entity <constant_7cfb67ea50> in library <work> (Architecture <behavior>).
Entity <constant_7cfb67ea50> analyzed. Unit <constant_7cfb67ea50> generated.

Analyzing Entity <eq_coeff3_entity_34fd4ccc34> in library <work> (Architecture <structural>).
Entity <eq_coeff3_entity_34fd4ccc34> analyzed. Unit <eq_coeff3_entity_34fd4ccc34> generated.

Analyzing Entity <constant_4a9dc516dd> in library <work> (Architecture <behavior>).
Entity <constant_4a9dc516dd> analyzed. Unit <constant_4a9dc516dd> generated.

Analyzing Entity <feng_ctl_entity_6a48d5210c> in library <work> (Architecture <structural>).
Entity <feng_ctl_entity_6a48d5210c> analyzed. Unit <feng_ctl_entity_6a48d5210c> generated.

Analyzing Entity <constant_be92234dd0> in library <work> (Architecture <behavior>).
Entity <constant_be92234dd0> analyzed. Unit <constant_be92234dd0> generated.

Analyzing Entity <fft0_entity_e330b148e2> in library <work> (Architecture <structural>).
Entity <fft0_entity_e330b148e2> analyzed. Unit <fft0_entity_e330b148e2> generated.

Analyzing Entity <bi_real_unscr_2x_entity_09890717ae> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 23556: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 23556: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 23556: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <bi_real_unscr_2x_entity_09890717ae> analyzed. Unit <bi_real_unscr_2x_entity_09890717ae> generated.

Analyzing Entity <complex_addsub_entity_18ec2b7e61> in library <work> (Architecture <structural>).
Entity <complex_addsub_entity_18ec2b7e61> analyzed. Unit <complex_addsub_entity_18ec2b7e61> generated.

Analyzing Entity <addsub_c7ad41276b> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_c7ad41276b> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_c7ad41276b> analyzed. Unit <addsub_c7ad41276b> generated.

Analyzing generic Entity <synth_reg_w_init.7> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3
Entity <synth_reg_w_init.7> analyzed. Unit <synth_reg_w_init.7> generated.

Analyzing generic Entity <single_reg_w_init.7> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	width = 3
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10358: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.7> analyzed. Unit <single_reg_w_init.7> generated.

Analyzing Entity <addsub_3b890bd063> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_3b890bd063> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_3b890bd063> analyzed. Unit <addsub_3b890bd063> generated.

Analyzing generic Entity <xlconvert.10> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 2
	overflow = 1
	quantization = 3
Entity <xlconvert.10> analyzed. Unit <xlconvert.10> generated.

Analyzing generic Entity <convert_func_call.9> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 17
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	overflow = 1
	quantization = 3
Entity <convert_func_call.9> analyzed. Unit <convert_func_call.9> generated.

Analyzing generic Entity <synth_reg.16> in library <work> (Architecture <structural>).
	latency = 2
	width = 18
Entity <synth_reg.16> analyzed. Unit <synth_reg.16> generated.

Analyzing generic Entity <srl17e.16> in library <work> (Architecture <structural>).
	latency = 2
	width = 18
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.16> analyzed. Unit <srl17e.16> generated.

Analyzing Entity <shift_cc70f4526a> in library <work> (Architecture <behavior>).
Entity <shift_cc70f4526a> analyzed. Unit <shift_cc70f4526a> generated.

Analyzing Entity <constant_498bc68c14> in library <work> (Architecture <behavior>).
Entity <constant_498bc68c14> analyzed. Unit <constant_498bc68c14> generated.

Analyzing generic Entity <xlcounter_free.13> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_0260fba4aec82188"
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlcounter_free.13>.
Entity <xlcounter_free.13> analyzed. Unit <xlcounter_free.13> generated.

Analyzing Entity <relational_0ffd72e037> in library <work> (Architecture <behavior>).
Entity <relational_0ffd72e037> analyzed. Unit <relational_0ffd72e037> generated.

Analyzing Entity <reorder1_entity_4ceec62f48> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 23360: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <reorder1_entity_4ceec62f48> analyzed. Unit <reorder1_entity_4ceec62f48> generated.

Analyzing generic Entity <xlspram.3> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_9cf8efebee3199f6"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlspram.3>.
Entity <xlspram.3> analyzed. Unit <xlspram.3> generated.

Analyzing generic Entity <xlcounter_limit.3> in library <work> (Architecture <behavior>).
	cnt_15_0 = 2047
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_d0a204b7c881b521"
	count_limited = 0
	op_arith = 1
	op_width = 11
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_limit.3>.
Entity <xlcounter_limit.3> analyzed. Unit <xlcounter_limit.3> generated.

Analyzing Entity <delay_0f6b6badfe> in library <work> (Architecture <behavior>).
Entity <delay_0f6b6badfe> analyzed. Unit <delay_0f6b6badfe> generated.

Analyzing Entity <delay_21355083c1> in library <work> (Architecture <behavior>).
Entity <delay_21355083c1> analyzed. Unit <delay_21355083c1> generated.

Analyzing Entity <delay_0341f7be44> in library <work> (Architecture <behavior>).
Entity <delay_0341f7be44> analyzed. Unit <delay_0341f7be44> generated.

Analyzing generic Entity <xlsprom_dist.2> in library <work> (Architecture <behavior>).
	addr_width = 10
	c_address_width = 10
	c_width = 10
	core_name0 = "distributed_memory_virtex2p_7_1_4be7d839ed9b4fda"
	latency = 0
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlsprom_dist.2>.
Entity <xlsprom_dist.2> analyzed. Unit <xlsprom_dist.2> generated.

Analyzing Entity <mux_bdc1db9d7e> in library <work> (Architecture <behavior>).
Entity <mux_bdc1db9d7e> analyzed. Unit <mux_bdc1db9d7e> generated.

Analyzing generic Entity <xlslice.19> in library <work> (Architecture <behavior>).
	new_lsb = 10
	new_msb = 10
	x_width = 11
	y_width = 1
Entity <xlslice.19> analyzed. Unit <xlslice.19> generated.

Analyzing generic Entity <xlslice.47> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 9
	x_width = 11
	y_width = 10
Entity <xlslice.47> analyzed. Unit <xlslice.47> generated.

Analyzing Entity <reorder_entity_685328f00d> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 23145: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <reorder_entity_685328f00d> analyzed. Unit <reorder_entity_685328f00d> generated.

Analyzing generic Entity <xlsprom_dist.3> in library <work> (Architecture <behavior>).
	addr_width = 10
	c_address_width = 10
	c_width = 10
	core_name0 = "distributed_memory_virtex2p_7_1_47fa87c2abb2be3c"
	latency = 0
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlsprom_dist.3>.
Entity <xlsprom_dist.3> analyzed. Unit <xlsprom_dist.3> generated.

Analyzing generic Entity <xldelay.11> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	width = 1
Entity <xldelay.11> analyzed. Unit <xldelay.11> generated.

Analyzing generic Entity <synth_reg.13> in library <work> (Architecture <structural>).
	latency = 3
	width = 1
Entity <synth_reg.13> analyzed. Unit <synth_reg.13> generated.

Analyzing generic Entity <srl17e.13> in library <work> (Architecture <structural>).
	latency = 3
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.13> analyzed. Unit <srl17e.13> generated.

Analyzing Entity <sync_delay_en_entity_e73e676488> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 23010: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_en_entity_e73e676488> analyzed. Unit <sync_delay_en_entity_e73e676488> generated.

Analyzing Entity <constant_a3923dd146> in library <work> (Architecture <behavior>).
Entity <constant_a3923dd146> analyzed. Unit <constant_a3923dd146> generated.

Analyzing Entity <constant_0604807f72> in library <work> (Architecture <behavior>).
Entity <constant_0604807f72> analyzed. Unit <constant_0604807f72> generated.

Analyzing Entity <constant_118598964d> in library <work> (Architecture <behavior>).
Entity <constant_118598964d> analyzed. Unit <constant_118598964d> generated.

Analyzing generic Entity <xlcounter_free.27> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_391d8b1c1f812d67"
	op_arith = 1
	op_width = 11
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlcounter_free.27>.
Entity <xlcounter_free.27> analyzed. Unit <xlcounter_free.27> generated.

Analyzing Entity <relational_2147430058> in library <work> (Architecture <behavior>).
Entity <relational_2147430058> analyzed. Unit <relational_2147430058> generated.

Analyzing Entity <relational_b4b277ae0f> in library <work> (Architecture <behavior>).
Entity <relational_b4b277ae0f> analyzed. Unit <relational_b4b277ae0f> generated.

Analyzing Entity <biplex_core_entity_7983aad8b5> in library <work> (Architecture <structural>).
Entity <biplex_core_entity_7983aad8b5> analyzed. Unit <biplex_core_entity_7983aad8b5> generated.

Analyzing Entity <fft_stage_10_entity_c05fdecae6> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 25506: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 25506: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 25506: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_10_entity_c05fdecae6> analyzed. Unit <fft_stage_10_entity_c05fdecae6> generated.

Analyzing Entity <butterfly_direct_entity_fa5bb8f023> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_fa5bb8f023> analyzed. Unit <butterfly_direct_entity_fa5bb8f023> generated.

Analyzing Entity <addsub_b167d676fa> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_b167d676fa> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_b167d676fa> analyzed. Unit <addsub_b167d676fa> generated.

Analyzing Entity <addsub_0816bd8680> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_0816bd8680> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_0816bd8680> analyzed. Unit <addsub_0816bd8680> generated.

Analyzing Entity <convert_of1_entity_059cbdd908> in library <work> (Architecture <structural>).
Entity <convert_of1_entity_059cbdd908> analyzed. Unit <convert_of1_entity_059cbdd908> generated.

Analyzing generic Entity <xlconvert_pipeline.2> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 1
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.2> analyzed. Unit <xlconvert_pipeline.2> generated.

Analyzing generic Entity <convert_pipeline.2> in library <work> (Architecture <behavior>).
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 19
	old_width = 24
	overflow = 1
	quantization = 3
Entity <convert_pipeline.2> analyzed. Unit <convert_pipeline.2> generated.

Analyzing generic Entity <synth_reg.20> in library <work> (Architecture <structural>).
	latency = 1
	width = 18
Entity <synth_reg.20> analyzed. Unit <synth_reg.20> generated.

Analyzing generic Entity <srl17e.20> in library <work> (Architecture <structural>).
	latency = 1
	width = 18
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.20> analyzed. Unit <srl17e.20> generated.

Analyzing generic Entity <xldelay.14> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	width = 1
Entity <xldelay.14> analyzed. Unit <xldelay.14> generated.

Analyzing generic Entity <synth_reg.15> in library <work> (Architecture <structural>).
	latency = 2
	width = 1
Entity <synth_reg.15> analyzed. Unit <synth_reg.15> generated.

Analyzing generic Entity <srl17e.15> in library <work> (Architecture <structural>).
	latency = 2
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.15> analyzed. Unit <srl17e.15> generated.

Analyzing Entity <mux_5f181dc739> in library <work> (Architecture <behavior>).
Entity <mux_5f181dc739> analyzed. Unit <mux_5f181dc739> generated.

Analyzing Entity <scale_e5d0b4a1ec> in library <work> (Architecture <behavior>).
Entity <scale_e5d0b4a1ec> analyzed. Unit <scale_e5d0b4a1ec> generated.

Analyzing Entity <twiddle_entity_a16ec0ee01> in library <work> (Architecture <structural>).
Entity <twiddle_entity_a16ec0ee01> analyzed. Unit <twiddle_entity_a16ec0ee01> generated.

Analyzing Entity <addsub_6e32911fe1> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_6e32911fe1> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_6e32911fe1> analyzed. Unit <addsub_6e32911fe1> generated.

Analyzing Entity <addsub_f6ef4de287> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_f6ef4de287> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_f6ef4de287> analyzed. Unit <addsub_f6ef4de287> generated.

Analyzing Entity <coeff_gen_entity_1234626ab4> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 24453: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 24453: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 24453: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_1234626ab4> analyzed. Unit <coeff_gen_entity_1234626ab4> generated.

Analyzing generic Entity <xlcounter_free.18> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_7c2d447100ca50c7"
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlcounter_free.18>.
Entity <xlcounter_free.18> analyzed. Unit <xlcounter_free.18> generated.

Analyzing generic Entity <xlsprom.5> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_189ab7d9865256c9"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlsprom.5>.
Entity <xlsprom.5> analyzed. Unit <xlsprom.5> generated.

Analyzing generic Entity <xlsprom.6> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_a255629948a6346d"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlsprom.6>.
Entity <xlsprom.6> analyzed. Unit <xlsprom.6> generated.

Analyzing generic Entity <xlslice.77> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 9
	x_width = 10
	y_width = 9
Entity <xlslice.77> analyzed. Unit <xlslice.77> generated.

Analyzing generic Entity <xlconvert.12> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 16
	dout_width = 18
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.12> analyzed. Unit <xlconvert.12> generated.

Analyzing generic Entity <convert_func_call.11> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 17
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 16
	dout_width = 18
	overflow = 1
	quantization = 1
Entity <convert_func_call.11> analyzed. Unit <convert_func_call.11> generated.

Analyzing Entity <convert_of_entity_80190dc550> in library <work> (Architecture <structural>).
Entity <convert_of_entity_80190dc550> analyzed. Unit <convert_of_entity_80190dc550> generated.

Analyzing generic Entity <xlconvert_pipeline.4> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 33
	din_width = 36
	dout_arith = 2
	dout_bin_pt = 18
	dout_width = 21
	latency = 1
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.4> analyzed. Unit <xlconvert_pipeline.4> generated.

Analyzing generic Entity <convert_pipeline.4> in library <work> (Architecture <behavior>).
	latency = 1
	new_arith = 2
	new_bin_pt = 18
	new_width = 21
	old_arith = 2
	old_bin_pt = 33
	old_width = 36
	overflow = 1
	quantization = 3
Entity <convert_pipeline.4> analyzed. Unit <convert_pipeline.4> generated.

Analyzing generic Entity <synth_reg.26> in library <work> (Architecture <structural>).
	latency = 1
	width = 21
Entity <synth_reg.26> analyzed. Unit <synth_reg.26> generated.

Analyzing generic Entity <srl17e.26> in library <work> (Architecture <structural>).
	latency = 1
	width = 21
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.26> analyzed. Unit <srl17e.26> generated.

Analyzing generic Entity <xldelay.19> in library <work> (Architecture <behavior>).
	latency = 9
	reg_retiming = 0
	width = 36
Entity <xldelay.19> analyzed. Unit <xldelay.19> generated.

Analyzing generic Entity <synth_reg.23> in library <work> (Architecture <structural>).
	latency = 9
	width = 36
Entity <synth_reg.23> analyzed. Unit <synth_reg.23> generated.

Analyzing generic Entity <srl17e.23> in library <work> (Architecture <structural>).
	latency = 9
	width = 36
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.23> analyzed. Unit <srl17e.23> generated.

Analyzing generic Entity <xldelay.17> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	width = 36
Entity <xldelay.17> analyzed. Unit <xldelay.17> generated.

Analyzing generic Entity <synth_reg.21> in library <work> (Architecture <structural>).
	latency = 2
	width = 36
Entity <synth_reg.21> analyzed. Unit <synth_reg.21> generated.

Analyzing generic Entity <srl17e.21> in library <work> (Architecture <structural>).
	latency = 2
	width = 36
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.21> analyzed. Unit <srl17e.21> generated.

Analyzing generic Entity <xldelay.20> in library <work> (Architecture <behavior>).
	latency = 9
	reg_retiming = 0
	width = 1
Entity <xldelay.20> analyzed. Unit <xldelay.20> generated.

Analyzing generic Entity <synth_reg.24> in library <work> (Architecture <structural>).
	latency = 9
	width = 1
Entity <synth_reg.24> analyzed. Unit <synth_reg.24> generated.

Analyzing generic Entity <srl17e.24> in library <work> (Architecture <structural>).
	latency = 9
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.24> analyzed. Unit <srl17e.24> generated.

Analyzing generic Entity <xldelay.21> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	width = 18
Entity <xldelay.21> analyzed. Unit <xldelay.21> generated.

Analyzing generic Entity <xlmult_v9_0.4> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 16
	a_width = 18
	b_arith = 2
	b_bin_pt = 17
	b_width = 18
	c_a_type = 0
	c_a_width = 18
	c_b_type = 0
	c_b_width = 18
	c_baat = 18
	c_output_width = 36
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_3ccc2842ec4e2cc9"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 33
	p_width = 36
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlmult_v9_0.4>.
Entity <xlmult_v9_0.4> analyzed. Unit <xlmult_v9_0.4> generated.

Analyzing generic Entity <xlmult_v9_0.5> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 17
	a_width = 18
	b_arith = 2
	b_bin_pt = 16
	b_width = 18
	c_a_type = 0
	c_a_width = 18
	c_b_type = 0
	c_b_width = 18
	c_baat = 18
	c_output_width = 36
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_3ccc2842ec4e2cc9"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 33
	p_width = 36
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlmult_v9_0.5>.
Entity <xlmult_v9_0.5> analyzed. Unit <xlmult_v9_0.5> generated.

Analyzing generic Entity <xlcounter_free.16> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_d7f3c31b59e52df2"
	op_arith = 1
	op_width = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlcounter_free.16>.
Entity <xlcounter_free.16> analyzed. Unit <xlcounter_free.16> generated.

Analyzing Entity <delay_b_entity_d653569e73> in library <work> (Architecture <structural>).
Entity <delay_b_entity_d653569e73> analyzed. Unit <delay_b_entity_d653569e73> generated.

Analyzing Entity <mux_4bb6f691f7> in library <work> (Architecture <behavior>).
Entity <mux_4bb6f691f7> analyzed. Unit <mux_4bb6f691f7> generated.

Analyzing generic Entity <xlslice.48> in library <work> (Architecture <behavior>).
	new_lsb = 9
	new_msb = 9
	x_width = 16
	y_width = 1
Entity <xlslice.48> analyzed. Unit <xlslice.48> generated.

Analyzing generic Entity <xlslice.49> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1
Entity <xlslice.49> analyzed. Unit <xlslice.49> generated.

Analyzing Entity <sync_delay_entity_92b1806c68> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 25383: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_92b1806c68> analyzed. Unit <sync_delay_entity_92b1806c68> generated.

Analyzing Entity <constant_cda50df78a> in library <work> (Architecture <behavior>).
Entity <constant_cda50df78a> analyzed. Unit <constant_cda50df78a> generated.

Analyzing Entity <constant_e8ddc079e9> in library <work> (Architecture <behavior>).
Entity <constant_e8ddc079e9> analyzed. Unit <constant_e8ddc079e9> generated.

Analyzing Entity <constant_a7e2bb9e12> in library <work> (Architecture <behavior>).
Entity <constant_a7e2bb9e12> analyzed. Unit <constant_a7e2bb9e12> generated.

Analyzing generic Entity <xlcounter_free.28> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_9673efc18b69cc19"
	op_arith = 1
	op_width = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlcounter_free.28>.
Entity <xlcounter_free.28> analyzed. Unit <xlcounter_free.28> generated.

Analyzing Entity <relational_5f1eb17108> in library <work> (Architecture <behavior>).
Entity <relational_5f1eb17108> analyzed. Unit <relational_5f1eb17108> generated.

Analyzing Entity <relational_f9928864ea> in library <work> (Architecture <behavior>).
Entity <relational_f9928864ea> analyzed. Unit <relational_f9928864ea> generated.

Analyzing Entity <fft_stage_11_entity_6b726dccdb> in library <work> (Architecture <structural>).
Entity <fft_stage_11_entity_6b726dccdb> analyzed. Unit <fft_stage_11_entity_6b726dccdb> generated.

Analyzing Entity <butterfly_direct_entity_ca6fe97910> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_ca6fe97910> analyzed. Unit <butterfly_direct_entity_ca6fe97910> generated.

Analyzing Entity <twiddle_entity_3d71ca07e2> in library <work> (Architecture <structural>).
Entity <twiddle_entity_3d71ca07e2> analyzed. Unit <twiddle_entity_3d71ca07e2> generated.

Analyzing Entity <coeff_gen_entity_d143ad835d> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 25637: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 25637: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 25637: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_d143ad835d> analyzed. Unit <coeff_gen_entity_d143ad835d> generated.

Analyzing generic Entity <xlsprom.7> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_64284d314c575990"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlsprom.7>.
Entity <xlsprom.7> analyzed. Unit <xlsprom.7> generated.

Analyzing generic Entity <xlsprom.8> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_7e236f8fce9276a5"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlsprom.8>.
Entity <xlsprom.8> analyzed. Unit <xlsprom.8> generated.

Analyzing generic Entity <xlslice.78> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 9
	x_width = 10
	y_width = 10
Entity <xlslice.78> analyzed. Unit <xlslice.78> generated.

Analyzing Entity <counter_9b03e3d644> in library <work> (Architecture <behavior>).
Entity <counter_9b03e3d644> analyzed. Unit <counter_9b03e3d644> generated.

Analyzing Entity <delay_b_entity_fb25b3f622> in library <work> (Architecture <structural>).
Entity <delay_b_entity_fb25b3f622> analyzed. Unit <delay_b_entity_fb25b3f622> generated.

Analyzing generic Entity <xlslice.50> in library <work> (Architecture <behavior>).
	new_lsb = 10
	new_msb = 10
	x_width = 16
	y_width = 1
Entity <xlslice.50> analyzed. Unit <xlslice.50> generated.

Analyzing generic Entity <xlslice.51> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 1
	y_width = 1
Entity <xlslice.51> analyzed. Unit <xlslice.51> generated.

Analyzing Entity <sync_delay_entity_833c6eac62> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 26518: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_833c6eac62> analyzed. Unit <sync_delay_entity_833c6eac62> generated.

Analyzing Entity <fft_stage_1_entity_d92d817b13> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 24273: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 24273: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 24273: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_1_entity_d92d817b13> analyzed. Unit <fft_stage_1_entity_d92d817b13> generated.

Analyzing Entity <butterfly_direct_entity_6398d31179> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_6398d31179> analyzed. Unit <butterfly_direct_entity_6398d31179> generated.

Analyzing Entity <convert_of1_entity_0aa7df2edc> in library <work> (Architecture <structural>).
Entity <convert_of1_entity_0aa7df2edc> analyzed. Unit <convert_of1_entity_0aa7df2edc> generated.

Analyzing generic Entity <xlconvert_pipeline.3> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 18
	din_width = 20
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 1
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.3> analyzed. Unit <xlconvert_pipeline.3> generated.

Analyzing generic Entity <convert_pipeline.3> in library <work> (Architecture <behavior>).
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 18
	old_width = 20
	overflow = 1
	quantization = 3
Entity <convert_pipeline.3> analyzed. Unit <convert_pipeline.3> generated.

Analyzing Entity <mux_610aab71b1> in library <work> (Architecture <behavior>).
Entity <mux_610aab71b1> analyzed. Unit <mux_610aab71b1> generated.

Analyzing Entity <scale_9f61027ba4> in library <work> (Architecture <behavior>).
Entity <scale_9f61027ba4> analyzed. Unit <scale_9f61027ba4> generated.

Analyzing Entity <twiddle_entity_e81496dc87> in library <work> (Architecture <structural>).
Entity <twiddle_entity_e81496dc87> analyzed. Unit <twiddle_entity_e81496dc87> generated.

Analyzing generic Entity <xlcounter_free.17> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_78a3dd824f4df0df"
	op_arith = 1
	op_width = 11
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlcounter_free.17>.
Entity <xlcounter_free.17> analyzed. Unit <xlcounter_free.17> generated.

Analyzing Entity <delay_b_entity_c38d56070c> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 24044: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_c38d56070c> analyzed. Unit <delay_b_entity_c38d56070c> generated.

Analyzing generic Entity <xlcounter_limit.5> in library <work> (Architecture <behavior>).
	cnt_15_0 = 1021
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_7c2d447100ca50c7"
	count_limited = 1
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_limit.5>.
Entity <xlcounter_limit.5> analyzed. Unit <xlcounter_limit.5> generated.

Analyzing generic Entity <xlspram.5> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_7c11f4ba4337f78b"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlspram.5>.
Entity <xlspram.5> analyzed. Unit <xlspram.5> generated.

Analyzing generic Entity <xlslice.52> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 16
	y_width = 1
Entity <xlslice.52> analyzed. Unit <xlslice.52> generated.

Analyzing Entity <sync_delay_entity_099ddb3c2a> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 24150: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_099ddb3c2a> analyzed. Unit <sync_delay_entity_099ddb3c2a> generated.

Analyzing Entity <fft_stage_2_entity_4f180e53e6> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 27471: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 27471: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 27471: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_2_entity_4f180e53e6> analyzed. Unit <fft_stage_2_entity_4f180e53e6> generated.

Analyzing Entity <butterfly_direct_entity_cb9f95a9cb> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_cb9f95a9cb> analyzed. Unit <butterfly_direct_entity_cb9f95a9cb> generated.

Analyzing Entity <twiddle_entity_444bbba757> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 26803: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 26803: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 26803: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_entity_444bbba757> analyzed. Unit <twiddle_entity_444bbba757> generated.

Analyzing generic Entity <xldelay.22> in library <work> (Architecture <behavior>).
	latency = 6
	reg_retiming = 0
	width = 36
Entity <xldelay.22> analyzed. Unit <xldelay.22> generated.

Analyzing generic Entity <synth_reg.25> in library <work> (Architecture <structural>).
	latency = 6
	width = 36
Entity <synth_reg.25> analyzed. Unit <synth_reg.25> generated.

Analyzing generic Entity <srl17e.25> in library <work> (Architecture <structural>).
	latency = 6
	width = 36
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.25> analyzed. Unit <srl17e.25> generated.

Analyzing Entity <mux_74a3397f06> in library <work> (Architecture <behavior>).
Entity <mux_74a3397f06> analyzed. Unit <mux_74a3397f06> generated.

Analyzing Entity <negate_5f0430c69b> in library <work> (Architecture <behavior>).
Entity <negate_5f0430c69b> analyzed. Unit <negate_5f0430c69b> generated.

Analyzing Entity <delay_b_entity_7749657680> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 27242: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_7749657680> analyzed. Unit <delay_b_entity_7749657680> generated.

Analyzing generic Entity <xlcounter_limit.6> in library <work> (Architecture <behavior>).
	cnt_15_0 = 509
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_7211a68acc7f4ff7"
	count_limited = 1
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlcounter_limit.6>.
Entity <xlcounter_limit.6> analyzed. Unit <xlcounter_limit.6> generated.

Analyzing generic Entity <xlspram.6> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_8d0734a7cdba160c"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlspram.6>.
Entity <xlspram.6> analyzed. Unit <xlspram.6> generated.

Analyzing generic Entity <xlslice.53> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 16
	y_width = 1
Entity <xlslice.53> analyzed. Unit <xlslice.53> generated.

Analyzing generic Entity <xlslice.54> in library <work> (Architecture <behavior>).
	new_lsb = 9
	new_msb = 9
	x_width = 10
	y_width = 1
Entity <xlslice.54> analyzed. Unit <xlslice.54> generated.

Analyzing Entity <sync_delay_entity_fb1e034149> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 27348: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_fb1e034149> analyzed. Unit <sync_delay_entity_fb1e034149> generated.

Analyzing Entity <constant_fbc2f0cce1> in library <work> (Architecture <behavior>).
Entity <constant_fbc2f0cce1> analyzed. Unit <constant_fbc2f0cce1> generated.

Analyzing Entity <constant_f1ac4bddff> in library <work> (Architecture <behavior>).
Entity <constant_f1ac4bddff> analyzed. Unit <constant_f1ac4bddff> generated.

Analyzing generic Entity <xlcounter_free.29> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_a071675f8d8d72bb"
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlcounter_free.29>.
Entity <xlcounter_free.29> analyzed. Unit <xlcounter_free.29> generated.

Analyzing Entity <relational_f6702ea2f7> in library <work> (Architecture <behavior>).
Entity <relational_f6702ea2f7> analyzed. Unit <relational_f6702ea2f7> generated.

Analyzing Entity <fft_stage_3_entity_bf18bfd94a> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 28640: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 28640: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 28640: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_3_entity_bf18bfd94a> analyzed. Unit <fft_stage_3_entity_bf18bfd94a> generated.

Analyzing Entity <butterfly_direct_entity_6448610740> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_6448610740> analyzed. Unit <butterfly_direct_entity_6448610740> generated.

Analyzing Entity <twiddle_entity_3a0e8a7a27> in library <work> (Architecture <structural>).
Entity <twiddle_entity_3a0e8a7a27> analyzed. Unit <twiddle_entity_3a0e8a7a27> generated.

Analyzing Entity <coeff_gen_entity_e26d6c53fd> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 27602: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 27602: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 27602: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_e26d6c53fd> analyzed. Unit <coeff_gen_entity_e26d6c53fd> generated.

Analyzing generic Entity <xlsprom_dist.4> in library <work> (Architecture <behavior>).
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "distributed_memory_virtex2p_7_1_24095e62b7dd5149"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlsprom_dist.4>.
Entity <xlsprom_dist.4> analyzed. Unit <xlsprom_dist.4> generated.

Analyzing generic Entity <xlsprom_dist.5> in library <work> (Architecture <behavior>).
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "distributed_memory_virtex2p_7_1_ff1763ab93720ffc"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlsprom_dist.5>.
Entity <xlsprom_dist.5> analyzed. Unit <xlsprom_dist.5> generated.

Analyzing generic Entity <xlslice.42> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 9
	x_width = 10
	y_width = 2
Entity <xlslice.42> analyzed. Unit <xlslice.42> generated.

Analyzing generic Entity <xlcounter_free.19> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_7211a68acc7f4ff7"
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp11.core_instance11> in unit <xlcounter_free.19>.
Entity <xlcounter_free.19> analyzed. Unit <xlcounter_free.19> generated.

Analyzing Entity <delay_b_entity_4954c80b85> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 28411: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_4954c80b85> analyzed. Unit <delay_b_entity_4954c80b85> generated.

Analyzing generic Entity <xlcounter_limit.7> in library <work> (Architecture <behavior>).
	cnt_15_0 = 253
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_f458cc5f96972819"
	count_limited = 1
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlcounter_limit.7>.
Entity <xlcounter_limit.7> analyzed. Unit <xlcounter_limit.7> generated.

Analyzing generic Entity <xlspram.7> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_a0f8113050ab47e7"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlspram.7>.
Entity <xlspram.7> analyzed. Unit <xlspram.7> generated.

Analyzing generic Entity <xlslice.55> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 16
	y_width = 1
Entity <xlslice.55> analyzed. Unit <xlslice.55> generated.

Analyzing generic Entity <xlslice.56> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 8
	x_width = 9
	y_width = 1
Entity <xlslice.56> analyzed. Unit <xlslice.56> generated.

Analyzing Entity <sync_delay_entity_c42a107fb2> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 28517: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_c42a107fb2> analyzed. Unit <sync_delay_entity_c42a107fb2> generated.

Analyzing Entity <constant_fd85eb7067> in library <work> (Architecture <behavior>).
Entity <constant_fd85eb7067> analyzed. Unit <constant_fd85eb7067> generated.

Analyzing Entity <constant_4a391b9a0e> in library <work> (Architecture <behavior>).
Entity <constant_4a391b9a0e> analyzed. Unit <constant_4a391b9a0e> generated.

Analyzing Entity <constant_b4ec9de7d1> in library <work> (Architecture <behavior>).
Entity <constant_b4ec9de7d1> analyzed. Unit <constant_b4ec9de7d1> generated.

Analyzing generic Entity <xlcounter_free.25> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_715f1205a46a625c"
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp10.core_instance10> in unit <xlcounter_free.25>.
Entity <xlcounter_free.25> analyzed. Unit <xlcounter_free.25> generated.

Analyzing Entity <relational_6c3ee657fa> in library <work> (Architecture <behavior>).
Entity <relational_6c3ee657fa> analyzed. Unit <relational_6c3ee657fa> generated.

Analyzing Entity <relational_78eac2928d> in library <work> (Architecture <behavior>).
Entity <relational_78eac2928d> analyzed. Unit <relational_78eac2928d> generated.

Analyzing Entity <fft_stage_4_entity_636be03632> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 29809: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 29809: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 29809: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_4_entity_636be03632> analyzed. Unit <fft_stage_4_entity_636be03632> generated.

Analyzing Entity <butterfly_direct_entity_c0713d15de> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_c0713d15de> analyzed. Unit <butterfly_direct_entity_c0713d15de> generated.

Analyzing Entity <twiddle_entity_49b86cc08f> in library <work> (Architecture <structural>).
Entity <twiddle_entity_49b86cc08f> analyzed. Unit <twiddle_entity_49b86cc08f> generated.

Analyzing Entity <coeff_gen_entity_6c6d6f9ac5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 28771: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 28771: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 28771: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_6c6d6f9ac5> analyzed. Unit <coeff_gen_entity_6c6d6f9ac5> generated.

Analyzing generic Entity <xlsprom.9> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_05a95f2267c44dc1"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlsprom.9>.
Entity <xlsprom.9> analyzed. Unit <xlsprom.9> generated.

Analyzing generic Entity <xlsprom.10> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_d8668151357aa642"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlsprom.10>.
Entity <xlsprom.10> analyzed. Unit <xlsprom.10> generated.

Analyzing generic Entity <xlslice.79> in library <work> (Architecture <behavior>).
	new_lsb = 7
	new_msb = 9
	x_width = 10
	y_width = 3
Entity <xlslice.79> analyzed. Unit <xlslice.79> generated.

Analyzing generic Entity <xlcounter_free.20> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_f458cc5f96972819"
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp13.core_instance13> in unit <xlcounter_free.20>.
Entity <xlcounter_free.20> analyzed. Unit <xlcounter_free.20> generated.

Analyzing Entity <delay_b_entity_c43e2ddf0a> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 29580: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_c43e2ddf0a> analyzed. Unit <delay_b_entity_c43e2ddf0a> generated.

Analyzing generic Entity <xlcounter_limit.8> in library <work> (Architecture <behavior>).
	cnt_15_0 = 125
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_045f95c1d8e99a77"
	count_limited = 1
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlcounter_limit.8>.
Entity <xlcounter_limit.8> analyzed. Unit <xlcounter_limit.8> generated.

Analyzing generic Entity <xlspram.8> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_76f23c1003bb9b77"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlspram.8>.
Entity <xlspram.8> analyzed. Unit <xlspram.8> generated.

Analyzing generic Entity <xlslice.57> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 16
	y_width = 1
Entity <xlslice.57> analyzed. Unit <xlslice.57> generated.

Analyzing Entity <sync_delay_entity_36ece37c7c> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 29686: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_36ece37c7c> analyzed. Unit <sync_delay_entity_36ece37c7c> generated.

Analyzing Entity <constant_91ef1678ca> in library <work> (Architecture <behavior>).
Entity <constant_91ef1678ca> analyzed. Unit <constant_91ef1678ca> generated.

Analyzing Entity <constant_e8aae5d3bb> in library <work> (Architecture <behavior>).
Entity <constant_e8aae5d3bb> analyzed. Unit <constant_e8aae5d3bb> generated.

Analyzing Entity <constant_b437b02512> in library <work> (Architecture <behavior>).
Entity <constant_b437b02512> analyzed. Unit <constant_b437b02512> generated.

Analyzing generic Entity <xlcounter_free.30> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_2d20805488fc03df"
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp12.core_instance12> in unit <xlcounter_free.30>.
Entity <xlcounter_free.30> analyzed. Unit <xlcounter_free.30> generated.

Analyzing Entity <relational_54048c8b02> in library <work> (Architecture <behavior>).
Entity <relational_54048c8b02> analyzed. Unit <relational_54048c8b02> generated.

Analyzing Entity <relational_16235eb2bf> in library <work> (Architecture <behavior>).
Entity <relational_16235eb2bf> analyzed. Unit <relational_16235eb2bf> generated.

Analyzing Entity <fft_stage_5_entity_fe11e402bc> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 30978: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 30978: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 30978: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_5_entity_fe11e402bc> analyzed. Unit <fft_stage_5_entity_fe11e402bc> generated.

Analyzing Entity <butterfly_direct_entity_1a3d93e790> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_1a3d93e790> analyzed. Unit <butterfly_direct_entity_1a3d93e790> generated.

Analyzing Entity <twiddle_entity_188df1471a> in library <work> (Architecture <structural>).
Entity <twiddle_entity_188df1471a> analyzed. Unit <twiddle_entity_188df1471a> generated.

Analyzing Entity <coeff_gen_entity_2a092a5352> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 29940: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 29940: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 29940: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_2a092a5352> analyzed. Unit <coeff_gen_entity_2a092a5352> generated.

Analyzing generic Entity <xlsprom.11> in library <work> (Architecture <behavior>).
	c_address_width = 4
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_3f3ce445ea788123"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlsprom.11>.
Entity <xlsprom.11> analyzed. Unit <xlsprom.11> generated.

Analyzing generic Entity <xlsprom.12> in library <work> (Architecture <behavior>).
	c_address_width = 4
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_23fb8628204eb2c1"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlsprom.12>.
Entity <xlsprom.12> analyzed. Unit <xlsprom.12> generated.

Analyzing generic Entity <xlslice.80> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 9
	x_width = 10
	y_width = 4
Entity <xlslice.80> analyzed. Unit <xlslice.80> generated.

Analyzing generic Entity <xlcounter_free.21> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_045f95c1d8e99a77"
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp15.core_instance15> in unit <xlcounter_free.21>.
Entity <xlcounter_free.21> analyzed. Unit <xlcounter_free.21> generated.

Analyzing Entity <delay_b_entity_ee04a0ccc8> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 30749: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_ee04a0ccc8> analyzed. Unit <delay_b_entity_ee04a0ccc8> generated.

Analyzing generic Entity <xlcounter_limit.9> in library <work> (Architecture <behavior>).
	cnt_15_0 = 61
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_52d6d6d99674748f"
	count_limited = 1
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlcounter_limit.9>.
Entity <xlcounter_limit.9> analyzed. Unit <xlcounter_limit.9> generated.

Analyzing generic Entity <xlspram.9> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_e603086fb92aeb5e"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlspram.9>.
Entity <xlspram.9> analyzed. Unit <xlspram.9> generated.

Analyzing generic Entity <xlslice.58> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 4
	x_width = 16
	y_width = 1
Entity <xlslice.58> analyzed. Unit <xlslice.58> generated.

Analyzing generic Entity <xlslice.59> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 6
	x_width = 7
	y_width = 1
Entity <xlslice.59> analyzed. Unit <xlslice.59> generated.

Analyzing Entity <sync_delay_entity_312fd52df6> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 30855: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_312fd52df6> analyzed. Unit <sync_delay_entity_312fd52df6> generated.

Analyzing Entity <constant_7244cd602b> in library <work> (Architecture <behavior>).
Entity <constant_7244cd602b> analyzed. Unit <constant_7244cd602b> generated.

Analyzing Entity <constant_7b07120b87> in library <work> (Architecture <behavior>).
Entity <constant_7b07120b87> analyzed. Unit <constant_7b07120b87> generated.

Analyzing Entity <constant_180df391de> in library <work> (Architecture <behavior>).
Entity <constant_180df391de> analyzed. Unit <constant_180df391de> generated.

Analyzing generic Entity <xlcounter_free.31> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_7cce54a04f39ecd8"
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp14.core_instance14> in unit <xlcounter_free.31>.
Entity <xlcounter_free.31> analyzed. Unit <xlcounter_free.31> generated.

Analyzing Entity <relational_9a3978c602> in library <work> (Architecture <behavior>).
Entity <relational_9a3978c602> analyzed. Unit <relational_9a3978c602> generated.

Analyzing Entity <relational_23065a6aa3> in library <work> (Architecture <behavior>).
Entity <relational_23065a6aa3> analyzed. Unit <relational_23065a6aa3> generated.

Analyzing Entity <fft_stage_6_entity_52b85899f8> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 32147: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 32147: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 32147: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_6_entity_52b85899f8> analyzed. Unit <fft_stage_6_entity_52b85899f8> generated.

Analyzing Entity <butterfly_direct_entity_433faf80cb> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_433faf80cb> analyzed. Unit <butterfly_direct_entity_433faf80cb> generated.

Analyzing Entity <twiddle_entity_114c6663ca> in library <work> (Architecture <structural>).
Entity <twiddle_entity_114c6663ca> analyzed. Unit <twiddle_entity_114c6663ca> generated.

Analyzing Entity <coeff_gen_entity_bfe45ec504> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 31109: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 31109: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 31109: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_bfe45ec504> analyzed. Unit <coeff_gen_entity_bfe45ec504> generated.

Analyzing generic Entity <xlsprom.13> in library <work> (Architecture <behavior>).
	c_address_width = 5
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_5d43f95b93fd9344"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlsprom.13>.
Entity <xlsprom.13> analyzed. Unit <xlsprom.13> generated.

Analyzing generic Entity <xlsprom.14> in library <work> (Architecture <behavior>).
	c_address_width = 5
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_b70993b7b8d8be43"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlsprom.14>.
Entity <xlsprom.14> analyzed. Unit <xlsprom.14> generated.

Analyzing generic Entity <xlslice.81> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 9
	x_width = 10
	y_width = 5
Entity <xlslice.81> analyzed. Unit <xlslice.81> generated.

Analyzing generic Entity <xlcounter_free.22> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_52d6d6d99674748f"
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp17.core_instance17> in unit <xlcounter_free.22>.
Entity <xlcounter_free.22> analyzed. Unit <xlcounter_free.22> generated.

Analyzing Entity <delay_b_entity_79bf2d58e7> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 31918: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_79bf2d58e7> analyzed. Unit <delay_b_entity_79bf2d58e7> generated.

Analyzing generic Entity <xlcounter_limit.10> in library <work> (Architecture <behavior>).
	cnt_15_0 = 29
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_dd549111ea74373d"
	count_limited = 1
	op_arith = 1
	op_width = 5
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlcounter_limit.10>.
Entity <xlcounter_limit.10> analyzed. Unit <xlcounter_limit.10> generated.

Analyzing generic Entity <xlspram.10> in library <work> (Architecture <behavior>).
	c_address_width = 5
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_7ff232eaea8dc2aa"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlspram.10>.
Entity <xlspram.10> analyzed. Unit <xlspram.10> generated.

Analyzing generic Entity <xlslice.60> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 5
	x_width = 16
	y_width = 1
Entity <xlslice.60> analyzed. Unit <xlslice.60> generated.

Analyzing generic Entity <xlslice.61> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 5
	x_width = 6
	y_width = 1
Entity <xlslice.61> analyzed. Unit <xlslice.61> generated.

Analyzing Entity <sync_delay_entity_70bb0e805f> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 32024: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_70bb0e805f> analyzed. Unit <sync_delay_entity_70bb0e805f> generated.

Analyzing Entity <constant_7ea0f2fff7> in library <work> (Architecture <behavior>).
Entity <constant_7ea0f2fff7> analyzed. Unit <constant_7ea0f2fff7> generated.

Analyzing Entity <constant_961b61f8a1> in library <work> (Architecture <behavior>).
Entity <constant_961b61f8a1> analyzed. Unit <constant_961b61f8a1> generated.

Analyzing Entity <constant_a267c870be> in library <work> (Architecture <behavior>).
Entity <constant_a267c870be> analyzed. Unit <constant_a267c870be> generated.

Analyzing generic Entity <xlcounter_free.32> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_880f7c3a3529b3b1"
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp16.core_instance16> in unit <xlcounter_free.32>.
Entity <xlcounter_free.32> analyzed. Unit <xlcounter_free.32> generated.

Analyzing Entity <relational_931d61fb72> in library <work> (Architecture <behavior>).
Entity <relational_931d61fb72> analyzed. Unit <relational_931d61fb72> generated.

Analyzing Entity <relational_fe487ce1c7> in library <work> (Architecture <behavior>).
Entity <relational_fe487ce1c7> analyzed. Unit <relational_fe487ce1c7> generated.

Analyzing Entity <fft_stage_7_entity_87efef01a9> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 33316: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 33316: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 33316: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_7_entity_87efef01a9> analyzed. Unit <fft_stage_7_entity_87efef01a9> generated.

Analyzing Entity <butterfly_direct_entity_d8828496c0> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_d8828496c0> analyzed. Unit <butterfly_direct_entity_d8828496c0> generated.

Analyzing Entity <twiddle_entity_e41c8973ab> in library <work> (Architecture <structural>).
Entity <twiddle_entity_e41c8973ab> analyzed. Unit <twiddle_entity_e41c8973ab> generated.

Analyzing Entity <coeff_gen_entity_58a43f7506> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 32278: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 32278: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 32278: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_58a43f7506> analyzed. Unit <coeff_gen_entity_58a43f7506> generated.

Analyzing generic Entity <xlsprom.15> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_42a5b8ca1bc39b96"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp10.core_instance10> in unit <xlsprom.15>.
Entity <xlsprom.15> analyzed. Unit <xlsprom.15> generated.

Analyzing generic Entity <xlsprom.16> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_8f872a02ff02aadb"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp11.core_instance11> in unit <xlsprom.16>.
Entity <xlsprom.16> analyzed. Unit <xlsprom.16> generated.

Analyzing generic Entity <xlslice.82> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 9
	x_width = 10
	y_width = 6
Entity <xlslice.82> analyzed. Unit <xlslice.82> generated.

Analyzing generic Entity <xlcounter_free.23> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_dd549111ea74373d"
	op_arith = 1
	op_width = 5
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp19.core_instance19> in unit <xlcounter_free.23>.
Entity <xlcounter_free.23> analyzed. Unit <xlcounter_free.23> generated.

Analyzing Entity <delay_b_entity_33018d6e55> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 33087: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_33018d6e55> analyzed. Unit <delay_b_entity_33018d6e55> generated.

Analyzing generic Entity <xlcounter_limit.11> in library <work> (Architecture <behavior>).
	cnt_15_0 = 13
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_e80093aea990e7ea"
	count_limited = 1
	op_arith = 1
	op_width = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlcounter_limit.11>.
Entity <xlcounter_limit.11> analyzed. Unit <xlcounter_limit.11> generated.

Analyzing generic Entity <xlspram.11> in library <work> (Architecture <behavior>).
	c_address_width = 4
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_7068db77349ce284"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlspram.11>.
Entity <xlspram.11> analyzed. Unit <xlspram.11> generated.

Analyzing generic Entity <xlslice.62> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 6
	x_width = 16
	y_width = 1
Entity <xlslice.62> analyzed. Unit <xlslice.62> generated.

Analyzing generic Entity <xlslice.63> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 4
	x_width = 5
	y_width = 1
Entity <xlslice.63> analyzed. Unit <xlslice.63> generated.

Analyzing Entity <sync_delay_entity_cf31187f8b> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 33193: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_cf31187f8b> analyzed. Unit <sync_delay_entity_cf31187f8b> generated.

Analyzing Entity <constant_fe72737ca0> in library <work> (Architecture <behavior>).
Entity <constant_fe72737ca0> analyzed. Unit <constant_fe72737ca0> generated.

Analyzing Entity <constant_ef0e2e5fc6> in library <work> (Architecture <behavior>).
Entity <constant_ef0e2e5fc6> analyzed. Unit <constant_ef0e2e5fc6> generated.

Analyzing Entity <constant_582a3706dd> in library <work> (Architecture <behavior>).
Entity <constant_582a3706dd> analyzed. Unit <constant_582a3706dd> generated.

Analyzing generic Entity <xlcounter_free.33> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_3241d5218ebd61cd"
	op_arith = 1
	op_width = 5
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp18.core_instance18> in unit <xlcounter_free.33>.
Entity <xlcounter_free.33> analyzed. Unit <xlcounter_free.33> generated.

Analyzing Entity <relational_9ece3c8c4e> in library <work> (Architecture <behavior>).
Entity <relational_9ece3c8c4e> analyzed. Unit <relational_9ece3c8c4e> generated.

Analyzing Entity <relational_dc5bc996c9> in library <work> (Architecture <behavior>).
Entity <relational_dc5bc996c9> analyzed. Unit <relational_dc5bc996c9> generated.

Analyzing Entity <fft_stage_8_entity_d926bd956d> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 34485: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 34485: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 34485: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_8_entity_d926bd956d> analyzed. Unit <fft_stage_8_entity_d926bd956d> generated.

Analyzing Entity <butterfly_direct_entity_6efabbc5cc> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_6efabbc5cc> analyzed. Unit <butterfly_direct_entity_6efabbc5cc> generated.

Analyzing Entity <twiddle_entity_1297d5a90e> in library <work> (Architecture <structural>).
Entity <twiddle_entity_1297d5a90e> analyzed. Unit <twiddle_entity_1297d5a90e> generated.

Analyzing Entity <coeff_gen_entity_f1b8f12ad3> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 33447: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 33447: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 33447: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_f1b8f12ad3> analyzed. Unit <coeff_gen_entity_f1b8f12ad3> generated.

Analyzing generic Entity <xlsprom.17> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_baae78c6cf62a88f"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp12.core_instance12> in unit <xlsprom.17>.
Entity <xlsprom.17> analyzed. Unit <xlsprom.17> generated.

Analyzing generic Entity <xlsprom.18> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_578f4a8fb59b1f38"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp13.core_instance13> in unit <xlsprom.18>.
Entity <xlsprom.18> analyzed. Unit <xlsprom.18> generated.

Analyzing generic Entity <xlslice.83> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 9
	x_width = 10
	y_width = 7
Entity <xlslice.83> analyzed. Unit <xlslice.83> generated.

Analyzing generic Entity <xlcounter_free.24> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_e80093aea990e7ea"
	op_arith = 1
	op_width = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp21.core_instance21> in unit <xlcounter_free.24>.
Entity <xlcounter_free.24> analyzed. Unit <xlcounter_free.24> generated.

Analyzing Entity <delay_b_entity_0004e1fa13> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 34256: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_0004e1fa13> analyzed. Unit <delay_b_entity_0004e1fa13> generated.

Analyzing generic Entity <xlcounter_limit.12> in library <work> (Architecture <behavior>).
	cnt_15_0 = 5
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_b8a3efcc9651e5d3"
	count_limited = 1
	op_arith = 1
	op_width = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlcounter_limit.12>.
Entity <xlcounter_limit.12> analyzed. Unit <xlcounter_limit.12> generated.

Analyzing generic Entity <xlspram.12> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 36
	core_name0 = "single_port_block_memory_virtex2p_6_1_38d4305037783d2c"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlspram.12>.
Entity <xlspram.12> analyzed. Unit <xlspram.12> generated.

Analyzing generic Entity <xlslice.64> in library <work> (Architecture <behavior>).
	new_lsb = 7
	new_msb = 7
	x_width = 16
	y_width = 1
Entity <xlslice.64> analyzed. Unit <xlslice.64> generated.

Analyzing generic Entity <xlslice.65> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 4
	y_width = 1
Entity <xlslice.65> analyzed. Unit <xlslice.65> generated.

Analyzing Entity <sync_delay_entity_5b798a5321> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 34362: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_5b798a5321> analyzed. Unit <sync_delay_entity_5b798a5321> generated.

Analyzing Entity <constant_4c449dd556> in library <work> (Architecture <behavior>).
Entity <constant_4c449dd556> analyzed. Unit <constant_4c449dd556> generated.

Analyzing Entity <constant_145086465d> in library <work> (Architecture <behavior>).
Entity <constant_145086465d> analyzed. Unit <constant_145086465d> generated.

Analyzing Entity <constant_67ad97ca70> in library <work> (Architecture <behavior>).
Entity <constant_67ad97ca70> analyzed. Unit <constant_67ad97ca70> generated.

Analyzing generic Entity <xlcounter_free.34> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_fdd1a28438047006"
	op_arith = 1
	op_width = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp20.core_instance20> in unit <xlcounter_free.34>.
Entity <xlcounter_free.34> analyzed. Unit <xlcounter_free.34> generated.

Analyzing Entity <relational_4d3cfceaf4> in library <work> (Architecture <behavior>).
Entity <relational_4d3cfceaf4> analyzed. Unit <relational_4d3cfceaf4> generated.

Analyzing Entity <relational_d930162434> in library <work> (Architecture <behavior>).
Entity <relational_d930162434> analyzed. Unit <relational_d930162434> generated.

Analyzing Entity <fft_stage_9_entity_01bf3b9f0b> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 35620: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 35620: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 35620: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_9_entity_01bf3b9f0b> analyzed. Unit <fft_stage_9_entity_01bf3b9f0b> generated.

Analyzing Entity <butterfly_direct_entity_8510d32eba> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_8510d32eba> analyzed. Unit <butterfly_direct_entity_8510d32eba> generated.

Analyzing Entity <twiddle_entity_7d811bb11c> in library <work> (Architecture <structural>).
Entity <twiddle_entity_7d811bb11c> analyzed. Unit <twiddle_entity_7d811bb11c> generated.

Analyzing Entity <coeff_gen_entity_1e2d4b272d> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 34616: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 34616: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 34616: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_1e2d4b272d> analyzed. Unit <coeff_gen_entity_1e2d4b272d> generated.

Analyzing generic Entity <xlsprom.19> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_f9f47a6cb9d2aa15"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp14.core_instance14> in unit <xlsprom.19>.
Entity <xlsprom.19> analyzed. Unit <xlsprom.19> generated.

Analyzing generic Entity <xlsprom.20> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 18
	core_name0 = "single_port_block_memory_virtex2p_6_1_6394d46b7454c18a"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp15.core_instance15> in unit <xlsprom.20>.
Entity <xlsprom.20> analyzed. Unit <xlsprom.20> generated.

Analyzing generic Entity <xlslice.84> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 9
	x_width = 10
	y_width = 8
Entity <xlslice.84> analyzed. Unit <xlslice.84> generated.

Analyzing generic Entity <xlcounter_free.6> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_b8a3efcc9651e5d3"
	op_arith = 1
	op_width = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp23.core_instance23> in unit <xlcounter_free.6>.
Entity <xlcounter_free.6> analyzed. Unit <xlcounter_free.6> generated.

Analyzing Entity <delay_b_entity_21b97b5026> in library <work> (Architecture <structural>).
Entity <delay_b_entity_21b97b5026> analyzed. Unit <delay_b_entity_21b97b5026> generated.

Analyzing generic Entity <xldelay.18> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	width = 36
Entity <xldelay.18> analyzed. Unit <xldelay.18> generated.

Analyzing generic Entity <synth_reg.22> in library <work> (Architecture <structural>).
	latency = 4
	width = 36
Entity <synth_reg.22> analyzed. Unit <synth_reg.22> generated.

Analyzing generic Entity <srl17e.22> in library <work> (Architecture <structural>).
	latency = 4
	width = 36
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.22> analyzed. Unit <srl17e.22> generated.

Analyzing generic Entity <xlslice.66> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 8
	x_width = 16
	y_width = 1
Entity <xlslice.66> analyzed. Unit <xlslice.66> generated.

Analyzing generic Entity <xlslice.67> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 3
	y_width = 1
Entity <xlslice.67> analyzed. Unit <xlslice.67> generated.

Analyzing Entity <sync_delay_entity_f61544ec88> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 35497: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_f61544ec88> analyzed. Unit <sync_delay_entity_f61544ec88> generated.

Analyzing Entity <constant_822933f89b> in library <work> (Architecture <behavior>).
Entity <constant_822933f89b> analyzed. Unit <constant_822933f89b> generated.

Analyzing Entity <constant_469094441c> in library <work> (Architecture <behavior>).
Entity <constant_469094441c> analyzed. Unit <constant_469094441c> generated.

Analyzing Entity <constant_a1c496ea88> in library <work> (Architecture <behavior>).
Entity <constant_a1c496ea88> analyzed. Unit <constant_a1c496ea88> generated.

Analyzing generic Entity <xlcounter_free.35> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_d8ae89720b5de7f6"
	op_arith = 1
	op_width = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp22.core_instance22> in unit <xlcounter_free.35>.
Entity <xlcounter_free.35> analyzed. Unit <xlcounter_free.35> generated.

Analyzing Entity <relational_8fc7f5539b> in library <work> (Architecture <behavior>).
Entity <relational_8fc7f5539b> analyzed. Unit <relational_8fc7f5539b> generated.

Analyzing Entity <relational_47b317dab6> in library <work> (Architecture <behavior>).
Entity <relational_47b317dab6> analyzed. Unit <relational_47b317dab6> generated.

Analyzing Entity <ri_to_c_entity_7019693a09> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_7019693a09> analyzed. Unit <ri_to_c_entity_7019693a09> generated.

Analyzing Entity <concat_b198bd62b0> in library <work> (Architecture <behavior>).
Entity <concat_b198bd62b0> analyzed. Unit <concat_b198bd62b0> generated.

Analyzing Entity <reinterpret_580feec131> in library <work> (Architecture <behavior>).
Entity <reinterpret_580feec131> analyzed. Unit <reinterpret_580feec131> generated.

Analyzing Entity <ri_to_c1_entity_573e33b48e> in library <work> (Architecture <structural>).
Entity <ri_to_c1_entity_573e33b48e> analyzed. Unit <ri_to_c1_entity_573e33b48e> generated.

Analyzing Entity <fft1_entity_ffa116fe36> in library <work> (Architecture <structural>).
Entity <fft1_entity_ffa116fe36> analyzed. Unit <fft1_entity_ffa116fe36> generated.

Analyzing Entity <bi_real_unscr_2x_entity_cff8b4d77d> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 36155: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 36155: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 36155: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <bi_real_unscr_2x_entity_cff8b4d77d> analyzed. Unit <bi_real_unscr_2x_entity_cff8b4d77d> generated.

Analyzing Entity <fft2x_tvg_entity_e93378a1e1> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 36597: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 36597: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 36597: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 36612: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 36612: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 36612: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft2x_tvg_entity_e93378a1e1> analyzed. Unit <fft2x_tvg_entity_e93378a1e1> generated.

Analyzing Entity <concat_d90e7950ae> in library <work> (Architecture <behavior>).
Entity <concat_d90e7950ae> analyzed. Unit <concat_d90e7950ae> generated.

Analyzing Entity <concat_db546eb10e> in library <work> (Architecture <behavior>).
Entity <concat_db546eb10e> analyzed. Unit <concat_db546eb10e> generated.

Analyzing Entity <constant_1f5cc32f1e> in library <work> (Architecture <behavior>).
Entity <constant_1f5cc32f1e> analyzed. Unit <constant_1f5cc32f1e> generated.

Analyzing Entity <constant_0f59f02ba5> in library <work> (Architecture <behavior>).
Entity <constant_0f59f02ba5> analyzed. Unit <constant_0f59f02ba5> generated.

Analyzing generic Entity <xlcounter_free.5> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_b8a5551b3c16b99b"
	op_arith = 1
	op_width = 17
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp24.core_instance24> in unit <xlcounter_free.5>.
Entity <xlcounter_free.5> analyzed. Unit <xlcounter_free.5> generated.

Analyzing Entity <delay_bram_entity_9e1e2816db> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 36353: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_bram_entity_9e1e2816db> analyzed. Unit <delay_bram_entity_9e1e2816db> generated.

Analyzing generic Entity <xlcounter_limit.1> in library <work> (Architecture <behavior>).
	cnt_15_0 = 1020
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_7c2d447100ca50c7"
	count_limited = 1
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_limit.1>.
Entity <xlcounter_limit.1> analyzed. Unit <xlcounter_limit.1> generated.

Analyzing generic Entity <xlspram.1> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 8
	core_name0 = "single_port_block_memory_virtex2p_6_1_7ea60367d40e0967"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlspram.1>.
Entity <xlspram.1> analyzed. Unit <xlspram.1> generated.

Analyzing generic Entity <synth_reg.6> in library <work> (Architecture <structural>).
	latency = 1
	width = 8
Entity <synth_reg.6> analyzed. Unit <synth_reg.6> generated.

Analyzing generic Entity <srl17e.6> in library <work> (Architecture <structural>).
	latency = 1
	width = 8
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.6> analyzed. Unit <srl17e.6> generated.

Analyzing Entity <mux_9d682a1165> in library <work> (Architecture <behavior>).
Entity <mux_9d682a1165> analyzed. Unit <mux_9d682a1165> generated.

Analyzing Entity <mux_2af8d8c05a> in library <work> (Architecture <behavior>).
Entity <mux_2af8d8c05a> analyzed. Unit <mux_2af8d8c05a> generated.

Analyzing generic Entity <xlslice.18> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 3
	x_width = 11
	y_width = 4
Entity <xlslice.18> analyzed. Unit <xlslice.18> generated.

Analyzing generic Entity <xlslice.20> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 9
	x_width = 17
	y_width = 10
Entity <xlslice.20> analyzed. Unit <xlslice.20> generated.

Analyzing generic Entity <xlslice.21> in library <work> (Architecture <behavior>).
	new_lsb = 11
	new_msb = 16
	x_width = 17
	y_width = 6
Entity <xlslice.21> analyzed. Unit <xlslice.21> generated.

Analyzing generic Entity <xlslice.22> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 7
	x_width = 16
	y_width = 8
Entity <xlslice.22> analyzed. Unit <xlslice.22> generated.

Analyzing generic Entity <xlslice.23> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 15
	x_width = 16
	y_width = 8
Entity <xlslice.23> analyzed. Unit <xlslice.23> generated.

Analyzing generic Entity <xlslice.24> in library <work> (Architecture <behavior>).
	new_lsb = 10
	new_msb = 10
	x_width = 17
	y_width = 1
Entity <xlslice.24> analyzed. Unit <xlslice.24> generated.

Analyzing Entity <gpio_entity_3e8445cfff> in library <work> (Architecture <structural>).
Entity <gpio_entity_3e8445cfff> analyzed. Unit <gpio_entity_3e8445cfff> generated.

Analyzing Entity <led6_link_dn_entity_1683a0dcc3> in library <work> (Architecture <structural>).
Entity <led6_link_dn_entity_1683a0dcc3> analyzed. Unit <led6_link_dn_entity_1683a0dcc3> generated.

Analyzing generic Entity <xlconvert.2> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.2> analyzed. Unit <xlconvert.2> generated.

Analyzing generic Entity <convert_func_call.1> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	overflow = 1
	quantization = 1
Entity <convert_func_call.1> analyzed. Unit <convert_func_call.1> generated.

Analyzing Entity <logical_19a8cd80c8> in library <work> (Architecture <behavior>).
Entity <logical_19a8cd80c8> analyzed. Unit <logical_19a8cd80c8> generated.

Analyzing Entity <logical_a6d07705dd> in library <work> (Architecture <behavior>).
Entity <logical_a6d07705dd> analyzed. Unit <logical_a6d07705dd> generated.

Analyzing Entity <logical_1cef476837> in library <work> (Architecture <behavior>).
Entity <logical_1cef476837> analyzed. Unit <logical_1cef476837> generated.

Analyzing Entity <logical_5773759131> in library <work> (Architecture <behavior>).
Entity <logical_5773759131> analyzed. Unit <logical_5773759131> generated.

Analyzing Entity <mux_adc_levels_entity_8fe3304055> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 37023: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 37023: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 37023: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 37038: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 37038: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 37038: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <mux_adc_levels_entity_8fe3304055> analyzed. Unit <mux_adc_levels_entity_8fe3304055> generated.

Analyzing Entity <concat_62c4475a80> in library <work> (Architecture <behavior>).
Entity <concat_62c4475a80> analyzed. Unit <concat_62c4475a80> generated.

Analyzing Entity <concat_ce17a02288> in library <work> (Architecture <behavior>).
Entity <concat_ce17a02288> analyzed. Unit <concat_ce17a02288> generated.

Analyzing generic Entity <xlconvert.3> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 3
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.3> analyzed. Unit <xlconvert.3> generated.

Analyzing generic Entity <convert_func_call.2> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 3
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.2> analyzed. Unit <convert_func_call.2> generated.

Analyzing generic Entity <xlcounter_free.7> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_9539f41705559a71"
	op_arith = 1
	op_width = 14
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp25.core_instance25> in unit <xlcounter_free.7>.
Entity <xlcounter_free.7> analyzed. Unit <xlcounter_free.7> generated.

Analyzing Entity <delay_54d5af2115> in library <work> (Architecture <behavior>).
Entity <delay_54d5af2115> analyzed. Unit <delay_54d5af2115> generated.

Analyzing Entity <delay_e18fb31a3d> in library <work> (Architecture <behavior>).
Entity <delay_e18fb31a3d> analyzed. Unit <delay_e18fb31a3d> generated.

Analyzing Entity <edge_entity_d80c921afd> in library <work> (Architecture <structural>).
Entity <edge_entity_d80c921afd> analyzed. Unit <edge_entity_d80c921afd> generated.

Analyzing Entity <logical_e77c53f8bd> in library <work> (Architecture <behavior>).
Entity <logical_e77c53f8bd> analyzed. Unit <logical_e77c53f8bd> generated.

Analyzing Entity <logical_3927d3238d> in library <work> (Architecture <behavior>).
Entity <logical_3927d3238d> analyzed. Unit <logical_3927d3238d> generated.

Analyzing Entity <mux_e9e9c2e4f6> in library <work> (Architecture <behavior>).
Entity <mux_e9e9c2e4f6> analyzed. Unit <mux_e9e9c2e4f6> generated.

Analyzing Entity <mux_66e06093b2> in library <work> (Architecture <behavior>).
Entity <mux_66e06093b2> analyzed. Unit <mux_66e06093b2> generated.

Analyzing generic Entity <xlslice.25> in library <work> (Architecture <behavior>).
	new_lsb = 13
	new_msb = 13
	x_width = 14
	y_width = 1
Entity <xlslice.25> analyzed. Unit <xlslice.25> generated.

Analyzing Entity <neg_edge_ext0_entity_dccdbdd8c2> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 37233: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 37233: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 37233: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <neg_edge_ext0_entity_dccdbdd8c2> analyzed. Unit <neg_edge_ext0_entity_dccdbdd8c2> generated.

Analyzing Entity <constant_3afb0a580d> in library <work> (Architecture <behavior>).
Entity <constant_3afb0a580d> analyzed. Unit <constant_3afb0a580d> generated.

Analyzing generic Entity <xlcounter_free.8> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_658945f0a80d459a"
	op_arith = 1
	op_width = 28
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp26.core_instance26> in unit <xlcounter_free.8>.
Entity <xlcounter_free.8> analyzed. Unit <xlcounter_free.8> generated.

Analyzing Entity <relational_8759749125> in library <work> (Architecture <behavior>).
Entity <relational_8759749125> analyzed. Unit <relational_8759749125> generated.

Analyzing Entity <neg_edge_ext1_entity_4827f7f517> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 37296: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 37296: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 37296: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <neg_edge_ext1_entity_4827f7f517> analyzed. Unit <neg_edge_ext1_entity_4827f7f517> generated.

Analyzing Entity <constant_bdd7f47790> in library <work> (Architecture <behavior>).
Entity <constant_bdd7f47790> analyzed. Unit <constant_bdd7f47790> generated.

Analyzing generic Entity <xlcounter_free.9> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_804522374d9edc41"
	op_arith = 1
	op_width = 24
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp27.core_instance27> in unit <xlcounter_free.9>.
Entity <xlcounter_free.9> analyzed. Unit <xlcounter_free.9> generated.

Analyzing Entity <relational_831189b190> in library <work> (Architecture <behavior>).
Entity <relational_831189b190> analyzed. Unit <relational_831189b190> generated.

Analyzing Entity <one_ant_a_time_entity_03d66a07c9> in library <work> (Architecture <structural>).
Entity <one_ant_a_time_entity_03d66a07c9> analyzed. Unit <one_ant_a_time_entity_03d66a07c9> generated.

Analyzing Entity <reorder_entity_73683e37a7> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 37532: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <reorder_entity_73683e37a7> analyzed. Unit <reorder_entity_73683e37a7> generated.

Analyzing generic Entity <xlspram.2> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 32
	core_name0 = "single_port_block_memory_virtex2p_6_1_f239e1ef1af0e201"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp10.core_instance10> in unit <xlspram.2>.
Entity <xlspram.2> analyzed. Unit <xlspram.2> generated.

Analyzing generic Entity <xlcounter_limit.2> in library <work> (Architecture <behavior>).
	cnt_15_0 = 1023
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_7c2d447100ca50c7"
	count_limited = 0
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_limit.2>.
Entity <xlcounter_limit.2> analyzed. Unit <xlcounter_limit.2> generated.

Analyzing generic Entity <xldelay.5> in library <work> (Architecture <behavior>).
	latency = 6
	reg_retiming = 0
	width = 8
Entity <xldelay.5> analyzed. Unit <xldelay.5> generated.

Analyzing generic Entity <synth_reg.7> in library <work> (Architecture <structural>).
	latency = 6
	width = 8
Entity <synth_reg.7> analyzed. Unit <synth_reg.7> generated.

Analyzing generic Entity <srl17e.7> in library <work> (Architecture <structural>).
	latency = 6
	width = 8
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.7> analyzed. Unit <srl17e.7> generated.

Analyzing generic Entity <xldelay.6> in library <work> (Architecture <behavior>).
	latency = 7
	reg_retiming = 0
	width = 32
Entity <xldelay.6> analyzed. Unit <xldelay.6> generated.

Analyzing generic Entity <synth_reg.8> in library <work> (Architecture <structural>).
	latency = 7
	width = 32
Entity <synth_reg.8> analyzed. Unit <synth_reg.8> generated.

Analyzing generic Entity <srl17e.8> in library <work> (Architecture <structural>).
	latency = 7
	width = 32
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.8> analyzed. Unit <srl17e.8> generated.

Analyzing generic Entity <xldelay.7> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	width = 8
Entity <xldelay.7> analyzed. Unit <xldelay.7> generated.

Analyzing generic Entity <synth_reg.9> in library <work> (Architecture <structural>).
	latency = 4
	width = 8
Entity <synth_reg.9> analyzed. Unit <synth_reg.9> generated.

Analyzing generic Entity <srl17e.9> in library <work> (Architecture <structural>).
	latency = 4
	width = 8
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.9> analyzed. Unit <srl17e.9> generated.

Analyzing generic Entity <xldelay.8> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	width = 8
Entity <xldelay.8> analyzed. Unit <xldelay.8> generated.

Analyzing generic Entity <synth_reg.10> in library <work> (Architecture <structural>).
	latency = 2
	width = 8
Entity <synth_reg.10> analyzed. Unit <synth_reg.10> generated.

Analyzing generic Entity <srl17e.10> in library <work> (Architecture <structural>).
	latency = 2
	width = 8
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.10> analyzed. Unit <srl17e.10> generated.

Analyzing Entity <delay_423c6c1400> in library <work> (Architecture <behavior>).
Entity <delay_423c6c1400> analyzed. Unit <delay_423c6c1400> generated.

Analyzing generic Entity <xldelay.9> in library <work> (Architecture <behavior>).
	latency = 6
	reg_retiming = 0
	width = 2
Entity <xldelay.9> analyzed. Unit <xldelay.9> generated.

Analyzing generic Entity <synth_reg.11> in library <work> (Architecture <structural>).
	latency = 6
	width = 2
Entity <synth_reg.11> analyzed. Unit <synth_reg.11> generated.

Analyzing generic Entity <srl17e.11> in library <work> (Architecture <structural>).
	latency = 6
	width = 2
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.11> analyzed. Unit <srl17e.11> generated.

Analyzing generic Entity <xldelay.10> in library <work> (Architecture <behavior>).
	latency = 6
	reg_retiming = 0
	width = 1
Entity <xldelay.10> analyzed. Unit <xldelay.10> generated.

Analyzing generic Entity <synth_reg.12> in library <work> (Architecture <structural>).
	latency = 6
	width = 1
Entity <synth_reg.12> analyzed. Unit <synth_reg.12> generated.

Analyzing generic Entity <srl17e.12> in library <work> (Architecture <structural>).
	latency = 6
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.12> analyzed. Unit <srl17e.12> generated.

Analyzing generic Entity <xlsprom_dist.1> in library <work> (Architecture <behavior>).
	addr_width = 8
	c_address_width = 8
	c_width = 8
	core_name0 = "distributed_memory_virtex2p_7_1_17126bf86411dabf"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlsprom_dist.1>.
Entity <xlsprom_dist.1> analyzed. Unit <xlsprom_dist.1> generated.

Analyzing Entity <mux_81f00cece7> in library <work> (Architecture <behavior>).
Entity <mux_81f00cece7> analyzed. Unit <mux_81f00cece7> generated.

Analyzing generic Entity <xlslice.43> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 7
	x_width = 10
	y_width = 8
Entity <xlslice.43> analyzed. Unit <xlslice.43> generated.

Analyzing Entity <sync_delay_en_entity_10dd69b277> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 37393: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_en_entity_10dd69b277> analyzed. Unit <sync_delay_en_entity_10dd69b277> generated.

Analyzing generic Entity <xlslice.26> in library <work> (Architecture <behavior>).
	new_lsb = 24
	new_msb = 31
	x_width = 32
	y_width = 8
Entity <xlslice.26> analyzed. Unit <xlslice.26> generated.

Analyzing generic Entity <xlslice.27> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 15
	x_width = 32
	y_width = 8
Entity <xlslice.27> analyzed. Unit <xlslice.27> generated.

Analyzing generic Entity <xlslice.28> in library <work> (Architecture <behavior>).
	new_lsb = 16
	new_msb = 23
	x_width = 32
	y_width = 8
Entity <xlslice.28> analyzed. Unit <xlslice.28> generated.

Analyzing generic Entity <xlslice.29> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 7
	x_width = 32
	y_width = 8
Entity <xlslice.29> analyzed. Unit <xlslice.29> generated.

Analyzing Entity <square_transposer1_entity_12db029092> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 38048: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 38048: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 38048: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <square_transposer1_entity_12db029092> analyzed. Unit <square_transposer1_entity_12db029092> generated.

Analyzing Entity <barrel_switcher_entity_f954ef445f> in library <work> (Architecture <structural>).
Entity <barrel_switcher_entity_f954ef445f> analyzed. Unit <barrel_switcher_entity_f954ef445f> generated.

Analyzing generic Entity <xldelay.15> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 2
Entity <xldelay.15> analyzed. Unit <xldelay.15> generated.

Analyzing generic Entity <synth_reg.17> in library <work> (Architecture <structural>).
	latency = 1
	width = 2
Entity <synth_reg.17> analyzed. Unit <synth_reg.17> generated.

Analyzing generic Entity <srl17e.17> in library <work> (Architecture <structural>).
	latency = 1
	width = 2
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.17> analyzed. Unit <srl17e.17> generated.

Analyzing Entity <mux_7f6b7da686> in library <work> (Architecture <behavior>).
Entity <mux_7f6b7da686> analyzed. Unit <mux_7f6b7da686> generated.

Analyzing generic Entity <xlslice.68> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 2
	y_width = 1
Entity <xlslice.68> analyzed. Unit <xlslice.68> generated.

Analyzing generic Entity <xlcounter_free.14> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_2b3d5de203345a84"
	op_arith = 1
	op_width = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp28.core_instance28> in unit <xlcounter_free.14>.
Entity <xlcounter_free.14> analyzed. Unit <xlcounter_free.14> generated.

Analyzing generic Entity <xldelay.12> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	width = 8
Entity <xldelay.12> analyzed. Unit <xldelay.12> generated.

Analyzing generic Entity <synth_reg.14> in library <work> (Architecture <structural>).
	latency = 3
	width = 8
Entity <synth_reg.14> analyzed. Unit <synth_reg.14> generated.

Analyzing generic Entity <srl17e.14> in library <work> (Architecture <structural>).
	latency = 3
	width = 8
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.14> analyzed. Unit <srl17e.14> generated.

Analyzing generic Entity <xldelay.13> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 8
Entity <xldelay.13> analyzed. Unit <xldelay.13> generated.

Analyzing Entity <packetiser1_entity_e02a16843a> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 38391: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 38391: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 38391: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <packetiser1_entity_e02a16843a> analyzed. Unit <packetiser1_entity_e02a16843a> generated.

Analyzing generic Entity <xlcounter_free.10> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_5a07f4bba2e9cb5e"
	op_arith = 1
	op_width = 56
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp29.core_instance29> in unit <xlcounter_free.10>.
Entity <xlcounter_free.10> analyzed. Unit <xlcounter_free.10> generated.

Analyzing Entity <concat_3d6d010511> in library <work> (Architecture <behavior>).
Entity <concat_3d6d010511> analyzed. Unit <concat_3d6d010511> generated.

Analyzing Entity <delay_4ce33ca7e7> in library <work> (Architecture <behavior>).
Entity <delay_4ce33ca7e7> analyzed. Unit <delay_4ce33ca7e7> generated.

Analyzing Entity <delay_d8eaaced1c> in library <work> (Architecture <behavior>).
Entity <delay_d8eaaced1c> analyzed. Unit <delay_d8eaaced1c> generated.

Analyzing Entity <mux_dc8b84fd59> in library <work> (Architecture <behavior>).
Entity <mux_dc8b84fd59> analyzed. Unit <mux_dc8b84fd59> generated.

Analyzing generic Entity <xlslice.30> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 31
	x_width = 64
	y_width = 32
Entity <xlslice.30> analyzed. Unit <xlslice.30> generated.

Analyzing generic Entity <xlslice.31> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 7
	x_width = 56
	y_width = 2
Entity <xlslice.31> analyzed. Unit <xlslice.31> generated.

Analyzing generic Entity <xlslice.32> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 55
	x_width = 56
	y_width = 48
Entity <xlslice.32> analyzed. Unit <xlslice.32> generated.

Analyzing generic Entity <xlslice.33> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 56
	y_width = 1
Entity <xlslice.33> analyzed. Unit <xlslice.33> generated.

Analyzing generic Entity <xlslice.34> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 6
	x_width = 56
	y_width = 1
Entity <xlslice.34> analyzed. Unit <xlslice.34> generated.

Analyzing generic Entity <xlslice.35> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 15
	x_width = 32
	y_width = 14
Entity <xlslice.35> analyzed. Unit <xlslice.35> generated.

Analyzing Entity <pfb_fir0_entity_53493745fd> in library <work> (Architecture <structural>).
Entity <pfb_fir0_entity_53493745fd> analyzed. Unit <pfb_fir0_entity_53493745fd> generated.

Analyzing Entity <pol1_in1_first_tap_entity_f782e4fba8> in library <work> (Architecture <structural>).
Entity <pol1_in1_first_tap_entity_f782e4fba8> analyzed. Unit <pol1_in1_first_tap_entity_f782e4fba8> generated.

Analyzing Entity <c_to_ri_entity_b56daa3700> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_b56daa3700> analyzed. Unit <c_to_ri_entity_b56daa3700> generated.

Analyzing Entity <delay_bram_entity_7429e167ee> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 38748: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_bram_entity_7429e167ee> analyzed. Unit <delay_bram_entity_7429e167ee> generated.

Analyzing generic Entity <xlcounter_limit.4> in library <work> (Architecture <behavior>).
	cnt_15_0 = 2044
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex2p_7_0_78a3dd824f4df0df"
	count_limited = 1
	op_arith = 1
	op_width = 11
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp11.core_instance11> in unit <xlcounter_limit.4>.
Entity <xlcounter_limit.4> analyzed. Unit <xlcounter_limit.4> generated.

Analyzing generic Entity <xlspram.4> in library <work> (Architecture <behavior>).
	c_address_width = 11
	c_width = 16
	core_name0 = "single_port_block_memory_virtex2p_6_1_287130c77eef8a13"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp11.core_instance11> in unit <xlspram.4>.
Entity <xlspram.4> analyzed. Unit <xlspram.4> generated.

Analyzing generic Entity <synth_reg.18> in library <work> (Architecture <structural>).
	latency = 1
	width = 16
Entity <synth_reg.18> analyzed. Unit <synth_reg.18> generated.

Analyzing generic Entity <srl17e.18> in library <work> (Architecture <structural>).
	latency = 1
	width = 16
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.18> analyzed. Unit <srl17e.18> generated.

Analyzing generic Entity <xlmult_v9_0.3> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 7
	a_width = 8
	b_arith = 2
	b_bin_pt = 7
	b_width = 8
	c_a_type = 0
	c_a_width = 8
	c_b_type = 0
	c_b_width = 8
	c_baat = 8
	c_output_width = 16
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex2p_10_1_26e459ad9aa810bd"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 14
	p_width = 16
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlmult_v9_0.3>.
Entity <xlmult_v9_0.3> analyzed. Unit <xlmult_v9_0.3> generated.

Analyzing Entity <pfb_coeff_gen_entity_e9d8a7d349> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 38845: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 38845: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 38845: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pfb_coeff_gen_entity_e9d8a7d349> analyzed. Unit <pfb_coeff_gen_entity_e9d8a7d349> generated.

Analyzing generic Entity <xldelay.16> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	width = 16
Entity <xldelay.16> analyzed. Unit <xldelay.16> generated.

Analyzing generic Entity <synth_reg.19> in library <work> (Architecture <structural>).
	latency = 4
	width = 16
Entity <synth_reg.19> analyzed. Unit <synth_reg.19> generated.

Analyzing generic Entity <srl17e.19> in library <work> (Architecture <structural>).
	latency = 4
	width = 16
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10115: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10128: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.19> analyzed. Unit <srl17e.19> generated.

Analyzing Entity <reinterpret_d51df7ac30> in library <work> (Architecture <behavior>).
Entity <reinterpret_d51df7ac30> analyzed. Unit <reinterpret_d51df7ac30> generated.

Analyzing generic Entity <xlsprom.1> in library <work> (Architecture <behavior>).
	c_address_width = 11
	c_width = 8
	core_name0 = "single_port_block_memory_virtex2p_6_1_c4da1499b2390313"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp16.core_instance16> in unit <xlsprom.1>.
Entity <xlsprom.1> analyzed. Unit <xlsprom.1> generated.

Analyzing generic Entity <xlsprom.2> in library <work> (Architecture <behavior>).
	c_address_width = 11
	c_width = 8
	core_name0 = "single_port_block_memory_virtex2p_6_1_d13072650a2ab55b"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp17.core_instance17> in unit <xlsprom.2>.
Entity <xlsprom.2> analyzed. Unit <xlsprom.2> generated.

Analyzing generic Entity <xlsprom.3> in library <work> (Architecture <behavior>).
	c_address_width = 11
	c_width = 8
	core_name0 = "single_port_block_memory_virtex2p_6_1_ee12ce34adfa5ec2"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp18.core_instance18> in unit <xlsprom.3>.
Entity <xlsprom.3> analyzed. Unit <xlsprom.3> generated.

Analyzing generic Entity <xlsprom.4> in library <work> (Architecture <behavior>).
	c_address_width = 11
	c_width = 8
	core_name0 = "single_port_block_memory_virtex2p_6_1_fc890bd72b8e4bff"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp19.core_instance19> in unit <xlsprom.4>.
Entity <xlsprom.4> analyzed. Unit <xlsprom.4> generated.

Analyzing Entity <ri_to_c_entity_62640ddb7f> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_62640ddb7f> analyzed. Unit <ri_to_c_entity_62640ddb7f> generated.

Analyzing Entity <concat_a369e00c6b> in library <work> (Architecture <behavior>).
Entity <concat_a369e00c6b> analyzed. Unit <concat_a369e00c6b> generated.

Analyzing Entity <reinterpret_7025463ea8> in library <work> (Architecture <behavior>).
Entity <reinterpret_7025463ea8> analyzed. Unit <reinterpret_7025463ea8> generated.

Analyzing generic Entity <xlslice.44> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 31
	x_width = 32
	y_width = 24
Entity <xlslice.44> analyzed. Unit <xlslice.44> generated.

Analyzing Entity <sync_delay_entity_4e0570d115> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39125: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_4e0570d115> analyzed. Unit <sync_delay_entity_4e0570d115> generated.

Analyzing Entity <constant_fd28b32bf8> in library <work> (Architecture <behavior>).
Entity <constant_fd28b32bf8> analyzed. Unit <constant_fd28b32bf8> generated.

Analyzing Entity <constant_e054d850c5> in library <work> (Architecture <behavior>).
Entity <constant_e054d850c5> analyzed. Unit <constant_e054d850c5> generated.

Analyzing Entity <constant_7c91b1b314> in library <work> (Architecture <behavior>).
Entity <constant_7c91b1b314> analyzed. Unit <constant_7c91b1b314> generated.

Analyzing generic Entity <xlcounter_free.26> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_805fe5e395e47402"
	op_arith = 1
	op_width = 12
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp30.core_instance30> in unit <xlcounter_free.26>.
Entity <xlcounter_free.26> analyzed. Unit <xlcounter_free.26> generated.

Analyzing Entity <relational_d36fe12c1c> in library <work> (Architecture <behavior>).
Entity <relational_d36fe12c1c> analyzed. Unit <relational_d36fe12c1c> generated.

Analyzing Entity <relational_acb3c05dd0> in library <work> (Architecture <behavior>).
Entity <relational_acb3c05dd0> analyzed. Unit <relational_acb3c05dd0> generated.

Analyzing Entity <pol1_in1_last_tap_entity_87bf560f2d> in library <work> (Architecture <structural>).
Entity <pol1_in1_last_tap_entity_87bf560f2d> analyzed. Unit <pol1_in1_last_tap_entity_87bf560f2d> generated.

Analyzing Entity <concat_65b7cc6f0e> in library <work> (Architecture <behavior>).
Entity <concat_65b7cc6f0e> analyzed. Unit <concat_65b7cc6f0e> generated.

Analyzing Entity <pfb_add_tree_entity_eeb2e40a1a> in library <work> (Architecture <structural>).
Entity <pfb_add_tree_entity_eeb2e40a1a> analyzed. Unit <pfb_add_tree_entity_eeb2e40a1a> generated.

Analyzing Entity <adder_tree1_entity_90ea522bff> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39427: Unconnected input port 'c_in' of component 'xladdsub' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39427: Unconnected input port 'rst' of component 'xladdsub' is tied to default value.
WARNING:Xst:753 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39427: Unconnected output port 'c_out' of component 'xladdsub'.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39462: Unconnected input port 'c_in' of component 'xladdsub' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39462: Unconnected input port 'rst' of component 'xladdsub' is tied to default value.
WARNING:Xst:753 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39462: Unconnected output port 'c_out' of component 'xladdsub'.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39497: Unconnected input port 'c_in' of component 'xladdsub' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39497: Unconnected input port 'rst' of component 'xladdsub' is tied to default value.
WARNING:Xst:753 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39497: Unconnected output port 'c_out' of component 'xladdsub'.
Entity <adder_tree1_entity_90ea522bff> analyzed. Unit <adder_tree1_entity_90ea522bff> generated.

Analyzing generic Entity <xladdsub.1> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 14
	a_width = 16
	b_arith = 2
	b_bin_pt = 14
	b_width = 16
	c_has_b_out = 0
	c_has_c_out = 0
	c_has_ovfl = 0
	c_has_q = 1
	c_has_q_b_out = 0
	c_has_q_c_out = 0
	c_has_q_ovfl = 0
	c_has_s = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "adder_subtracter_virtex2p_7_0_9301e8703140ec16"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 17
	latency = 1
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 14
	s_width = 17
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xladdsub.1>.
Entity <xladdsub.1> analyzed. Unit <xladdsub.1> generated.

Analyzing generic Entity <xladdsub.2> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 14
	a_width = 17
	b_arith = 2
	b_bin_pt = 14
	b_width = 17
	c_has_b_out = 0
	c_has_c_out = 0
	c_has_ovfl = 0
	c_has_q = 1
	c_has_q_b_out = 0
	c_has_q_c_out = 0
	c_has_q_ovfl = 0
	c_has_s = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 18
	core_name0 = "adder_subtracter_virtex2p_7_0_c5dcd9e7347382cf"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 18
	latency = 1
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 14
	s_width = 18
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xladdsub.2>.
Entity <xladdsub.2> analyzed. Unit <xladdsub.2> generated.

Analyzing Entity <adder_tree2_entity_d60253b642> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39585: Unconnected input port 'c_in' of component 'xladdsub' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39585: Unconnected input port 'rst' of component 'xladdsub' is tied to default value.
WARNING:Xst:753 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39585: Unconnected output port 'c_out' of component 'xladdsub'.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39620: Unconnected input port 'c_in' of component 'xladdsub' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39620: Unconnected input port 'rst' of component 'xladdsub' is tied to default value.
WARNING:Xst:753 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39620: Unconnected output port 'c_out' of component 'xladdsub'.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39655: Unconnected input port 'c_in' of component 'xladdsub' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39655: Unconnected input port 'rst' of component 'xladdsub' is tied to default value.
WARNING:Xst:753 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 39655: Unconnected output port 'c_out' of component 'xladdsub'.
Entity <adder_tree2_entity_d60253b642> analyzed. Unit <adder_tree2_entity_d60253b642> generated.

Analyzing generic Entity <xlconvert_pipeline.1> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 1
	overflow = 2
	quantization = 3
Entity <xlconvert_pipeline.1> analyzed. Unit <xlconvert_pipeline.1> generated.

Analyzing generic Entity <convert_pipeline.1> in library <work> (Architecture <behavior>).
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 17
	old_width = 18
	overflow = 2
	quantization = 3
Entity <convert_pipeline.1> analyzed. Unit <convert_pipeline.1> generated.

Analyzing generic Entity <xlconvert.11> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 1
	overflow = 2
	quantization = 3
Entity <xlconvert.11> analyzed. Unit <xlconvert.11> generated.

Analyzing generic Entity <convert_func_call.10> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	overflow = 2
	quantization = 3
Entity <convert_func_call.10> analyzed. Unit <convert_func_call.10> generated.

Analyzing Entity <reinterpret_151459306d> in library <work> (Architecture <behavior>).
Entity <reinterpret_151459306d> analyzed. Unit <reinterpret_151459306d> generated.

Analyzing Entity <scale_1768584a8d> in library <work> (Architecture <behavior>).
Entity <scale_1768584a8d> analyzed. Unit <scale_1768584a8d> generated.

Analyzing generic Entity <xlslice.69> in library <work> (Architecture <behavior>).
	new_lsb = 112
	new_msb = 127
	x_width = 128
	y_width = 16
Entity <xlslice.69> analyzed. Unit <xlslice.69> generated.

Analyzing generic Entity <xlslice.70> in library <work> (Architecture <behavior>).
	new_lsb = 96
	new_msb = 111
	x_width = 128
	y_width = 16
Entity <xlslice.70> analyzed. Unit <xlslice.70> generated.

Analyzing generic Entity <xlslice.71> in library <work> (Architecture <behavior>).
	new_lsb = 80
	new_msb = 95
	x_width = 128
	y_width = 16
Entity <xlslice.71> analyzed. Unit <xlslice.71> generated.

Analyzing generic Entity <xlslice.72> in library <work> (Architecture <behavior>).
	new_lsb = 64
	new_msb = 79
	x_width = 128
	y_width = 16
Entity <xlslice.72> analyzed. Unit <xlslice.72> generated.

Analyzing generic Entity <xlslice.73> in library <work> (Architecture <behavior>).
	new_lsb = 48
	new_msb = 63
	x_width = 128
	y_width = 16
Entity <xlslice.73> analyzed. Unit <xlslice.73> generated.

Analyzing generic Entity <xlslice.74> in library <work> (Architecture <behavior>).
	new_lsb = 32
	new_msb = 47
	x_width = 128
	y_width = 16
Entity <xlslice.74> analyzed. Unit <xlslice.74> generated.

Analyzing generic Entity <xlslice.75> in library <work> (Architecture <behavior>).
	new_lsb = 16
	new_msb = 31
	x_width = 128
	y_width = 16
Entity <xlslice.75> analyzed. Unit <xlslice.75> generated.

Analyzing generic Entity <xlslice.76> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 15
	x_width = 128
	y_width = 16
Entity <xlslice.76> analyzed. Unit <xlslice.76> generated.

Analyzing Entity <pol1_in1_tap2_entity_51b09e6130> in library <work> (Architecture <structural>).
Entity <pol1_in1_tap2_entity_51b09e6130> analyzed. Unit <pol1_in1_tap2_entity_51b09e6130> generated.

Analyzing generic Entity <xlslice.45> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 7
	x_width = 24
	y_width = 8
Entity <xlslice.45> analyzed. Unit <xlslice.45> generated.

Analyzing generic Entity <xlslice.46> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 23
	x_width = 24
	y_width = 16
Entity <xlslice.46> analyzed. Unit <xlslice.46> generated.

Analyzing Entity <pol1_in1_tap3_entity_589ea34790> in library <work> (Architecture <structural>).
Entity <pol1_in1_tap3_entity_589ea34790> analyzed. Unit <pol1_in1_tap3_entity_589ea34790> generated.

Analyzing Entity <concat_0e2072f8e1> in library <work> (Architecture <behavior>).
Entity <concat_0e2072f8e1> analyzed. Unit <concat_0e2072f8e1> generated.

Analyzing Entity <pfb_fir1_entity_6880f213e5> in library <work> (Architecture <structural>).
Entity <pfb_fir1_entity_6880f213e5> analyzed. Unit <pfb_fir1_entity_6880f213e5> generated.

Analyzing Entity <pol1_in1_first_tap_entity_49bfd9f585> in library <work> (Architecture <structural>).
Entity <pol1_in1_first_tap_entity_49bfd9f585> analyzed. Unit <pol1_in1_first_tap_entity_49bfd9f585> generated.

Analyzing Entity <pfb_coeff_gen_entity_33c4c15fa9> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 40759: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 40759: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 40759: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pfb_coeff_gen_entity_33c4c15fa9> analyzed. Unit <pfb_coeff_gen_entity_33c4c15fa9> generated.

Analyzing Entity <pol1_in1_last_tap_entity_42e06cbfef> in library <work> (Architecture <structural>).
Entity <pol1_in1_last_tap_entity_42e06cbfef> analyzed. Unit <pol1_in1_last_tap_entity_42e06cbfef> generated.

Analyzing Entity <pfb_add_tree_entity_5393a56386> in library <work> (Architecture <structural>).
Entity <pfb_add_tree_entity_5393a56386> analyzed. Unit <pfb_add_tree_entity_5393a56386> generated.

Analyzing Entity <pol1_in1_tap2_entity_46b2d9fc6b> in library <work> (Architecture <structural>).
Entity <pol1_in1_tap2_entity_46b2d9fc6b> analyzed. Unit <pol1_in1_tap2_entity_46b2d9fc6b> generated.

Analyzing Entity <pol1_in1_tap3_entity_6f6be6c408> in library <work> (Architecture <structural>).
Entity <pol1_in1_tap3_entity_6f6be6c408> analyzed. Unit <pol1_in1_tap3_entity_6f6be6c408> generated.

Analyzing Entity <pulse_ext2_entity_af3e587f01> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 42116: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 42116: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 42116: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pulse_ext2_entity_af3e587f01> analyzed. Unit <pulse_ext2_entity_af3e587f01> generated.

Analyzing Entity <posedge_entity_ac028bf8d0> in library <work> (Architecture <structural>).
Entity <posedge_entity_ac028bf8d0> analyzed. Unit <posedge_entity_ac028bf8d0> generated.

Analyzing Entity <pulse_ext3_entity_89e91108c9> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 42188: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 42188: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 42188: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pulse_ext3_entity_89e91108c9> analyzed. Unit <pulse_ext3_entity_89e91108c9> generated.

Analyzing Entity <constant_b713aad2a7> in library <work> (Architecture <behavior>).
Entity <constant_b713aad2a7> analyzed. Unit <constant_b713aad2a7> generated.

Analyzing Entity <reinterpret_3f7e3674f6> in library <work> (Architecture <behavior>).
Entity <reinterpret_3f7e3674f6> analyzed. Unit <reinterpret_3f7e3674f6> generated.

Analyzing Entity <ri_to_c_entity_e30b502d91> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_e30b502d91> analyzed. Unit <ri_to_c_entity_e30b502d91> generated.

Analyzing Entity <concat_8e53793314> in library <work> (Architecture <behavior>).
Entity <concat_8e53793314> analyzed. Unit <concat_8e53793314> generated.

Analyzing generic Entity <xlslice.1> in library <work> (Architecture <behavior>).
	new_lsb = 26
	new_msb = 26
	x_width = 27
	y_width = 1
Entity <xlslice.1> analyzed. Unit <xlslice.1> generated.

Analyzing generic Entity <xlslice.2> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 17
	x_width = 32
	y_width = 18
Entity <xlslice.2> analyzed. Unit <xlslice.2> generated.

Analyzing generic Entity <xlslice.3> in library <work> (Architecture <behavior>).
	new_lsb = 15
	new_msb = 15
	x_width = 16
	y_width = 1
Entity <xlslice.3> analyzed. Unit <xlslice.3> generated.

Analyzing generic Entity <xlslice.4> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 15
	x_width = 32
	y_width = 16
Entity <xlslice.4> analyzed. Unit <xlslice.4> generated.

Analyzing generic Entity <xlslice.5> in library <work> (Architecture <behavior>).
	new_lsb = 16
	new_msb = 16
	x_width = 32
	y_width = 1
Entity <xlslice.5> analyzed. Unit <xlslice.5> generated.

Analyzing generic Entity <xlslice.6> in library <work> (Architecture <behavior>).
	new_lsb = 17
	new_msb = 17
	x_width = 32
	y_width = 1
Entity <xlslice.6> analyzed. Unit <xlslice.6> generated.

Analyzing generic Entity <xlslice.7> in library <work> (Architecture <behavior>).
	new_lsb = 21
	new_msb = 22
	x_width = 32
	y_width = 2
Entity <xlslice.7> analyzed. Unit <xlslice.7> generated.

Analyzing generic Entity <xlslice.8> in library <work> (Architecture <behavior>).
	new_lsb = 19
	new_msb = 19
	x_width = 32
	y_width = 1
Entity <xlslice.8> analyzed. Unit <xlslice.8> generated.

Analyzing Entity <sram_tvg_entity_70a20dd50c> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 42345: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 42345: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 42345: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <sram_tvg_entity_70a20dd50c> analyzed. Unit <sram_tvg_entity_70a20dd50c> generated.

Analyzing generic Entity <xlcounter_free.11> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_1fa1686255cc3bb6"
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp31.core_instance31> in unit <xlcounter_free.11>.
Entity <xlcounter_free.11> analyzed. Unit <xlcounter_free.11> generated.

Analyzing Entity <mux_52ae77d946> in library <work> (Architecture <behavior>).
Entity <mux_52ae77d946> analyzed. Unit <mux_52ae77d946> generated.

Analyzing Entity <sync_gen_entity_b491977194> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 42562: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 42562: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 42562: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <sync_gen_entity_b491977194> analyzed. Unit <sync_gen_entity_b491977194> generated.

Analyzing Entity <inverter_251f82b86b> in library <work> (Architecture <behavior>).
Entity <inverter_251f82b86b> analyzed. Unit <inverter_251f82b86b> generated.

Analyzing generic Entity <xlslice.36> in library <work> (Architecture <behavior>).
	new_lsb = 27
	new_msb = 27
	x_width = 28
	y_width = 1
Entity <xlslice.36> analyzed. Unit <xlslice.36> generated.

Analyzing Entity <sync_delay_entity_5f466b3c41> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 42453: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_5f466b3c41> analyzed. Unit <sync_delay_entity_5f466b3c41> generated.

Analyzing Entity <constant_98b461a391> in library <work> (Architecture <behavior>).
Entity <constant_98b461a391> analyzed. Unit <constant_98b461a391> generated.

Analyzing Entity <constant_c1bd3afa8c> in library <work> (Architecture <behavior>).
Entity <constant_c1bd3afa8c> analyzed. Unit <constant_c1bd3afa8c> generated.

Analyzing generic Entity <xlcounter_free.15> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex2p_7_0_341763362dbc45a2"
	op_arith = 1
	op_width = 28
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp32.core_instance32> in unit <xlcounter_free.15>.
Entity <xlcounter_free.15> analyzed. Unit <xlcounter_free.15> generated.

Analyzing Entity <relational_1ea7543d62> in library <work> (Architecture <behavior>).
Entity <relational_1ea7543d62> analyzed. Unit <relational_1ea7543d62> generated.

Analyzing Entity <xaui0_entity_73db2e8bdf> in library <work> (Architecture <structural>).
Entity <xaui0_entity_73db2e8bdf> analyzed. Unit <xaui0_entity_73db2e8bdf> generated.

Analyzing generic Entity <xlconvert.4> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 64
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.4> analyzed. Unit <xlconvert.4> generated.

Analyzing generic Entity <convert_func_call.3> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 64
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	overflow = 1
	quantization = 1
Entity <convert_func_call.3> analyzed. Unit <convert_func_call.3> generated.

Analyzing generic Entity <xlconvert.5> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 8
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 8
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.5> analyzed. Unit <xlconvert.5> generated.

Analyzing generic Entity <convert_func_call.4> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 8
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 8
	overflow = 1
	quantization = 1
Entity <convert_func_call.4> analyzed. Unit <convert_func_call.4> generated.

Analyzing Entity <xaui_process_entity_ec66f1ce1b> in library <work> (Architecture <structural>).
Entity <xaui_process_entity_ec66f1ce1b> analyzed. Unit <xaui_process_entity_ec66f1ce1b> generated.

Analyzing generic Entity <xlregister.5> in library <work> (Architecture <behavior>).
	d_width = 64
	init_value = "0000000000000000000000000000000000000000000000000000000000000000"
Entity <xlregister.5> analyzed. Unit <xlregister.5> generated.

Analyzing generic Entity <synth_reg_w_init.6> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000000000000000000000000000000000000000000000000000000"
	latency = 1
	width = 64
Entity <synth_reg_w_init.6> analyzed. Unit <synth_reg_w_init.6> generated.

Analyzing generic Entity <single_reg_w_init.6> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000000000000000000000000000000000000000000000000000000"
	width = 64
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd" line 10348: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.6> analyzed. Unit <single_reg_w_init.6> generated.

Analyzing generic Entity <xlslice.37> in library <work> (Architecture <behavior>).
	new_lsb = 32
	new_msb = 63
	x_width = 64
	y_width = 32
Entity <xlslice.37> analyzed. Unit <xlslice.37> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <op_mem_22_20(0)> in unit <inverter_e2b989a05e> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_22_20(0)> in unit <inverter_e5b38cca3b> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_c7ad41276b> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_3b890bd063> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_46_20(0)> in unit <shift_cc70f4526a> has a constant value of XXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_b167d676fa> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_0816bd8680> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_6e32911fe1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_f6ef4de287> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <xlclkprobe>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc_cw.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlclkprobe> synthesized.


Synthesizing Unit <concat_a1e126f11c>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_a1e126f11c> synthesized.


Synthesizing Unit <constant_6293007044>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_6293007044> synthesized.


Synthesizing Unit <constant_963ed6358a>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_963ed6358a> synthesized.


Synthesizing Unit <delay_672d2b8d1e>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <delay_672d2b8d1e> synthesized.


Synthesizing Unit <delay_e2d047c154>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <delay_e2d047c154> synthesized.


Synthesizing Unit <delay_9f02caa990>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <delay_9f02caa990> synthesized.


Synthesizing Unit <logical_19a8cd80c8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_19a8cd80c8> synthesized.


Synthesizing Unit <logical_a6d07705dd>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_a6d07705dd> synthesized.


Synthesizing Unit <logical_1cef476837>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_1cef476837> synthesized.


Synthesizing Unit <logical_5773759131>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_5773759131> synthesized.


Synthesizing Unit <reinterpret_3f7e3674f6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_3f7e3674f6> synthesized.


Synthesizing Unit <xlslice_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<25:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_1> synthesized.


Synthesizing Unit <xlslice_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<31:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_2> synthesized.


Synthesizing Unit <xlslice_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_3> synthesized.


Synthesizing Unit <xlslice_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_4> synthesized.


Synthesizing Unit <xlslice_5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<31:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_5> synthesized.


Synthesizing Unit <xlslice_6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<31:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_6> synthesized.


Synthesizing Unit <xlslice_7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<31:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<20:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_7> synthesized.


Synthesizing Unit <xlslice_8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<31:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<18:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_8> synthesized.


Synthesizing Unit <concat_83e473517e>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_83e473517e> synthesized.


Synthesizing Unit <inverter_e2b989a05e>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_e2b989a05e> synthesized.


Synthesizing Unit <reinterpret_4389dc89bf>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_4389dc89bf> synthesized.


Synthesizing Unit <xlslice_38>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_38> synthesized.


Synthesizing Unit <xlslice_39>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_39> synthesized.


Synthesizing Unit <constant_75c298d4bc>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_75c298d4bc> synthesized.


Synthesizing Unit <relational_93c11c0f86>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 18-bit comparator greatequal for signal <result_22_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_93c11c0f86> synthesized.


Synthesizing Unit <constant_49a4ecb7de>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_49a4ecb7de> synthesized.


Synthesizing Unit <logical_80f90b97d0>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_80f90b97d0> synthesized.


Synthesizing Unit <relational_770e12e4ab>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 32-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_770e12e4ab> synthesized.


Synthesizing Unit <xlslice_9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlslice_9> synthesized.


Synthesizing Unit <reinterpret_9a0fa0f632>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_9a0fa0f632> synthesized.


Synthesizing Unit <xlslice_10>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<35:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_10> synthesized.


Synthesizing Unit <xlslice_11>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_11> synthesized.


Synthesizing Unit <accum_558edb08eb>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <accum_reg_join_47_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up accumulator for signal <accum_reg_41_23>.
    Summary:
	inferred   1 Accumulator(s).
Unit <accum_558edb08eb> synthesized.


Synthesizing Unit <mult_98e3c7048f>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8x8-bit multiplier for signal <mult_46_56>.
    Found 32-bit register for signal <op_mem_65_20>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <mult_98e3c7048f> synthesized.


Synthesizing Unit <constant_06590e4008>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_06590e4008> synthesized.


Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_e5b38cca3b> synthesized.


Synthesizing Unit <mux_b75bc1e5be>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_b75bc1e5be> synthesized.


Synthesizing Unit <mux_42c705c90b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_42c705c90b> synthesized.


Synthesizing Unit <xlslice_12>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_12> synthesized.


Synthesizing Unit <xlslice_13>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_13> synthesized.


Synthesizing Unit <xlslice_14>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<35:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_14> synthesized.


Synthesizing Unit <concat_b27e09722b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_b27e09722b> synthesized.


Synthesizing Unit <xlslice_40>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<17:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_40> synthesized.


Synthesizing Unit <xlslice_41>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_41> synthesized.


Synthesizing Unit <xlconvert_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_1> synthesized.


Synthesizing Unit <reinterpret_86b044698f>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_86b044698f> synthesized.


Synthesizing Unit <xlpassthrough>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlpassthrough> synthesized.


Synthesizing Unit <convert_func_call_5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <convert_func_call_5> synthesized.


Synthesizing Unit <convert_func_call_6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <convert_func_call_6> synthesized.


Synthesizing Unit <convert_func_call_7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <convert_func_call_7> synthesized.


Synthesizing Unit <constant_b366689086>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_b366689086> synthesized.


Synthesizing Unit <constant_d32cd47ecf>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_d32cd47ecf> synthesized.


Synthesizing Unit <constant_4709ea49b5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_4709ea49b5> synthesized.


Synthesizing Unit <logical_aacf6e1b0e>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_aacf6e1b0e> synthesized.


Synthesizing Unit <mux_1bef4ba0e4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_1bef4ba0e4> synthesized.


Synthesizing Unit <relational_0f2716ddb5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_0f2716ddb5> synthesized.


Synthesizing Unit <relational_502d6cf7c0>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_502d6cf7c0> synthesized.


Synthesizing Unit <logical_dfe2dded7f>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_dfe2dded7f> synthesized.


Synthesizing Unit <constant_95b0f967bc>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_95b0f967bc> synthesized.


Synthesizing Unit <xlslice_15>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_15> synthesized.


Synthesizing Unit <concat_1a070f1f35>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_1a070f1f35> synthesized.


Synthesizing Unit <concat_32afb77cd2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_32afb77cd2> synthesized.


Synthesizing Unit <constant_3d1b04c74c>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_3d1b04c74c> synthesized.


Synthesizing Unit <constant_a3d619979c>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a3d619979c> synthesized.


Synthesizing Unit <constant_a629aefb53>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a629aefb53> synthesized.


Synthesizing Unit <constant_3ee5f91fcf>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_3ee5f91fcf> synthesized.


Synthesizing Unit <logical_127a315f20>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <latency_pipe_5_26>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <logical_127a315f20> synthesized.


Synthesizing Unit <mux_9723c3381b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_9723c3381b> synthesized.


Synthesizing Unit <reinterpret_df53fd8fe7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_df53fd8fe7> synthesized.


Synthesizing Unit <relational_9dd1c0d7bf>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_32_22>.
    Found 37-bit comparator greater for signal <result_18_3_rel<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_9dd1c0d7bf> synthesized.


Synthesizing Unit <relational_069cc8477e>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_32_22>.
    Found 37-bit comparator less for signal <result_16_3_rel<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_069cc8477e> synthesized.


Synthesizing Unit <convert_func_call_8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
    Found 24-bit adder for signal <result4$add0000> created at line 9371.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_func_call_8> synthesized.


Synthesizing Unit <constant_02482c963a>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_02482c963a> synthesized.


Synthesizing Unit <relational_0c4cc9dc89>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 26-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_0c4cc9dc89> synthesized.


Synthesizing Unit <xlslice_16>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_16> synthesized.


Synthesizing Unit <xlslice_17>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_17> synthesized.


Synthesizing Unit <constant_e3183ab609>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e3183ab609> synthesized.


Synthesizing Unit <constant_7cfb67ea50>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7cfb67ea50> synthesized.


Synthesizing Unit <constant_4a9dc516dd>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_4a9dc516dd> synthesized.


Synthesizing Unit <constant_be92234dd0>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_be92234dd0> synthesized.


Synthesizing Unit <constant_498bc68c14>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_498bc68c14> synthesized.


Synthesizing Unit <relational_0ffd72e037>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_0ffd72e037> synthesized.


Synthesizing Unit <shift_cc70f4526a>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_46_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_46_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ip_1_23<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <shift_cc70f4526a> synthesized.


Synthesizing Unit <convert_func_call_9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din<18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_9> synthesized.


Synthesizing Unit <delay_0f6b6badfe>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_0f6b6badfe> synthesized.


Synthesizing Unit <delay_21355083c1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_21355083c1> synthesized.


Synthesizing Unit <delay_0341f7be44>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_0341f7be44> synthesized.


Synthesizing Unit <mux_bdc1db9d7e>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <mux_bdc1db9d7e> synthesized.


Synthesizing Unit <xlslice_19>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_19> synthesized.


Synthesizing Unit <xlslice_47>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_47> synthesized.


Synthesizing Unit <constant_a3923dd146>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a3923dd146> synthesized.


Synthesizing Unit <constant_0604807f72>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_0604807f72> synthesized.


Synthesizing Unit <constant_118598964d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_118598964d> synthesized.


Synthesizing Unit <relational_2147430058>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_2147430058> synthesized.


Synthesizing Unit <relational_b4b277ae0f>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_b4b277ae0f> synthesized.


Synthesizing Unit <mux_4bb6f691f7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <mux_4bb6f691f7> synthesized.


Synthesizing Unit <xlslice_48>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_48> synthesized.


Synthesizing Unit <xlslice_49>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_49> synthesized.


Synthesizing Unit <mux_5f181dc739>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <mux_5f181dc739> synthesized.


Synthesizing Unit <scale_e5d0b4a1ec>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_e5d0b4a1ec> synthesized.


Synthesizing Unit <xlslice_77>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_77> synthesized.


Synthesizing Unit <convert_func_call_11>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_11> synthesized.


Synthesizing Unit <constant_cda50df78a>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_cda50df78a> synthesized.


Synthesizing Unit <constant_e8ddc079e9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e8ddc079e9> synthesized.


Synthesizing Unit <constant_a7e2bb9e12>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a7e2bb9e12> synthesized.


Synthesizing Unit <relational_5f1eb17108>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_5f1eb17108> synthesized.


Synthesizing Unit <relational_f9928864ea>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_f9928864ea> synthesized.


Synthesizing Unit <counter_9b03e3d644>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <count_reg_20_23<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <counter_9b03e3d644> synthesized.


Synthesizing Unit <xlslice_50>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_50> synthesized.


Synthesizing Unit <xlslice_51>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlslice_51> synthesized.


Synthesizing Unit <xlslice_78>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlslice_78> synthesized.


Synthesizing Unit <xlslice_52>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<15:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_52> synthesized.


Synthesizing Unit <mux_610aab71b1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <mux_610aab71b1> synthesized.


Synthesizing Unit <scale_9f61027ba4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_9f61027ba4> synthesized.


Synthesizing Unit <xlslice_53>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<15:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_53> synthesized.


Synthesizing Unit <xlslice_54>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_54> synthesized.


Synthesizing Unit <mux_74a3397f06>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 72-bit register for signal <pipe_16_22>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <mux_74a3397f06> synthesized.


Synthesizing Unit <negate_5f0430c69b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ip_30_1_neg<18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit adder for signal <internal_ip_30_1_neg>.
    Found 36-bit register for signal <op_mem_42_20>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <negate_5f0430c69b> synthesized.


Synthesizing Unit <constant_fbc2f0cce1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_fbc2f0cce1> synthesized.


Synthesizing Unit <constant_f1ac4bddff>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_f1ac4bddff> synthesized.


Synthesizing Unit <relational_f6702ea2f7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_f6702ea2f7> synthesized.


Synthesizing Unit <xlslice_55>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_55> synthesized.


Synthesizing Unit <xlslice_56>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_56> synthesized.


Synthesizing Unit <xlslice_42>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_42> synthesized.


Synthesizing Unit <constant_fd85eb7067>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_fd85eb7067> synthesized.


Synthesizing Unit <constant_4a391b9a0e>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_4a391b9a0e> synthesized.


Synthesizing Unit <constant_b4ec9de7d1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_b4ec9de7d1> synthesized.


Synthesizing Unit <relational_6c3ee657fa>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_6c3ee657fa> synthesized.


Synthesizing Unit <relational_78eac2928d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_78eac2928d> synthesized.


Synthesizing Unit <xlslice_57>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_57> synthesized.


Synthesizing Unit <xlslice_79>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_79> synthesized.


Synthesizing Unit <constant_91ef1678ca>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_91ef1678ca> synthesized.


Synthesizing Unit <constant_e8aae5d3bb>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e8aae5d3bb> synthesized.


Synthesizing Unit <constant_b437b02512>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_b437b02512> synthesized.


Synthesizing Unit <relational_54048c8b02>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_54048c8b02> synthesized.


Synthesizing Unit <relational_16235eb2bf>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_16235eb2bf> synthesized.


Synthesizing Unit <xlslice_58>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<15:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_58> synthesized.


Synthesizing Unit <xlslice_59>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_59> synthesized.


Synthesizing Unit <xlslice_80>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_80> synthesized.


Synthesizing Unit <constant_7244cd602b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7244cd602b> synthesized.


Synthesizing Unit <constant_7b07120b87>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7b07120b87> synthesized.


Synthesizing Unit <constant_180df391de>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_180df391de> synthesized.


Synthesizing Unit <relational_9a3978c602>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_9a3978c602> synthesized.


Synthesizing Unit <relational_23065a6aa3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_23065a6aa3> synthesized.


Synthesizing Unit <xlslice_60>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_60> synthesized.


Synthesizing Unit <xlslice_61>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_61> synthesized.


Synthesizing Unit <xlslice_81>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_81> synthesized.


Synthesizing Unit <constant_7ea0f2fff7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7ea0f2fff7> synthesized.


Synthesizing Unit <constant_961b61f8a1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_961b61f8a1> synthesized.


Synthesizing Unit <constant_a267c870be>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a267c870be> synthesized.


Synthesizing Unit <relational_931d61fb72>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_931d61fb72> synthesized.


Synthesizing Unit <relational_fe487ce1c7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_fe487ce1c7> synthesized.


Synthesizing Unit <xlslice_62>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<15:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_62> synthesized.


Synthesizing Unit <xlslice_63>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_63> synthesized.


Synthesizing Unit <xlslice_82>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_82> synthesized.


Synthesizing Unit <constant_fe72737ca0>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_fe72737ca0> synthesized.


Synthesizing Unit <constant_ef0e2e5fc6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_ef0e2e5fc6> synthesized.


Synthesizing Unit <constant_582a3706dd>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_582a3706dd> synthesized.


Synthesizing Unit <relational_9ece3c8c4e>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_9ece3c8c4e> synthesized.


Synthesizing Unit <relational_dc5bc996c9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_dc5bc996c9> synthesized.


Synthesizing Unit <xlslice_64>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_64> synthesized.


Synthesizing Unit <xlslice_65>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_65> synthesized.


Synthesizing Unit <xlslice_83>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_83> synthesized.


Synthesizing Unit <constant_4c449dd556>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_4c449dd556> synthesized.


Synthesizing Unit <constant_145086465d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_145086465d> synthesized.


Synthesizing Unit <constant_67ad97ca70>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_67ad97ca70> synthesized.


Synthesizing Unit <relational_4d3cfceaf4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_4d3cfceaf4> synthesized.


Synthesizing Unit <relational_d930162434>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_d930162434> synthesized.


Synthesizing Unit <xlslice_66>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<15:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_66> synthesized.


Synthesizing Unit <xlslice_67>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_67> synthesized.


Synthesizing Unit <xlslice_84>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_84> synthesized.


Synthesizing Unit <constant_822933f89b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_822933f89b> synthesized.


Synthesizing Unit <constant_469094441c>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_469094441c> synthesized.


Synthesizing Unit <constant_a1c496ea88>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a1c496ea88> synthesized.


Synthesizing Unit <relational_8fc7f5539b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_8fc7f5539b> synthesized.


Synthesizing Unit <relational_47b317dab6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_47b317dab6> synthesized.


Synthesizing Unit <concat_b198bd62b0>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_b198bd62b0> synthesized.


Synthesizing Unit <reinterpret_580feec131>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_580feec131> synthesized.


Synthesizing Unit <concat_d90e7950ae>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_d90e7950ae> synthesized.


Synthesizing Unit <concat_db546eb10e>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_db546eb10e> synthesized.


Synthesizing Unit <constant_1f5cc32f1e>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_1f5cc32f1e> synthesized.


Synthesizing Unit <constant_0f59f02ba5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_0f59f02ba5> synthesized.


Synthesizing Unit <mux_9d682a1165>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <unregy_join_6_1>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <mux_9d682a1165> synthesized.


Synthesizing Unit <mux_2af8d8c05a>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_2af8d8c05a> synthesized.


Synthesizing Unit <xlslice_18>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<10:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_18> synthesized.


Synthesizing Unit <xlslice_20>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<16:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_20> synthesized.


Synthesizing Unit <xlslice_21>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_21> synthesized.


Synthesizing Unit <xlslice_22>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_22> synthesized.


Synthesizing Unit <xlslice_23>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_23> synthesized.


Synthesizing Unit <xlslice_24>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<16:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_24> synthesized.


Synthesizing Unit <convert_func_call_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <convert_func_call_1> synthesized.


Synthesizing Unit <concat_62c4475a80>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_62c4475a80> synthesized.


Synthesizing Unit <concat_ce17a02288>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_ce17a02288> synthesized.


Synthesizing Unit <delay_54d5af2115>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <delay_54d5af2115> synthesized.


Synthesizing Unit <delay_e18fb31a3d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <delay_e18fb31a3d> synthesized.


Synthesizing Unit <logical_3927d3238d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <latency_pipe_5_26>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <logical_3927d3238d> synthesized.


Synthesizing Unit <mux_e9e9c2e4f6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 8-to-1 multiplexer for signal <unregy_join_6_1>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <mux_e9e9c2e4f6> synthesized.


Synthesizing Unit <mux_66e06093b2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_66e06093b2> synthesized.


Synthesizing Unit <xlslice_25>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_25> synthesized.


Synthesizing Unit <convert_func_call_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <convert_func_call_2> synthesized.


Synthesizing Unit <logical_e77c53f8bd>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <fully_2_1_bit>.
Unit <logical_e77c53f8bd> synthesized.


Synthesizing Unit <constant_3afb0a580d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_3afb0a580d> synthesized.


Synthesizing Unit <relational_8759749125>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 28-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_8759749125> synthesized.


Synthesizing Unit <constant_bdd7f47790>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_bdd7f47790> synthesized.


Synthesizing Unit <relational_831189b190>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_831189b190> synthesized.


Synthesizing Unit <xlslice_26>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_26> synthesized.


Synthesizing Unit <xlslice_27>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_27> synthesized.


Synthesizing Unit <xlslice_28>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_28> synthesized.


Synthesizing Unit <xlslice_29>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_29> synthesized.


Synthesizing Unit <delay_423c6c1400>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_423c6c1400> synthesized.


Synthesizing Unit <mux_81f00cece7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <pipe_20_22<0>>.
    Found 8-bit 4-to-1 multiplexer for signal <unregy_join_6_1>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <mux_81f00cece7> synthesized.


Synthesizing Unit <xlslice_43>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<9:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_43> synthesized.


Synthesizing Unit <mux_7f6b7da686>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <mux_7f6b7da686> synthesized.


Synthesizing Unit <xlslice_68>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_68> synthesized.


Synthesizing Unit <concat_3d6d010511>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_3d6d010511> synthesized.


Synthesizing Unit <delay_4ce33ca7e7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <delay_4ce33ca7e7> synthesized.


Synthesizing Unit <delay_d8eaaced1c>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 48-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <delay_d8eaaced1c> synthesized.


Synthesizing Unit <mux_dc8b84fd59>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_dc8b84fd59> synthesized.


Synthesizing Unit <xlslice_30>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_30> synthesized.


Synthesizing Unit <xlslice_31>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<55:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_31> synthesized.


Synthesizing Unit <xlslice_32>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_32> synthesized.


Synthesizing Unit <xlslice_33>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<55:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_33> synthesized.


Synthesizing Unit <xlslice_34>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<55:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_34> synthesized.


Synthesizing Unit <xlslice_35>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_35> synthesized.


Synthesizing Unit <xlslice_44>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_44> synthesized.


Synthesizing Unit <reinterpret_d51df7ac30>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d51df7ac30> synthesized.


Synthesizing Unit <concat_a369e00c6b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_a369e00c6b> synthesized.


Synthesizing Unit <reinterpret_7025463ea8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_7025463ea8> synthesized.


Synthesizing Unit <constant_fd28b32bf8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_fd28b32bf8> synthesized.


Synthesizing Unit <constant_e054d850c5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e054d850c5> synthesized.


Synthesizing Unit <constant_7c91b1b314>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7c91b1b314> synthesized.


Synthesizing Unit <relational_d36fe12c1c>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_d36fe12c1c> synthesized.


Synthesizing Unit <relational_acb3c05dd0>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_acb3c05dd0> synthesized.


Synthesizing Unit <concat_65b7cc6f0e>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_65b7cc6f0e> synthesized.


Synthesizing Unit <reinterpret_151459306d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_151459306d> synthesized.


Synthesizing Unit <scale_1768584a8d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_1768584a8d> synthesized.


Synthesizing Unit <xlslice_69>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<111:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_69> synthesized.


Synthesizing Unit <xlslice_70>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<127:112>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<95:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_70> synthesized.


Synthesizing Unit <xlslice_71>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<127:96>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<79:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_71> synthesized.


Synthesizing Unit <xlslice_72>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<127:80>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_72> synthesized.


Synthesizing Unit <xlslice_73>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<127:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<47:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_73> synthesized.


Synthesizing Unit <xlslice_74>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<127:48>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_74> synthesized.


Synthesizing Unit <xlslice_75>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<127:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_75> synthesized.


Synthesizing Unit <xlslice_76>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<127:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_76> synthesized.


Synthesizing Unit <convert_func_call_10>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <convert_func_call_10> synthesized.


Synthesizing Unit <xlslice_45>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<23:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_45> synthesized.


Synthesizing Unit <xlslice_46>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_46> synthesized.


Synthesizing Unit <concat_0e2072f8e1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_0e2072f8e1> synthesized.


Synthesizing Unit <constant_b713aad2a7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_b713aad2a7> synthesized.


Synthesizing Unit <concat_8e53793314>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_8e53793314> synthesized.


Synthesizing Unit <mux_52ae77d946>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <mux_52ae77d946> synthesized.


Synthesizing Unit <inverter_251f82b86b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_22_20>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <inverter_251f82b86b> synthesized.


Synthesizing Unit <xlslice_36>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<26:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_36> synthesized.


Synthesizing Unit <constant_98b461a391>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_98b461a391> synthesized.


Synthesizing Unit <constant_c1bd3afa8c>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_c1bd3afa8c> synthesized.


Synthesizing Unit <relational_1ea7543d62>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 28-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_1ea7543d62> synthesized.


Synthesizing Unit <convert_func_call_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <convert_func_call_3> synthesized.


Synthesizing Unit <convert_func_call_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <convert_func_call_4> synthesized.


Synthesizing Unit <xlslice_37>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_37> synthesized.


Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <single_reg_w_init_1> synthesized.


Synthesizing Unit <c_to_ri_entity_2485354a01>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <c_to_ri_entity_2485354a01> synthesized.


Synthesizing Unit <xlcounter_free_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_1> synthesized.


Synthesizing Unit <xlcounter_free_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_2> synthesized.


Synthesizing Unit <gpio_entity_3e8445cfff>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <gpio_entity_3e8445cfff> synthesized.


Synthesizing Unit <ri_to_c_entity_e30b502d91>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <ri_to_c_entity_e30b502d91> synthesized.


Synthesizing Unit <conv_entity_d89aa5f94d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <conv_entity_d89aa5f94d> synthesized.


Synthesizing Unit <xlmult_v9_0_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_1> synthesized.


Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <single_reg_w_init_2> synthesized.


Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <single_reg_w_init_3> synthesized.


Synthesizing Unit <addrmaker_real_entity_865eab7ef4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <addrmaker_real_entity_865eab7ef4> synthesized.


Synthesizing Unit <xlcounter_free_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_3> synthesized.


Synthesizing Unit <srl17e_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_1> synthesized.


Synthesizing Unit <xlconvert_6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_6> synthesized.


Synthesizing Unit <xlconvert_7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_7> synthesized.


Synthesizing Unit <xlconvert_8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_8> synthesized.


Synthesizing Unit <xlcounter_free_12>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_12> synthesized.


Synthesizing Unit <srl17e_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_2> synthesized.


Synthesizing Unit <xlcounter_free_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_4> synthesized.


Synthesizing Unit <xldpram>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinitb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sinita> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xldpram> synthesized.


Synthesizing Unit <srl17e_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_3> synthesized.


Synthesizing Unit <srl17e_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_4> synthesized.


Synthesizing Unit <xlmult_v9_0_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_2> synthesized.


Synthesizing Unit <srl17e_5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_5> synthesized.


Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <single_reg_w_init_4> synthesized.


Synthesizing Unit <single_reg_w_init_5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <single_reg_w_init_5> synthesized.


Synthesizing Unit <ri_to_c_entity_7019693a09>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <ri_to_c_entity_7019693a09> synthesized.


Synthesizing Unit <ri_to_c1_entity_573e33b48e>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <ri_to_c1_entity_573e33b48e> synthesized.


Synthesizing Unit <xlcounter_free_13>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_13> synthesized.


Synthesizing Unit <single_reg_w_init_7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <single_reg_w_init_7> synthesized.


Synthesizing Unit <srl17e_16>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_16> synthesized.


Synthesizing Unit <xlspram_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_3> synthesized.


Synthesizing Unit <xlcounter_limit_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_thresh0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlcounter_limit_3> synthesized.


Synthesizing Unit <xlsprom_dist_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_dist_2> synthesized.


Synthesizing Unit <xlsprom_dist_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_dist_3> synthesized.


Synthesizing Unit <srl17e_13>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_13> synthesized.


Synthesizing Unit <xlcounter_free_27>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_27> synthesized.


Synthesizing Unit <xlcounter_free_16>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_16> synthesized.


Synthesizing Unit <srl17e_20>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_20> synthesized.


Synthesizing Unit <srl17e_15>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_15> synthesized.


Synthesizing Unit <xlconvert_12>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_12> synthesized.


Synthesizing Unit <xlmult_v9_0_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_4> synthesized.


Synthesizing Unit <xlmult_v9_0_5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_5> synthesized.


Synthesizing Unit <xlcounter_free_18>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_18> synthesized.


Synthesizing Unit <xlsprom_5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_5> synthesized.


Synthesizing Unit <xlsprom_6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_6> synthesized.


Synthesizing Unit <srl17e_26>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_26> synthesized.


Synthesizing Unit <srl17e_23>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_23> synthesized.


Synthesizing Unit <srl17e_21>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_21> synthesized.


Synthesizing Unit <srl17e_24>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_24> synthesized.


Synthesizing Unit <xlcounter_free_28>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_28> synthesized.


Synthesizing Unit <xlsprom_7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_7> synthesized.


Synthesizing Unit <xlsprom_8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_8> synthesized.


Synthesizing Unit <xlcounter_free_17>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_17> synthesized.


Synthesizing Unit <xlcounter_limit_5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 14061.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_5> synthesized.


Synthesizing Unit <xlspram_5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_5> synthesized.


Synthesizing Unit <srl17e_25>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_25> synthesized.


Synthesizing Unit <xlcounter_limit_6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 14061.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_6> synthesized.


Synthesizing Unit <xlspram_6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_6> synthesized.


Synthesizing Unit <xlcounter_free_29>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_29> synthesized.


Synthesizing Unit <xlcounter_free_19>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_19> synthesized.


Synthesizing Unit <xlcounter_limit_7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 14061.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_7> synthesized.


Synthesizing Unit <xlspram_7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_7> synthesized.


Synthesizing Unit <xlcounter_free_25>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_25> synthesized.


Synthesizing Unit <xlcounter_free_20>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_20> synthesized.


Synthesizing Unit <xlsprom_9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_9> synthesized.


Synthesizing Unit <xlsprom_10>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_10> synthesized.


Synthesizing Unit <xlcounter_limit_8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 14061.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_8> synthesized.


Synthesizing Unit <xlspram_8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_8> synthesized.


Synthesizing Unit <xlcounter_free_30>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_30> synthesized.


Synthesizing Unit <xlcounter_free_21>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_21> synthesized.


Synthesizing Unit <xlsprom_11>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_11> synthesized.


Synthesizing Unit <xlsprom_12>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_12> synthesized.


Synthesizing Unit <xlcounter_limit_9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 14061.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_9> synthesized.


Synthesizing Unit <xlspram_9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_9> synthesized.


Synthesizing Unit <xlcounter_free_31>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_31> synthesized.


Synthesizing Unit <xlcounter_free_22>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_22> synthesized.


Synthesizing Unit <xlsprom_13>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_13> synthesized.


Synthesizing Unit <xlsprom_14>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_14> synthesized.


Synthesizing Unit <xlcounter_limit_10>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 14061.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_10> synthesized.


Synthesizing Unit <xlspram_10>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_10> synthesized.


Synthesizing Unit <xlcounter_free_32>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_32> synthesized.


Synthesizing Unit <xlcounter_free_23>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_23> synthesized.


Synthesizing Unit <xlsprom_15>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_15> synthesized.


Synthesizing Unit <xlsprom_16>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_16> synthesized.


Synthesizing Unit <xlcounter_limit_11>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 14061.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_11> synthesized.


Synthesizing Unit <xlspram_11>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_11> synthesized.


Synthesizing Unit <xlcounter_free_33>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_33> synthesized.


Synthesizing Unit <xlcounter_free_24>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_24> synthesized.


Synthesizing Unit <xlsprom_17>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_17> synthesized.


Synthesizing Unit <xlsprom_18>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_18> synthesized.


Synthesizing Unit <xlcounter_limit_12>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 14061.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_12> synthesized.


Synthesizing Unit <xlspram_12>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_12> synthesized.


Synthesizing Unit <xlcounter_free_34>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_34> synthesized.


Synthesizing Unit <xlcounter_free_6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_6> synthesized.


Synthesizing Unit <xlsprom_19>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_19> synthesized.


Synthesizing Unit <xlsprom_20>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_20> synthesized.


Synthesizing Unit <srl17e_22>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_22> synthesized.


Synthesizing Unit <xlcounter_free_35>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_35> synthesized.


Synthesizing Unit <xlcounter_free_5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_5> synthesized.


Synthesizing Unit <xlcounter_limit_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 14061.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_1> synthesized.


Synthesizing Unit <srl17e_6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_6> synthesized.


Synthesizing Unit <xlconvert_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_2> synthesized.


Synthesizing Unit <xlconvert_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_3> synthesized.


Synthesizing Unit <xlcounter_free_7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_7> synthesized.


Synthesizing Unit <xlcounter_free_8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_8> synthesized.


Synthesizing Unit <xlcounter_free_9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_9> synthesized.


Synthesizing Unit <xlspram_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_2> synthesized.


Synthesizing Unit <xlcounter_limit_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_thresh0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlcounter_limit_2> synthesized.


Synthesizing Unit <srl17e_7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_7> synthesized.


Synthesizing Unit <srl17e_8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_8> synthesized.


Synthesizing Unit <srl17e_9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_9> synthesized.


Synthesizing Unit <srl17e_10>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_10> synthesized.


Synthesizing Unit <srl17e_11>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_11> synthesized.


Synthesizing Unit <srl17e_12>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_12> synthesized.


Synthesizing Unit <xlcounter_free_14>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_14> synthesized.


Synthesizing Unit <srl17e_17>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_17> synthesized.


Synthesizing Unit <srl17e_14>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_14> synthesized.


Synthesizing Unit <xlcounter_free_10>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_10> synthesized.


Synthesizing Unit <c_to_ri_entity_b56daa3700>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <c_to_ri_entity_b56daa3700> synthesized.


Synthesizing Unit <xlmult_v9_0_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_3> synthesized.


Synthesizing Unit <ri_to_c_entity_62640ddb7f>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <ri_to_c_entity_62640ddb7f> synthesized.


Synthesizing Unit <xlcounter_limit_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 14061.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_4> synthesized.


Synthesizing Unit <srl17e_18>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_18> synthesized.


Synthesizing Unit <srl17e_19>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <srl17e_19> synthesized.


Synthesizing Unit <xlcounter_free_26>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_26> synthesized.


Synthesizing Unit <xladdsub_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_1> synthesized.


Synthesizing Unit <xladdsub_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_2> synthesized.


Synthesizing Unit <xlcounter_free_11>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_11> synthesized.


Synthesizing Unit <xlcounter_free_15>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_15> synthesized.


Synthesizing Unit <xlconvert_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_4> synthesized.


Synthesizing Unit <xlconvert_5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_5> synthesized.


Synthesizing Unit <single_reg_w_init_6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <single_reg_w_init_6> synthesized.


Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <synth_reg_w_init_1> synthesized.


Synthesizing Unit <adc0_entity_6b78fa1b53>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <adc0_entity_6b78fa1b53> synthesized.


Synthesizing Unit <adc1_entity_a86e20684c>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <adc1_entity_a86e20684c> synthesized.


Synthesizing Unit <adc_clip_detect0_entity_6dd73d58f8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <adc_clip_detect0_entity_6dd73d58f8> synthesized.


Synthesizing Unit <led6_link_dn_entity_1683a0dcc3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <led6_link_dn_entity_1683a0dcc3> synthesized.


Synthesizing Unit <neg_edge_ext0_entity_dccdbdd8c2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <neg_edge_ext0_entity_dccdbdd8c2> synthesized.


Synthesizing Unit <neg_edge_ext1_entity_4827f7f517>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <neg_edge_ext1_entity_4827f7f517> synthesized.


Synthesizing Unit <xaui0_entity_73db2e8bdf>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xaui0_entity_73db2e8bdf> synthesized.


Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <synth_reg_w_init_2> synthesized.


Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <synth_reg_w_init_3> synthesized.


Synthesizing Unit <sram1_entity_2ed5a81e0d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sram1_entity_2ed5a81e0d> synthesized.


Synthesizing Unit <sram_entity_96bf684593>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sram_entity_96bf684593> synthesized.


Synthesizing Unit <sync_delay1_entity_19a5e8437d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay1_entity_19a5e8437d> synthesized.


Synthesizing Unit <synth_reg_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_1> synthesized.


Synthesizing Unit <synth_reg_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_2> synthesized.


Synthesizing Unit <synth_reg_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_3> synthesized.


Synthesizing Unit <synth_reg_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_4> synthesized.


Synthesizing Unit <synth_reg_5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_5> synthesized.


Synthesizing Unit <synth_reg_w_init_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <synth_reg_w_init_4> synthesized.


Synthesizing Unit <synth_reg_w_init_5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <synth_reg_w_init_5> synthesized.


Synthesizing Unit <synth_reg_w_init_7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <synth_reg_w_init_7> synthesized.


Synthesizing Unit <synth_reg_16>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_16> synthesized.


Synthesizing Unit <sync_delay_en_entity_e73e676488>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay_en_entity_e73e676488> synthesized.


Synthesizing Unit <synth_reg_13>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_13> synthesized.


Synthesizing Unit <sync_delay_entity_92b1806c68>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay_entity_92b1806c68> synthesized.


Synthesizing Unit <synth_reg_20>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_20> synthesized.


Synthesizing Unit <synth_reg_15>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_15> synthesized.


Synthesizing Unit <coeff_gen_entity_1234626ab4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <coeff_gen_entity_1234626ab4> synthesized.


Synthesizing Unit <synth_reg_26>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_26> synthesized.


Synthesizing Unit <synth_reg_23>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_23> synthesized.


Synthesizing Unit <synth_reg_21>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_21> synthesized.


Synthesizing Unit <synth_reg_24>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_24> synthesized.


Synthesizing Unit <sync_delay_entity_833c6eac62>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay_entity_833c6eac62> synthesized.


Synthesizing Unit <coeff_gen_entity_d143ad835d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <coeff_gen_entity_d143ad835d> synthesized.


Synthesizing Unit <delay_b_entity_c38d56070c>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <delay_b_entity_c38d56070c> synthesized.


Synthesizing Unit <sync_delay_entity_099ddb3c2a>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay_entity_099ddb3c2a> synthesized.


Synthesizing Unit <twiddle_entity_e81496dc87>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <twiddle_entity_e81496dc87> synthesized.


Synthesizing Unit <delay_b_entity_7749657680>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <delay_b_entity_7749657680> synthesized.


Synthesizing Unit <sync_delay_entity_fb1e034149>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay_entity_fb1e034149> synthesized.


Synthesizing Unit <synth_reg_25>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_25> synthesized.


Synthesizing Unit <delay_b_entity_4954c80b85>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <delay_b_entity_4954c80b85> synthesized.


Synthesizing Unit <sync_delay_entity_c42a107fb2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay_entity_c42a107fb2> synthesized.


Synthesizing Unit <delay_b_entity_c43e2ddf0a>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <delay_b_entity_c43e2ddf0a> synthesized.


Synthesizing Unit <sync_delay_entity_36ece37c7c>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay_entity_36ece37c7c> synthesized.


Synthesizing Unit <coeff_gen_entity_6c6d6f9ac5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <coeff_gen_entity_6c6d6f9ac5> synthesized.


Synthesizing Unit <delay_b_entity_ee04a0ccc8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <delay_b_entity_ee04a0ccc8> synthesized.


Synthesizing Unit <sync_delay_entity_312fd52df6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay_entity_312fd52df6> synthesized.


Synthesizing Unit <coeff_gen_entity_2a092a5352>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <coeff_gen_entity_2a092a5352> synthesized.


Synthesizing Unit <delay_b_entity_79bf2d58e7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <delay_b_entity_79bf2d58e7> synthesized.


Synthesizing Unit <sync_delay_entity_70bb0e805f>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay_entity_70bb0e805f> synthesized.


Synthesizing Unit <coeff_gen_entity_bfe45ec504>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <coeff_gen_entity_bfe45ec504> synthesized.


Synthesizing Unit <delay_b_entity_33018d6e55>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <delay_b_entity_33018d6e55> synthesized.


Synthesizing Unit <sync_delay_entity_cf31187f8b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay_entity_cf31187f8b> synthesized.


Synthesizing Unit <coeff_gen_entity_58a43f7506>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <coeff_gen_entity_58a43f7506> synthesized.


Synthesizing Unit <delay_b_entity_0004e1fa13>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <delay_b_entity_0004e1fa13> synthesized.


Synthesizing Unit <sync_delay_entity_5b798a5321>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay_entity_5b798a5321> synthesized.


Synthesizing Unit <coeff_gen_entity_f1b8f12ad3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <coeff_gen_entity_f1b8f12ad3> synthesized.


Synthesizing Unit <sync_delay_entity_f61544ec88>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay_entity_f61544ec88> synthesized.


Synthesizing Unit <coeff_gen_entity_1e2d4b272d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <coeff_gen_entity_1e2d4b272d> synthesized.


Synthesizing Unit <synth_reg_22>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_22> synthesized.


Synthesizing Unit <synth_reg_6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_6> synthesized.


Synthesizing Unit <sync_delay_en_entity_10dd69b277>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay_en_entity_10dd69b277> synthesized.


Synthesizing Unit <synth_reg_7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_7> synthesized.


Synthesizing Unit <synth_reg_8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_8> synthesized.


Synthesizing Unit <synth_reg_9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_9> synthesized.


Synthesizing Unit <synth_reg_10>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_10> synthesized.


Synthesizing Unit <synth_reg_11>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_11> synthesized.


Synthesizing Unit <synth_reg_12>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_12> synthesized.


Synthesizing Unit <synth_reg_17>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_17> synthesized.


Synthesizing Unit <synth_reg_14>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_14> synthesized.


Synthesizing Unit <sync_delay_entity_4e0570d115>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay_entity_4e0570d115> synthesized.


Synthesizing Unit <synth_reg_18>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_18> synthesized.


Synthesizing Unit <synth_reg_19>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_19> synthesized.


Synthesizing Unit <adder_tree2_entity_d60253b642>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <adder_tree2_entity_d60253b642> synthesized.


Synthesizing Unit <sync_delay_entity_5f466b3c41>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_delay_entity_5f466b3c41> synthesized.


Synthesizing Unit <synth_reg_w_init_6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <synth_reg_w_init_6> synthesized.


Synthesizing Unit <xlclockdriver>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc_cw.vhd".
WARNING:Xst:1780 - Signal <internal_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ce_vec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <clk_num<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <xlclockdriver> synthesized.


Synthesizing Unit <xlregister_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlregister_1> synthesized.


Synthesizing Unit <xlregister_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlregister_2> synthesized.


Synthesizing Unit <xldelay_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_1> synthesized.


Synthesizing Unit <xldelay_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_2> synthesized.


Synthesizing Unit <xldelay_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_3> synthesized.


Synthesizing Unit <xldelay_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_4> synthesized.


Synthesizing Unit <xlconvert_9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlconvert_9> synthesized.


Synthesizing Unit <xlregister_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlregister_3> synthesized.


Synthesizing Unit <xlregister_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlregister_4> synthesized.


Synthesizing Unit <addsub_c7ad41276b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit adder for signal <internal_s_69_5_addsub>.
    Found 38-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_c7ad41276b> synthesized.


Synthesizing Unit <addsub_3b890bd063>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 38-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_3b890bd063> synthesized.


Synthesizing Unit <xlconvert_10>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlconvert_10> synthesized.


Synthesizing Unit <xldelay_11>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_11> synthesized.


Synthesizing Unit <addsub_b167d676fa>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 23-bit adder for signal <internal_s_69_5_addsub>.
    Found 46-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  46 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_b167d676fa> synthesized.


Synthesizing Unit <addsub_0816bd8680>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 23-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 46-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  46 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_0816bd8680> synthesized.


Synthesizing Unit <xldelay_14>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_14> synthesized.


Synthesizing Unit <convert_pipeline_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<23:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 24-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_2> synthesized.


Synthesizing Unit <addsub_6e32911fe1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 22-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 44-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_6e32911fe1> synthesized.


Synthesizing Unit <addsub_f6ef4de287>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 22-bit adder for signal <internal_s_69_5_addsub>.
    Found 44-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_f6ef4de287> synthesized.


Synthesizing Unit <xldelay_19>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_19> synthesized.


Synthesizing Unit <xldelay_17>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_17> synthesized.


Synthesizing Unit <xldelay_20>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_20> synthesized.


Synthesizing Unit <xldelay_21>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_21> synthesized.


Synthesizing Unit <convert_pipeline_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<22:21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 23-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_4> synthesized.


Synthesizing Unit <convert_pipeline_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<20:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 21-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_3> synthesized.


Synthesizing Unit <xldelay_22>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_22> synthesized.


Synthesizing Unit <xlsprom_dist_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlsprom_dist_4> synthesized.


Synthesizing Unit <xlsprom_dist_5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlsprom_dist_5> synthesized.


Synthesizing Unit <xldelay_18>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_18> synthesized.


Synthesizing Unit <xlspram_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_1> synthesized.


Synthesizing Unit <xldelay_5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_5> synthesized.


Synthesizing Unit <xldelay_6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_6> synthesized.


Synthesizing Unit <xldelay_7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_7> synthesized.


Synthesizing Unit <xldelay_8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_8> synthesized.


Synthesizing Unit <xldelay_9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_9> synthesized.


Synthesizing Unit <xldelay_10>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_10> synthesized.


Synthesizing Unit <xlsprom_dist_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlsprom_dist_1> synthesized.


Synthesizing Unit <xldelay_12>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_12> synthesized.


Synthesizing Unit <xldelay_13>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_13> synthesized.


Synthesizing Unit <xldelay_15>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_15> synthesized.


Synthesizing Unit <xlspram_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_4> synthesized.


Synthesizing Unit <xldelay_16>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xldelay_16> synthesized.


Synthesizing Unit <xlsprom_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_1> synthesized.


Synthesizing Unit <xlsprom_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_2> synthesized.


Synthesizing Unit <xlsprom_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_3> synthesized.


Synthesizing Unit <xlsprom_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_4> synthesized.


Synthesizing Unit <xlconvert_11>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlconvert_11> synthesized.


Synthesizing Unit <convert_pipeline_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
    Found 1-bit xor2 for signal <result4$xor0000> created at line 8963.
    Found 1-bit xor2 for signal <result4$xor0001> created at line 8963.
Unit <convert_pipeline_1> synthesized.


Synthesizing Unit <xlregister_5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlregister_5> synthesized.


Synthesizing Unit <default_clock_driver>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc_cw.vhd".
Unit <default_clock_driver> synthesized.


Synthesizing Unit <ant_base_offset_ctrl_entity_10120a026d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <ant_base_offset_ctrl_entity_10120a026d> synthesized.


Synthesizing Unit <calc_adc_sum_sq0_entity_5605c0c0f9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <calc_adc_sum_sq0_entity_5605c0c0f9> synthesized.


Synthesizing Unit <dbuf_ct_sram_fft_2x_entity_1e967dd41a>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <dbuf_ct_sram_fft_2x_entity_1e967dd41a> synthesized.


Synthesizing Unit <edge_detect_entity_8e9c1e46e6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <edge_detect_entity_8e9c1e46e6> synthesized.


Synthesizing Unit <eq_coeff0_entity_ffee26f807>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <eq_coeff0_entity_ffee26f807> synthesized.


Synthesizing Unit <eq_coeff1_entity_3a84f6aa4b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <eq_coeff1_entity_3a84f6aa4b> synthesized.


Synthesizing Unit <eq_coeff2_entity_6d9d4ed2cd>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <eq_coeff2_entity_6d9d4ed2cd> synthesized.


Synthesizing Unit <eq_coeff3_entity_34fd4ccc34>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <eq_coeff3_entity_34fd4ccc34> synthesized.


Synthesizing Unit <feng_ctl_entity_6a48d5210c>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <feng_ctl_entity_6a48d5210c> synthesized.


Synthesizing Unit <sram_tvg_entity_70a20dd50c>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sram_tvg_entity_70a20dd50c> synthesized.


Synthesizing Unit <xaui_process_entity_ec66f1ce1b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xaui_process_entity_ec66f1ce1b> synthesized.


Synthesizing Unit <round1_entity_9ec09abb5e>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <round1_entity_9ec09abb5e> synthesized.


Synthesizing Unit <complex_addsub_entity_18ec2b7e61>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <complex_addsub_entity_18ec2b7e61> synthesized.


Synthesizing Unit <reorder1_entity_4ceec62f48>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <reorder1_entity_4ceec62f48> synthesized.


Synthesizing Unit <reorder_entity_685328f00d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <reorder_entity_685328f00d> synthesized.


Synthesizing Unit <delay_b_entity_d653569e73>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <delay_b_entity_d653569e73> synthesized.


Synthesizing Unit <xlconvert_pipeline_2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlconvert_pipeline_2> synthesized.


Synthesizing Unit <xlconvert_pipeline_4>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlconvert_pipeline_4> synthesized.


Synthesizing Unit <delay_b_entity_fb25b3f622>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <delay_b_entity_fb25b3f622> synthesized.


Synthesizing Unit <xlconvert_pipeline_3>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlconvert_pipeline_3> synthesized.


Synthesizing Unit <twiddle_entity_444bbba757>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <twiddle_entity_444bbba757> synthesized.


Synthesizing Unit <coeff_gen_entity_e26d6c53fd>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <coeff_gen_entity_e26d6c53fd> synthesized.


Synthesizing Unit <delay_b_entity_21b97b5026>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <delay_b_entity_21b97b5026> synthesized.


Synthesizing Unit <delay_bram_entity_9e1e2816db>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <delay_bram_entity_9e1e2816db> synthesized.


Synthesizing Unit <edge_entity_d80c921afd>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <edge_entity_d80c921afd> synthesized.


Synthesizing Unit <reorder_entity_73683e37a7>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <reorder_entity_73683e37a7> synthesized.


Synthesizing Unit <barrel_switcher_entity_f954ef445f>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <barrel_switcher_entity_f954ef445f> synthesized.


Synthesizing Unit <delay_bram_entity_7429e167ee>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <delay_bram_entity_7429e167ee> synthesized.


Synthesizing Unit <pfb_coeff_gen_entity_e9d8a7d349>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pfb_coeff_gen_entity_e9d8a7d349> synthesized.


Synthesizing Unit <adder_tree1_entity_90ea522bff>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <adder_tree1_entity_90ea522bff> synthesized.


Synthesizing Unit <xlconvert_pipeline_1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <xlconvert_pipeline_1> synthesized.


Synthesizing Unit <pfb_coeff_gen_entity_33c4c15fa9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pfb_coeff_gen_entity_33c4c15fa9> synthesized.


Synthesizing Unit <posedge_entity_ac028bf8d0>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <posedge_entity_ac028bf8d0> synthesized.


Synthesizing Unit <eq0_entity_91bbc3edb5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <eq0_entity_91bbc3edb5> synthesized.


Synthesizing Unit <eq1_entity_9996d1cf51>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <eq1_entity_9996d1cf51> synthesized.


Synthesizing Unit <fft2x_tvg_entity_e93378a1e1>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <fft2x_tvg_entity_e93378a1e1> synthesized.


Synthesizing Unit <mux_adc_levels_entity_8fe3304055>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <mux_adc_levels_entity_8fe3304055> synthesized.


Synthesizing Unit <packetiser1_entity_e02a16843a>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <packetiser1_entity_e02a16843a> synthesized.


Synthesizing Unit <pulse_ext2_entity_af3e587f01>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pulse_ext2_entity_af3e587f01> synthesized.


Synthesizing Unit <pulse_ext3_entity_89e91108c9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pulse_ext3_entity_89e91108c9> synthesized.


Synthesizing Unit <sync_gen_entity_b491977194>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <sync_gen_entity_b491977194> synthesized.


Synthesizing Unit <bi_real_unscr_2x_entity_09890717ae>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <bi_real_unscr_2x_entity_09890717ae> synthesized.


Synthesizing Unit <convert_of1_entity_059cbdd908>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <convert_of1_entity_059cbdd908> synthesized.


Synthesizing Unit <convert_of_entity_80190dc550>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <convert_of_entity_80190dc550> synthesized.


Synthesizing Unit <convert_of1_entity_0aa7df2edc>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <convert_of1_entity_0aa7df2edc> synthesized.


Synthesizing Unit <bi_real_unscr_2x_entity_cff8b4d77d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <bi_real_unscr_2x_entity_cff8b4d77d> synthesized.


Synthesizing Unit <square_transposer1_entity_12db029092>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <square_transposer1_entity_12db029092> synthesized.


Synthesizing Unit <pol1_in1_first_tap_entity_f782e4fba8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pol1_in1_first_tap_entity_f782e4fba8> synthesized.


Synthesizing Unit <pol1_in1_tap2_entity_51b09e6130>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pol1_in1_tap2_entity_51b09e6130> synthesized.


Synthesizing Unit <pol1_in1_tap3_entity_589ea34790>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pol1_in1_tap3_entity_589ea34790> synthesized.


Synthesizing Unit <pfb_add_tree_entity_eeb2e40a1a>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pfb_add_tree_entity_eeb2e40a1a> synthesized.


Synthesizing Unit <pol1_in1_first_tap_entity_49bfd9f585>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pol1_in1_first_tap_entity_49bfd9f585> synthesized.


Synthesizing Unit <pol1_in1_tap2_entity_46b2d9fc6b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pol1_in1_tap2_entity_46b2d9fc6b> synthesized.


Synthesizing Unit <pol1_in1_tap3_entity_6f6be6c408>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pol1_in1_tap3_entity_6f6be6c408> synthesized.


Synthesizing Unit <pfb_add_tree_entity_5393a56386>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pfb_add_tree_entity_5393a56386> synthesized.


Synthesizing Unit <one_ant_a_time_entity_03d66a07c9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <one_ant_a_time_entity_03d66a07c9> synthesized.


Synthesizing Unit <twiddle_entity_a16ec0ee01>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <twiddle_entity_a16ec0ee01> synthesized.


Synthesizing Unit <twiddle_entity_3d71ca07e2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <twiddle_entity_3d71ca07e2> synthesized.


Synthesizing Unit <butterfly_direct_entity_6398d31179>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <butterfly_direct_entity_6398d31179> synthesized.


Synthesizing Unit <butterfly_direct_entity_cb9f95a9cb>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <butterfly_direct_entity_cb9f95a9cb> synthesized.


Synthesizing Unit <twiddle_entity_3a0e8a7a27>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <twiddle_entity_3a0e8a7a27> synthesized.


Synthesizing Unit <twiddle_entity_49b86cc08f>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <twiddle_entity_49b86cc08f> synthesized.


Synthesizing Unit <twiddle_entity_188df1471a>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <twiddle_entity_188df1471a> synthesized.


Synthesizing Unit <twiddle_entity_114c6663ca>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <twiddle_entity_114c6663ca> synthesized.


Synthesizing Unit <twiddle_entity_e41c8973ab>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <twiddle_entity_e41c8973ab> synthesized.


Synthesizing Unit <twiddle_entity_1297d5a90e>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <twiddle_entity_1297d5a90e> synthesized.


Synthesizing Unit <twiddle_entity_7d811bb11c>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <twiddle_entity_7d811bb11c> synthesized.


Synthesizing Unit <pol1_in1_last_tap_entity_87bf560f2d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pol1_in1_last_tap_entity_87bf560f2d> synthesized.


Synthesizing Unit <pol1_in1_last_tap_entity_42e06cbfef>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pol1_in1_last_tap_entity_42e06cbfef> synthesized.


Synthesizing Unit <pfb_fir0_entity_53493745fd>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pfb_fir0_entity_53493745fd> synthesized.


Synthesizing Unit <pfb_fir1_entity_6880f213e5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <pfb_fir1_entity_6880f213e5> synthesized.


Synthesizing Unit <fft_stage_1_entity_d92d817b13>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <fft_stage_1_entity_d92d817b13> synthesized.


Synthesizing Unit <fft_stage_2_entity_4f180e53e6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <fft_stage_2_entity_4f180e53e6> synthesized.


Synthesizing Unit <butterfly_direct_entity_fa5bb8f023>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <butterfly_direct_entity_fa5bb8f023> synthesized.


Synthesizing Unit <butterfly_direct_entity_ca6fe97910>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <butterfly_direct_entity_ca6fe97910> synthesized.


Synthesizing Unit <butterfly_direct_entity_6448610740>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <butterfly_direct_entity_6448610740> synthesized.


Synthesizing Unit <butterfly_direct_entity_c0713d15de>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <butterfly_direct_entity_c0713d15de> synthesized.


Synthesizing Unit <butterfly_direct_entity_1a3d93e790>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <butterfly_direct_entity_1a3d93e790> synthesized.


Synthesizing Unit <butterfly_direct_entity_433faf80cb>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <butterfly_direct_entity_433faf80cb> synthesized.


Synthesizing Unit <butterfly_direct_entity_d8828496c0>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <butterfly_direct_entity_d8828496c0> synthesized.


Synthesizing Unit <butterfly_direct_entity_6efabbc5cc>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <butterfly_direct_entity_6efabbc5cc> synthesized.


Synthesizing Unit <butterfly_direct_entity_8510d32eba>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <butterfly_direct_entity_8510d32eba> synthesized.


Synthesizing Unit <fft_stage_10_entity_c05fdecae6>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <fft_stage_10_entity_c05fdecae6> synthesized.


Synthesizing Unit <fft_stage_11_entity_6b726dccdb>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <fft_stage_11_entity_6b726dccdb> synthesized.


Synthesizing Unit <fft_stage_3_entity_bf18bfd94a>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <fft_stage_3_entity_bf18bfd94a> synthesized.


Synthesizing Unit <fft_stage_4_entity_636be03632>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <fft_stage_4_entity_636be03632> synthesized.


Synthesizing Unit <fft_stage_5_entity_fe11e402bc>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <fft_stage_5_entity_fe11e402bc> synthesized.


Synthesizing Unit <fft_stage_6_entity_52b85899f8>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <fft_stage_6_entity_52b85899f8> synthesized.


Synthesizing Unit <fft_stage_7_entity_87efef01a9>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <fft_stage_7_entity_87efef01a9> synthesized.


Synthesizing Unit <fft_stage_8_entity_d926bd956d>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <fft_stage_8_entity_d926bd956d> synthesized.


Synthesizing Unit <fft_stage_9_entity_01bf3b9f0b>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <fft_stage_9_entity_01bf3b9f0b> synthesized.


Synthesizing Unit <biplex_core_entity_7983aad8b5>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <biplex_core_entity_7983aad8b5> synthesized.


Synthesizing Unit <fft0_entity_e330b148e2>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <fft0_entity_e330b148e2> synthesized.


Synthesizing Unit <fft1_entity_ffa116fe36>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
Unit <fft1_entity_ffa116fe36> synthesized.


Synthesizing Unit <i_128w_2k_10_r310iadc>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc.vhd".
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_xaui0_rx_outofband_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_xaui0_rx_empty_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_xaui0_rx_almost_full_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_dbuf_ct_sram_fft_2x_sram_data_valid_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_dbuf_ct_sram_fft_2x_sram1_data_valid_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc1_user_outofrangeq1_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc1_user_outofrangeq0_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc1_user_outofrangei1_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc1_user_outofrangei0_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc1_user_dataq3_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc1_user_dataq1_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc1_user_datai3_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc1_user_datai1_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc1_user_data_valid_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc0_user_outofrangeq1_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc0_user_outofrangeq0_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc0_user_outofrangei1_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc0_user_outofrangei0_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc0_user_dataq3_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc0_user_dataq1_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc0_user_datai3_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc0_user_datai1_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_128w_2k_10_r310iadc_adc0_user_data_valid_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <i_128w_2k_10_r310iadc> synthesized.


Synthesizing Unit <i_128w_2k_10_r310iadc_cw>.
    Related source file is "D:/casper10_1/projects/packetized_correlator/ibob/i_128w_2k_10_r310iadc/sysgen/synth_model/i_128w_2k_10_r310iadc_cw.vhd".
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <i_128w_2k_10_r310iadc_cw> synthesized.

WARNING:Xst:524 - All outputs of the instance <clk_probe> of the block <xlclkprobe> are unconnected in block <i_128w_2k_10_r310iadc_cw>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 8
 8x8-bit multiplier                                    : 8
# Adders/Subtractors                                   : 338
 19-bit adder                                          : 50
 19-bit subtractor                                     : 30
 21-bit adder                                          : 16
 22-bit adder                                          : 18
 22-bit subtractor                                     : 18
 23-bit adder                                          : 90
 23-bit subtractor                                     : 36
 24-bit adder                                          : 80
# Accumulators                                         : 8
 32-bit up accumulator                                 : 8
# Registers                                            : 635
 1-bit register                                        : 73
 10-bit register                                       : 4
 16-bit register                                       : 16
 18-bit register                                       : 20
 19-bit register                                       : 156
 2-bit register                                        : 1
 20-bit register                                       : 16
 22-bit register                                       : 72
 23-bit register                                       : 144
 24-bit register                                       : 72
 3-bit register                                        : 1
 32-bit register                                       : 5
 36-bit register                                       : 44
 48-bit register                                       : 1
 64-bit register                                       : 1
 8-bit register                                        : 9
# Toggle Registers                                     : 2
 T flip-flop                                           : 2
# Comparators                                          : 142
 10-bit comparator equal                               : 9
 10-bit comparator not equal                           : 2
 11-bit comparator equal                               : 16
 11-bit comparator not equal                           : 4
 12-bit comparator equal                               : 3
 12-bit comparator not equal                           : 3
 18-bit comparator greatequal                          : 8
 19-bit comparator equal                               : 1
 19-bit comparator not equal                           : 3
 2-bit comparator equal                                : 4
 2-bit comparator not equal                            : 4
 24-bit comparator not equal                           : 2
 26-bit comparator equal                               : 4
 28-bit comparator equal                               : 1
 28-bit comparator not equal                           : 2
 3-bit comparator equal                                : 6
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 2
 37-bit comparator greater                             : 8
 37-bit comparator less                                : 8
 4-bit comparator equal                                : 6
 4-bit comparator not equal                            : 2
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 2
 6-bit comparator equal                                : 6
 6-bit comparator not equal                            : 2
 7-bit comparator equal                                : 6
 7-bit comparator not equal                            : 2
 8-bit comparator equal                                : 6
 8-bit comparator not equal                            : 2
 9-bit comparator equal                                : 7
 9-bit comparator not equal                            : 3
# Multiplexers                                         : 3
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 11
 1-bit xor2                                            : 11

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <xlpersistentdff.ngc>.
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_da21d47bce83ad78.edn" "binary_counter_virtex2p_7_0_da21d47bce83ad78.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_da21d47bce83ad78.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_7a138cef7a7cb135.edn" "binary_counter_virtex2p_7_0_7a138cef7a7cb135.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_7a138cef7a7cb135.ngo"...
Executing edif2ngd -noa "multiplier_virtex2p_10_1_9f8f470cd40e41c7.edn" "multiplier_virtex2p_10_1_9f8f470cd40e41c7.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex2p_10_1_9f8f470cd40e41c7.ngo"...
Reading core <multiplier_virtex2p_10_1_9f8f470cd40e41c7_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_2ccd4f2322b1fa6a.edn" "binary_counter_virtex2p_7_0_2ccd4f2322b1fa6a.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_2ccd4f2322b1fa6a.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_8b4ef4e135e1e3f1.edn" "binary_counter_virtex2p_7_0_8b4ef4e135e1e3f1.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_8b4ef4e135e1e3f1.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_d0a204b7c881b521.edn" "binary_counter_virtex2p_7_0_d0a204b7c881b521.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_d0a204b7c881b521.ngo"...
Executing edif2ngd -noa "dual_port_block_memory_virtex2p_6_1_645b5e379b337a9f.edn" "dual_port_block_memory_virtex2p_6_1_645b5e379b337a9f.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "dual_port_block_memory_virtex2p_6_1_645b5e379b337a9f.ngo"...
Executing edif2ngd -noa "multiplier_virtex2p_10_1_423ddb9f1e4b69b4.edn" "multiplier_virtex2p_10_1_423ddb9f1e4b69b4.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex2p_10_1_423ddb9f1e4b69b4.ngo"...
Reading core <multiplier_virtex2p_10_1_423ddb9f1e4b69b4_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_0260fba4aec82188.edn" "binary_counter_virtex2p_7_0_0260fba4aec82188.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_0260fba4aec82188.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_9cf8efebee3199f6.edn" "single_port_block_memory_virtex2p_6_1_9cf8efebee3199f6.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_9cf8efebee3199f6.ngo"...
Executing edif2ngd -noa "distributed_memory_virtex2p_7_1_4be7d839ed9b4fda.edn" "distributed_memory_virtex2p_7_1_4be7d839ed9b4fda.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "distributed_memory_virtex2p_7_1_4be7d839ed9b4fda.ngo"...
Executing edif2ngd -noa "distributed_memory_virtex2p_7_1_47fa87c2abb2be3c.edn" "distributed_memory_virtex2p_7_1_47fa87c2abb2be3c.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "distributed_memory_virtex2p_7_1_47fa87c2abb2be3c.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_391d8b1c1f812d67.edn" "binary_counter_virtex2p_7_0_391d8b1c1f812d67.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_391d8b1c1f812d67.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_d7f3c31b59e52df2.edn" "binary_counter_virtex2p_7_0_d7f3c31b59e52df2.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_d7f3c31b59e52df2.ngo"...
Executing edif2ngd -noa "multiplier_virtex2p_10_1_3ccc2842ec4e2cc9.edn" "multiplier_virtex2p_10_1_3ccc2842ec4e2cc9.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex2p_10_1_3ccc2842ec4e2cc9.ngo"...
Reading core <multiplier_virtex2p_10_1_3ccc2842ec4e2cc9_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_7c2d447100ca50c7.edn" "binary_counter_virtex2p_7_0_7c2d447100ca50c7.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_7c2d447100ca50c7.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_189ab7d9865256c9.edn" "single_port_block_memory_virtex2p_6_1_189ab7d9865256c9.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_189ab7d9865256c9.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_a255629948a6346d.edn" "single_port_block_memory_virtex2p_6_1_a255629948a6346d.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_a255629948a6346d.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_9673efc18b69cc19.edn" "binary_counter_virtex2p_7_0_9673efc18b69cc19.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_9673efc18b69cc19.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_64284d314c575990.edn" "single_port_block_memory_virtex2p_6_1_64284d314c575990.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_64284d314c575990.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_7e236f8fce9276a5.edn" "single_port_block_memory_virtex2p_6_1_7e236f8fce9276a5.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_7e236f8fce9276a5.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_78a3dd824f4df0df.edn" "binary_counter_virtex2p_7_0_78a3dd824f4df0df.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_78a3dd824f4df0df.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_7c11f4ba4337f78b.edn" "single_port_block_memory_virtex2p_6_1_7c11f4ba4337f78b.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_7c11f4ba4337f78b.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_7211a68acc7f4ff7.edn" "binary_counter_virtex2p_7_0_7211a68acc7f4ff7.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_7211a68acc7f4ff7.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_8d0734a7cdba160c.edn" "single_port_block_memory_virtex2p_6_1_8d0734a7cdba160c.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_8d0734a7cdba160c.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_a071675f8d8d72bb.edn" "binary_counter_virtex2p_7_0_a071675f8d8d72bb.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_a071675f8d8d72bb.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_f458cc5f96972819.edn" "binary_counter_virtex2p_7_0_f458cc5f96972819.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_f458cc5f96972819.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_a0f8113050ab47e7.edn" "single_port_block_memory_virtex2p_6_1_a0f8113050ab47e7.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_a0f8113050ab47e7.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_715f1205a46a625c.edn" "binary_counter_virtex2p_7_0_715f1205a46a625c.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_715f1205a46a625c.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_05a95f2267c44dc1.edn" "single_port_block_memory_virtex2p_6_1_05a95f2267c44dc1.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_05a95f2267c44dc1.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_d8668151357aa642.edn" "single_port_block_memory_virtex2p_6_1_d8668151357aa642.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_d8668151357aa642.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_045f95c1d8e99a77.edn" "binary_counter_virtex2p_7_0_045f95c1d8e99a77.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_045f95c1d8e99a77.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_76f23c1003bb9b77.edn" "single_port_block_memory_virtex2p_6_1_76f23c1003bb9b77.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_76f23c1003bb9b77.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_2d20805488fc03df.edn" "binary_counter_virtex2p_7_0_2d20805488fc03df.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_2d20805488fc03df.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_3f3ce445ea788123.edn" "single_port_block_memory_virtex2p_6_1_3f3ce445ea788123.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_3f3ce445ea788123.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_23fb8628204eb2c1.edn" "single_port_block_memory_virtex2p_6_1_23fb8628204eb2c1.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_23fb8628204eb2c1.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_52d6d6d99674748f.edn" "binary_counter_virtex2p_7_0_52d6d6d99674748f.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_52d6d6d99674748f.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_e603086fb92aeb5e.edn" "single_port_block_memory_virtex2p_6_1_e603086fb92aeb5e.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_e603086fb92aeb5e.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_7cce54a04f39ecd8.edn" "binary_counter_virtex2p_7_0_7cce54a04f39ecd8.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_7cce54a04f39ecd8.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_5d43f95b93fd9344.edn" "single_port_block_memory_virtex2p_6_1_5d43f95b93fd9344.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_5d43f95b93fd9344.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_b70993b7b8d8be43.edn" "single_port_block_memory_virtex2p_6_1_b70993b7b8d8be43.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_b70993b7b8d8be43.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_dd549111ea74373d.edn" "binary_counter_virtex2p_7_0_dd549111ea74373d.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_dd549111ea74373d.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_7ff232eaea8dc2aa.edn" "single_port_block_memory_virtex2p_6_1_7ff232eaea8dc2aa.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_7ff232eaea8dc2aa.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_880f7c3a3529b3b1.edn" "binary_counter_virtex2p_7_0_880f7c3a3529b3b1.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_880f7c3a3529b3b1.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_42a5b8ca1bc39b96.edn" "single_port_block_memory_virtex2p_6_1_42a5b8ca1bc39b96.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_42a5b8ca1bc39b96.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_8f872a02ff02aadb.edn" "single_port_block_memory_virtex2p_6_1_8f872a02ff02aadb.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_8f872a02ff02aadb.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_e80093aea990e7ea.edn" "binary_counter_virtex2p_7_0_e80093aea990e7ea.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_e80093aea990e7ea.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_7068db77349ce284.edn" "single_port_block_memory_virtex2p_6_1_7068db77349ce284.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_7068db77349ce284.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_3241d5218ebd61cd.edn" "binary_counter_virtex2p_7_0_3241d5218ebd61cd.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_3241d5218ebd61cd.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_baae78c6cf62a88f.edn" "single_port_block_memory_virtex2p_6_1_baae78c6cf62a88f.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_baae78c6cf62a88f.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_578f4a8fb59b1f38.edn" "single_port_block_memory_virtex2p_6_1_578f4a8fb59b1f38.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_578f4a8fb59b1f38.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_b8a3efcc9651e5d3.edn" "binary_counter_virtex2p_7_0_b8a3efcc9651e5d3.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_b8a3efcc9651e5d3.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_38d4305037783d2c.edn" "single_port_block_memory_virtex2p_6_1_38d4305037783d2c.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_38d4305037783d2c.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_fdd1a28438047006.edn" "binary_counter_virtex2p_7_0_fdd1a28438047006.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_fdd1a28438047006.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_f9f47a6cb9d2aa15.edn" "single_port_block_memory_virtex2p_6_1_f9f47a6cb9d2aa15.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_f9f47a6cb9d2aa15.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_6394d46b7454c18a.edn" "single_port_block_memory_virtex2p_6_1_6394d46b7454c18a.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_6394d46b7454c18a.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_d8ae89720b5de7f6.edn" "binary_counter_virtex2p_7_0_d8ae89720b5de7f6.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_d8ae89720b5de7f6.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_b8a5551b3c16b99b.edn" "binary_counter_virtex2p_7_0_b8a5551b3c16b99b.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_b8a5551b3c16b99b.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_9539f41705559a71.edn" "binary_counter_virtex2p_7_0_9539f41705559a71.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_9539f41705559a71.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_658945f0a80d459a.edn" "binary_counter_virtex2p_7_0_658945f0a80d459a.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_658945f0a80d459a.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_804522374d9edc41.edn" "binary_counter_virtex2p_7_0_804522374d9edc41.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_804522374d9edc41.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_f239e1ef1af0e201.edn" "single_port_block_memory_virtex2p_6_1_f239e1ef1af0e201.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_f239e1ef1af0e201.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_2b3d5de203345a84.edn" "binary_counter_virtex2p_7_0_2b3d5de203345a84.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_2b3d5de203345a84.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_5a07f4bba2e9cb5e.edn" "binary_counter_virtex2p_7_0_5a07f4bba2e9cb5e.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_5a07f4bba2e9cb5e.ngo"...
Executing edif2ngd -noa "multiplier_virtex2p_10_1_26e459ad9aa810bd.edn" "multiplier_virtex2p_10_1_26e459ad9aa810bd.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex2p_10_1_26e459ad9aa810bd.ngo"...
Reading core <multiplier_virtex2p_10_1_26e459ad9aa810bd_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_805fe5e395e47402.edn" "binary_counter_virtex2p_7_0_805fe5e395e47402.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_805fe5e395e47402.ngo"...
Executing edif2ngd -noa "adder_subtracter_virtex2p_7_0_9301e8703140ec16.edn" "adder_subtracter_virtex2p_7_0_9301e8703140ec16.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "adder_subtracter_virtex2p_7_0_9301e8703140ec16.ngo"...
Executing edif2ngd -noa "adder_subtracter_virtex2p_7_0_c5dcd9e7347382cf.edn" "adder_subtracter_virtex2p_7_0_c5dcd9e7347382cf.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "adder_subtracter_virtex2p_7_0_c5dcd9e7347382cf.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_1fa1686255cc3bb6.edn" "binary_counter_virtex2p_7_0_1fa1686255cc3bb6.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_1fa1686255cc3bb6.ngo"...
Executing edif2ngd -noa "binary_counter_virtex2p_7_0_341763362dbc45a2.edn" "binary_counter_virtex2p_7_0_341763362dbc45a2.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex2p_7_0_341763362dbc45a2.ngo"...
Executing edif2ngd -noa "distributed_memory_virtex2p_7_1_24095e62b7dd5149.edn" "distributed_memory_virtex2p_7_1_24095e62b7dd5149.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "distributed_memory_virtex2p_7_1_24095e62b7dd5149.ngo"...
Executing edif2ngd -noa "distributed_memory_virtex2p_7_1_ff1763ab93720ffc.edn" "distributed_memory_virtex2p_7_1_ff1763ab93720ffc.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "distributed_memory_virtex2p_7_1_ff1763ab93720ffc.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_7ea60367d40e0967.edn" "single_port_block_memory_virtex2p_6_1_7ea60367d40e0967.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_7ea60367d40e0967.ngo"...
Executing edif2ngd -noa "distributed_memory_virtex2p_7_1_17126bf86411dabf.edn" "distributed_memory_virtex2p_7_1_17126bf86411dabf.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "distributed_memory_virtex2p_7_1_17126bf86411dabf.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_287130c77eef8a13.edn" "single_port_block_memory_virtex2p_6_1_287130c77eef8a13.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_287130c77eef8a13.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_c4da1499b2390313.edn" "single_port_block_memory_virtex2p_6_1_c4da1499b2390313.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_c4da1499b2390313.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_d13072650a2ab55b.edn" "single_port_block_memory_virtex2p_6_1_d13072650a2ab55b.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_d13072650a2ab55b.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_ee12ce34adfa5ec2.edn" "single_port_block_memory_virtex2p_6_1_ee12ce34adfa5ec2.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_ee12ce34adfa5ec2.ngo"...
Executing edif2ngd -noa "single_port_block_memory_virtex2p_6_1_fc890bd72b8e4bff.edn" "single_port_block_memory_virtex2p_6_1_fc890bd72b8e4bff.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to
"single_port_block_memory_virtex2p_6_1_fc890bd72b8e4bff.ngo"...
Loading core <xlpersistentdff> for timing and area information for instance <persistentdff_inst>.
Loading core <binary_counter_virtex2p_7_0_da21d47bce83ad78> for timing and area information for instance <comp33.core_instance33>.
Loading core <binary_counter_virtex2p_7_0_7a138cef7a7cb135> for timing and area information for instance <comp34.core_instance34>.
Loading core <multiplier_virtex2p_10_1_9f8f470cd40e41c7_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex2p_10_1_9f8f470cd40e41c7> for timing and area information for instance <comp0.core_instance0>.
Loading core <binary_counter_virtex2p_7_0_2ccd4f2322b1fa6a> for timing and area information for instance <comp1.core_instance1>.
Loading core <binary_counter_virtex2p_7_0_8b4ef4e135e1e3f1> for timing and area information for instance <comp0.core_instance0>.
Loading core <binary_counter_virtex2p_7_0_d0a204b7c881b521> for timing and area information for instance <comp2.core_instance2>.
Loading core <dual_port_block_memory_virtex2p_6_1_645b5e379b337a9f> for timing and area information for instance <comp0.core_instance0>.
Loading core <multiplier_virtex2p_10_1_423ddb9f1e4b69b4_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex2p_10_1_423ddb9f1e4b69b4> for timing and area information for instance <comp1.core_instance1>.
Loading core <binary_counter_virtex2p_7_0_0260fba4aec82188> for timing and area information for instance <comp4.core_instance4>.
Loading core <single_port_block_memory_virtex2p_6_1_9cf8efebee3199f6> for timing and area information for instance <comp0.core_instance0>.
Loading core <binary_counter_virtex2p_7_0_d0a204b7c881b521> for timing and area information for instance <comp0.core_instance0>.
Loading core <distributed_memory_virtex2p_7_1_4be7d839ed9b4fda> for timing and area information for instance <comp1.core_instance1>.
Loading core <distributed_memory_virtex2p_7_1_47fa87c2abb2be3c> for timing and area information for instance <comp0.core_instance0>.
Loading core <binary_counter_virtex2p_7_0_391d8b1c1f812d67> for timing and area information for instance <comp3.core_instance3>.
Loading core <binary_counter_virtex2p_7_0_d7f3c31b59e52df2> for timing and area information for instance <comp8.core_instance8>.
Loading core <multiplier_virtex2p_10_1_3ccc2842ec4e2cc9_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex2p_10_1_3ccc2842ec4e2cc9> for timing and area information for instance <comp2.core_instance2>.
Loading core <multiplier_virtex2p_10_1_3ccc2842ec4e2cc9> for timing and area information for instance <comp2.core_instance2>.
Loading core <binary_counter_virtex2p_7_0_7c2d447100ca50c7> for timing and area information for instance <comp6.core_instance6>.
Loading core <single_port_block_memory_virtex2p_6_1_189ab7d9865256c9> for timing and area information for instance <comp0.core_instance0>.
Loading core <single_port_block_memory_virtex2p_6_1_a255629948a6346d> for timing and area information for instance <comp1.core_instance1>.
Loading core <binary_counter_virtex2p_7_0_9673efc18b69cc19> for timing and area information for instance <comp7.core_instance7>.
Loading core <single_port_block_memory_virtex2p_6_1_64284d314c575990> for timing and area information for instance <comp2.core_instance2>.
Loading core <single_port_block_memory_virtex2p_6_1_7e236f8fce9276a5> for timing and area information for instance <comp3.core_instance3>.
Loading core <binary_counter_virtex2p_7_0_78a3dd824f4df0df> for timing and area information for instance <comp5.core_instance5>.
Loading core <binary_counter_virtex2p_7_0_7c2d447100ca50c7> for timing and area information for instance <comp1.core_instance1>.
Loading core <single_port_block_memory_virtex2p_6_1_7c11f4ba4337f78b> for timing and area information for instance <comp1.core_instance1>.
Loading core <binary_counter_virtex2p_7_0_7211a68acc7f4ff7> for timing and area information for instance <comp2.core_instance2>.
Loading core <single_port_block_memory_virtex2p_6_1_8d0734a7cdba160c> for timing and area information for instance <comp2.core_instance2>.
Loading core <binary_counter_virtex2p_7_0_a071675f8d8d72bb> for timing and area information for instance <comp9.core_instance9>.
Loading core <binary_counter_virtex2p_7_0_7211a68acc7f4ff7> for timing and area information for instance <comp11.core_instance11>.
Loading core <binary_counter_virtex2p_7_0_f458cc5f96972819> for timing and area information for instance <comp3.core_instance3>.
Loading core <single_port_block_memory_virtex2p_6_1_a0f8113050ab47e7> for timing and area information for instance <comp3.core_instance3>.
Loading core <binary_counter_virtex2p_7_0_715f1205a46a625c> for timing and area information for instance <comp10.core_instance10>.
Loading core <binary_counter_virtex2p_7_0_f458cc5f96972819> for timing and area information for instance <comp13.core_instance13>.
Loading core <single_port_block_memory_virtex2p_6_1_05a95f2267c44dc1> for timing and area information for instance <comp4.core_instance4>.
Loading core <single_port_block_memory_virtex2p_6_1_d8668151357aa642> for timing and area information for instance <comp5.core_instance5>.
Loading core <binary_counter_virtex2p_7_0_045f95c1d8e99a77> for timing and area information for instance <comp4.core_instance4>.
Loading core <single_port_block_memory_virtex2p_6_1_76f23c1003bb9b77> for timing and area information for instance <comp4.core_instance4>.
Loading core <binary_counter_virtex2p_7_0_2d20805488fc03df> for timing and area information for instance <comp12.core_instance12>.
Loading core <binary_counter_virtex2p_7_0_045f95c1d8e99a77> for timing and area information for instance <comp15.core_instance15>.
Loading core <single_port_block_memory_virtex2p_6_1_3f3ce445ea788123> for timing and area information for instance <comp6.core_instance6>.
Loading core <single_port_block_memory_virtex2p_6_1_23fb8628204eb2c1> for timing and area information for instance <comp7.core_instance7>.
Loading core <binary_counter_virtex2p_7_0_52d6d6d99674748f> for timing and area information for instance <comp5.core_instance5>.
Loading core <single_port_block_memory_virtex2p_6_1_e603086fb92aeb5e> for timing and area information for instance <comp5.core_instance5>.
Loading core <binary_counter_virtex2p_7_0_7cce54a04f39ecd8> for timing and area information for instance <comp14.core_instance14>.
Loading core <binary_counter_virtex2p_7_0_52d6d6d99674748f> for timing and area information for instance <comp17.core_instance17>.
Loading core <single_port_block_memory_virtex2p_6_1_5d43f95b93fd9344> for timing and area information for instance <comp8.core_instance8>.
Loading core <single_port_block_memory_virtex2p_6_1_b70993b7b8d8be43> for timing and area information for instance <comp9.core_instance9>.
Loading core <binary_counter_virtex2p_7_0_dd549111ea74373d> for timing and area information for instance <comp6.core_instance6>.
Loading core <single_port_block_memory_virtex2p_6_1_7ff232eaea8dc2aa> for timing and area information for instance <comp6.core_instance6>.
Loading core <binary_counter_virtex2p_7_0_880f7c3a3529b3b1> for timing and area information for instance <comp16.core_instance16>.
Loading core <binary_counter_virtex2p_7_0_dd549111ea74373d> for timing and area information for instance <comp19.core_instance19>.
Loading core <single_port_block_memory_virtex2p_6_1_42a5b8ca1bc39b96> for timing and area information for instance <comp10.core_instance10>.
Loading core <single_port_block_memory_virtex2p_6_1_8f872a02ff02aadb> for timing and area information for instance <comp11.core_instance11>.
Loading core <binary_counter_virtex2p_7_0_e80093aea990e7ea> for timing and area information for instance <comp7.core_instance7>.
Loading core <single_port_block_memory_virtex2p_6_1_7068db77349ce284> for timing and area information for instance <comp7.core_instance7>.
Loading core <binary_counter_virtex2p_7_0_3241d5218ebd61cd> for timing and area information for instance <comp18.core_instance18>.
Loading core <binary_counter_virtex2p_7_0_e80093aea990e7ea> for timing and area information for instance <comp21.core_instance21>.
Loading core <single_port_block_memory_virtex2p_6_1_baae78c6cf62a88f> for timing and area information for instance <comp12.core_instance12>.
Loading core <single_port_block_memory_virtex2p_6_1_578f4a8fb59b1f38> for timing and area information for instance <comp13.core_instance13>.
Loading core <binary_counter_virtex2p_7_0_b8a3efcc9651e5d3> for timing and area information for instance <comp8.core_instance8>.
Loading core <single_port_block_memory_virtex2p_6_1_38d4305037783d2c> for timing and area information for instance <comp8.core_instance8>.
Loading core <binary_counter_virtex2p_7_0_fdd1a28438047006> for timing and area information for instance <comp20.core_instance20>.
Loading core <binary_counter_virtex2p_7_0_b8a3efcc9651e5d3> for timing and area information for instance <comp23.core_instance23>.
Loading core <single_port_block_memory_virtex2p_6_1_f9f47a6cb9d2aa15> for timing and area information for instance <comp14.core_instance14>.
Loading core <single_port_block_memory_virtex2p_6_1_6394d46b7454c18a> for timing and area information for instance <comp15.core_instance15>.
Loading core <binary_counter_virtex2p_7_0_d8ae89720b5de7f6> for timing and area information for instance <comp22.core_instance22>.
Loading core <binary_counter_virtex2p_7_0_b8a5551b3c16b99b> for timing and area information for instance <comp24.core_instance24>.
Loading core <binary_counter_virtex2p_7_0_7c2d447100ca50c7> for timing and area information for instance <comp1.core_instance1>.
Loading core <binary_counter_virtex2p_7_0_9539f41705559a71> for timing and area information for instance <comp25.core_instance25>.
Loading core <binary_counter_virtex2p_7_0_658945f0a80d459a> for timing and area information for instance <comp26.core_instance26>.
Loading core <binary_counter_virtex2p_7_0_804522374d9edc41> for timing and area information for instance <comp27.core_instance27>.
Loading core <single_port_block_memory_virtex2p_6_1_f239e1ef1af0e201> for timing and area information for instance <comp10.core_instance10>.
Loading core <binary_counter_virtex2p_7_0_7c2d447100ca50c7> for timing and area information for instance <comp1.core_instance1>.
Loading core <binary_counter_virtex2p_7_0_2b3d5de203345a84> for timing and area information for instance <comp28.core_instance28>.
Loading core <binary_counter_virtex2p_7_0_5a07f4bba2e9cb5e> for timing and area information for instance <comp29.core_instance29>.
Loading core <multiplier_virtex2p_10_1_26e459ad9aa810bd_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex2p_10_1_26e459ad9aa810bd> for timing and area information for instance <comp4.core_instance4>.
Loading core <binary_counter_virtex2p_7_0_78a3dd824f4df0df> for timing and area information for instance <comp11.core_instance11>.
Loading core <binary_counter_virtex2p_7_0_805fe5e395e47402> for timing and area information for instance <comp30.core_instance30>.
Loading core <adder_subtracter_virtex2p_7_0_9301e8703140ec16> for timing and area information for instance <comp0.core_instance0>.
Loading core <adder_subtracter_virtex2p_7_0_c5dcd9e7347382cf> for timing and area information for instance <comp1.core_instance1>.
Loading core <binary_counter_virtex2p_7_0_1fa1686255cc3bb6> for timing and area information for instance <comp31.core_instance31>.
Loading core <binary_counter_virtex2p_7_0_341763362dbc45a2> for timing and area information for instance <comp32.core_instance32>.
Loading core <distributed_memory_virtex2p_7_1_24095e62b7dd5149> for timing and area information for instance <comp2.core_instance2>.
Loading core <distributed_memory_virtex2p_7_1_ff1763ab93720ffc> for timing and area information for instance <comp3.core_instance3>.
Loading core <single_port_block_memory_virtex2p_6_1_7ea60367d40e0967> for timing and area information for instance <comp9.core_instance9>.
Loading core <distributed_memory_virtex2p_7_1_17126bf86411dabf> for timing and area information for instance <comp4.core_instance4>.
Loading core <single_port_block_memory_virtex2p_6_1_287130c77eef8a13> for timing and area information for instance <comp11.core_instance11>.
Loading core <single_port_block_memory_virtex2p_6_1_c4da1499b2390313> for timing and area information for instance <comp16.core_instance16>.
Loading core <single_port_block_memory_virtex2p_6_1_d13072650a2ab55b> for timing and area information for instance <comp17.core_instance17>.
Loading core <single_port_block_memory_virtex2p_6_1_ee12ce34adfa5ec2> for timing and area information for instance <comp18.core_instance18>.
Loading core <single_port_block_memory_virtex2p_6_1_fc890bd72b8e4bff> for timing and area information for instance <comp19.core_instance19>.
Loading device for application Rf_Device from file '2vp50.nph' in environment c:\xilinx\10.1\ise.

Synthesizing (advanced) Unit <mult_98e3c7048f>.
	Found pipelined multiplier on signal <mult_46_56>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <mult_98e3c7048f> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 8
 8x8-bit registered multiplier                         : 8
# Adders/Subtractors                                   : 338
 18-bit adder                                          : 90
 19-bit adder                                          : 48
 19-bit subtractor                                     : 30
 21-bit adder                                          : 54
 22-bit adder                                          : 18
 22-bit subtractor                                     : 18
 23-bit adder                                          : 36
 23-bit subtractor                                     : 36
 4-bit adder                                           : 8
# Accumulators                                         : 8
 32-bit up accumulator                                 : 8
# Registers                                            : 20637
 Flip-Flops                                            : 20637
# Comparators                                          : 142
 10-bit comparator equal                               : 9
 10-bit comparator not equal                           : 2
 11-bit comparator equal                               : 16
 11-bit comparator not equal                           : 4
 12-bit comparator equal                               : 3
 12-bit comparator not equal                           : 3
 18-bit comparator greatequal                          : 8
 19-bit comparator equal                               : 1
 19-bit comparator not equal                           : 3
 2-bit comparator equal                                : 4
 2-bit comparator not equal                            : 4
 24-bit comparator not equal                           : 2
 26-bit comparator equal                               : 4
 28-bit comparator equal                               : 1
 28-bit comparator not equal                           : 2
 3-bit comparator equal                                : 6
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 2
 37-bit comparator greater                             : 8
 37-bit comparator less                                : 8
 4-bit comparator equal                                : 6
 4-bit comparator not equal                            : 2
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 2
 6-bit comparator equal                                : 6
 6-bit comparator not equal                            : 2
 7-bit comparator equal                                : 6
 7-bit comparator not equal                            : 2
 8-bit comparator equal                                : 6
 8-bit comparator not equal                            : 2
 9-bit comparator equal                                : 7
 9-bit comparator not equal                            : 3
# Multiplexers                                         : 3
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 11
 1-bit xor2                                            : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <sync_delay_entity_833c6eac62>: instances <constant2>, <constant_x0> of unit <constant_a7e2bb9e12> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dbuf_ct_sram_fft_2x_entity_1e967dd41a>: instances <constant1>, <constant_x0> of unit <constant_06590e4008> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <round1_entity_9ec09abb5e>: instances <constant1>, <constant5> of unit <constant_3d1b04c74c> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <round1_entity_9ec09abb5e>: instances <constant2>, <constant6> of unit <constant_a3d619979c> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <round1_entity_9ec09abb5e>: instances <constant3>, <constant7> of unit <constant_a629aefb53> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <round1_entity_9ec09abb5e>: instances <constant4>, <constant_x0> of unit <constant_3ee5f91fcf> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <i_128w_2k_10_r310iadc>: instances <delay5>, <delay6> of unit <delay_9f02caa990> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <i_128w_2k_10_r310iadc>: instances <slice1>, <slice2> of unit <xlslice_2> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <i_128w_2k_10_r310iadc>: instances <slice1>, <slice22> of unit <xlslice_2> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <i_128w_2k_10_r310iadc>: instances <slice1>, <slice3> of unit <xlslice_2> are equivalent, second instance is removed
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_a16ec0ee01>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_a16ec0ee01>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_a16ec0ee01>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_a16ec0ee01>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_a16ec0ee01>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_a16ec0ee01>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_3d71ca07e2>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_3d71ca07e2>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_3d71ca07e2>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_3d71ca07e2>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_3d71ca07e2>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_3d71ca07e2>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_3a0e8a7a27>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_3a0e8a7a27>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_3a0e8a7a27>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_3a0e8a7a27>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_3a0e8a7a27>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_3a0e8a7a27>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_49b86cc08f>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_49b86cc08f>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_49b86cc08f>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_49b86cc08f>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_49b86cc08f>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_49b86cc08f>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_188df1471a>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_188df1471a>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_188df1471a>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_188df1471a>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_188df1471a>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_188df1471a>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_114c6663ca>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_114c6663ca>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_114c6663ca>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_114c6663ca>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_114c6663ca>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_114c6663ca>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_e41c8973ab>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_e41c8973ab>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_e41c8973ab>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_e41c8973ab>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_e41c8973ab>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_e41c8973ab>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_1297d5a90e>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_1297d5a90e>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_1297d5a90e>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_1297d5a90e>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_1297d5a90e>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_1297d5a90e>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_7d811bb11c>.
WARNING:Xst:2677 - Node <addsub2/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_7d811bb11c>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_7d811bb11c>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_7d811bb11c>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_1_0> of sequential type is unconnected in block <twiddle_entity_7d811bb11c>.
WARNING:Xst:2677 - Node <addsub3/op_mem_91_20_0_0> of sequential type is unconnected in block <twiddle_entity_7d811bb11c>.
WARNING:Xst:2677 - Node <fft0_e330b148e2/bi_real_unscr_2x_09890717ae/complex_addsub_18ec2b7e61/addsub1/op_mem_91_20_0_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.
WARNING:Xst:2677 - Node <fft0_e330b148e2/bi_real_unscr_2x_09890717ae/complex_addsub_18ec2b7e61/addsub1/op_mem_91_20_1_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.
WARNING:Xst:2677 - Node <fft0_e330b148e2/bi_real_unscr_2x_09890717ae/complex_addsub_18ec2b7e61/addsub2/op_mem_91_20_0_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.
WARNING:Xst:2677 - Node <fft0_e330b148e2/bi_real_unscr_2x_09890717ae/complex_addsub_18ec2b7e61/addsub2/op_mem_91_20_1_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.
WARNING:Xst:2677 - Node <fft0_e330b148e2/bi_real_unscr_2x_09890717ae/complex_addsub_18ec2b7e61/addsub/op_mem_91_20_0_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.
WARNING:Xst:2677 - Node <fft0_e330b148e2/bi_real_unscr_2x_09890717ae/complex_addsub_18ec2b7e61/addsub/op_mem_91_20_1_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.
WARNING:Xst:2677 - Node <fft0_e330b148e2/bi_real_unscr_2x_09890717ae/complex_addsub_18ec2b7e61/addsub3/op_mem_91_20_0_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.
WARNING:Xst:2677 - Node <fft0_e330b148e2/bi_real_unscr_2x_09890717ae/complex_addsub_18ec2b7e61/addsub3/op_mem_91_20_1_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.
WARNING:Xst:2677 - Node <fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/complex_addsub_fb2541db19/addsub1/op_mem_91_20_0_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.
WARNING:Xst:2677 - Node <fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/complex_addsub_fb2541db19/addsub1/op_mem_91_20_1_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.
WARNING:Xst:2677 - Node <fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/complex_addsub_fb2541db19/addsub2/op_mem_91_20_0_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.
WARNING:Xst:2677 - Node <fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/complex_addsub_fb2541db19/addsub2/op_mem_91_20_1_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.
WARNING:Xst:2677 - Node <fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/complex_addsub_fb2541db19/addsub/op_mem_91_20_0_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.
WARNING:Xst:2677 - Node <fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/complex_addsub_fb2541db19/addsub/op_mem_91_20_1_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.
WARNING:Xst:2677 - Node <fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/complex_addsub_fb2541db19/addsub3/op_mem_91_20_0_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.
WARNING:Xst:2677 - Node <fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/complex_addsub_fb2541db19/addsub3/op_mem_91_20_1_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc>.

Optimizing unit <i_128w_2k_10_r310iadc_cw> ...

Optimizing unit <delay_672d2b8d1e> ...

Optimizing unit <delay_e2d047c154> ...

Optimizing unit <mux_5f181dc739> ...

Optimizing unit <mux_610aab71b1> ...

Optimizing unit <mux_74a3397f06> ...

Optimizing unit <negate_5f0430c69b> ...

Optimizing unit <delay_d8eaaced1c> ...

Optimizing unit <mux_52ae77d946> ...

Optimizing unit <single_reg_w_init_2> ...

Optimizing unit <srl17e_3> ...

Optimizing unit <single_reg_w_init_4> ...

Optimizing unit <srl17e_16> ...

Optimizing unit <srl17e_20> ...

Optimizing unit <srl17e_26> ...

Optimizing unit <srl17e_23> ...

Optimizing unit <srl17e_21> ...

Optimizing unit <srl17e_25> ...

Optimizing unit <srl17e_22> ...

Optimizing unit <srl17e_8> ...

Optimizing unit <srl17e_19> ...

Optimizing unit <single_reg_w_init_6> ...

Optimizing unit <convert_pipeline_1> ...

Optimizing unit <reorder_entity_73683e37a7> ...

Optimizing unit <fft2x_tvg_entity_e93378a1e1> ...

Optimizing unit <mux_adc_levels_entity_8fe3304055> ...

Optimizing unit <packetiser1_entity_e02a16843a> ...

Optimizing unit <twiddle_entity_a16ec0ee01> ...

Optimizing unit <twiddle_entity_3d71ca07e2> ...

Optimizing unit <butterfly_direct_entity_6398d31179> ...

Optimizing unit <butterfly_direct_entity_cb9f95a9cb> ...

Optimizing unit <twiddle_entity_3a0e8a7a27> ...

Optimizing unit <twiddle_entity_49b86cc08f> ...

Optimizing unit <twiddle_entity_188df1471a> ...

Optimizing unit <twiddle_entity_114c6663ca> ...

Optimizing unit <twiddle_entity_e41c8973ab> ...

Optimizing unit <twiddle_entity_1297d5a90e> ...

Optimizing unit <twiddle_entity_7d811bb11c> ...

Optimizing unit <butterfly_direct_entity_fa5bb8f023> ...

Optimizing unit <butterfly_direct_entity_ca6fe97910> ...

Optimizing unit <butterfly_direct_entity_6448610740> ...

Optimizing unit <butterfly_direct_entity_c0713d15de> ...

Optimizing unit <butterfly_direct_entity_1a3d93e790> ...

Optimizing unit <butterfly_direct_entity_433faf80cb> ...

Optimizing unit <butterfly_direct_entity_d8828496c0> ...

Optimizing unit <butterfly_direct_entity_6efabbc5cc> ...

Optimizing unit <butterfly_direct_entity_8510d32eba> ...

Optimizing unit <i_128w_2k_10_r310iadc> ...
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub1/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub1/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub1/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub1/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub1/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub1/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub3/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub3/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub3/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub3/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub3/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub3/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub2/op_mem_91_20_1_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub2/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub2/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub2/op_mem_91_20_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub2/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub2/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux3/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux3/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux3/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux3/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux2/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux2/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux2/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux2/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux1/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux1/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux1/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux1/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux/pipe_16_22_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux/pipe_16_22_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux/pipe_16_22_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/mux/pipe_16_22_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub4/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub4/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub4/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub4/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub/op_mem_91_20_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub/op_mem_91_20_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub/op_mem_91_20_1_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/addsub/op_mem_91_20_1_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/mux3/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/mux2/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/mux1/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/mux/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/mux3/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/mux2/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/mux1/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/mux/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_1_d92d817b13/butterfly_direct_6398d31179/mux3/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_1_d92d817b13/butterfly_direct_6398d31179/mux2/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_1_d92d817b13/butterfly_direct_6398d31179/mux1/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_1_d92d817b13/butterfly_direct_6398d31179/mux/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_1_d92d817b13/butterfly_direct_6398d31179/mux3/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_1_d92d817b13/butterfly_direct_6398d31179/mux2/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_1_d92d817b13/butterfly_direct_6398d31179/mux1/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_1_d92d817b13/butterfly_direct_6398d31179/mux/pipe_16_22_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_18> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_24> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_25> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_26> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_27> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_28> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_29> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_30> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay1/op_mem_20_24_0_31> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_0> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_1> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_16> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_17> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_18> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_19> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_20> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_21> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_22> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_23> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_24> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_25> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_26> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_27> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_28> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_29> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_30> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.
WARNING:Xst:2677 - Node <i_128w_2k_10_r310iadc_x0/delay2/op_mem_20_24_0_31> of sequential type is unconnected in block <i_128w_2k_10_r310iadc_cw>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following FF/Latch : <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following FF/Latch : <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following FF/Latch : <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 3 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 3 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 3 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 3 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 3 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 3 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_1_d92d817b13/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following FF/Latch : <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_1_d92d817b13/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following FF/Latch : <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following FF/Latch : <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/eq_coeff0_ffee26f807/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following 5 FFs/Latches : <i_128w_2k_10_r310iadc_x0/eq_coeff1_3a84f6aa4b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff2_6d9d4ed2cd/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/eq_coeff3_34fd4ccc34/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following FF/Latch : <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following FF/Latch : <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following FF/Latch : <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following FF/Latch : <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following FF/Latch : <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following FF/Latch : <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following FF/Latch : <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following FF/Latch : <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <i_128w_2k_10_r310iadc_x0/ant_base_offset_ctrl_10120a026d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> in Unit <i_128w_2k_10_r310iadc_cw> is equivalent to the following FF/Latch : <i_128w_2k_10_r310iadc_x0/feng_ctl_6a48d5210c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 

Final Macro Processing ...

Processing Unit <i_128w_2k_10_r310iadc_cw> :
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/addsub/op_mem_91_20_1_0>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_17>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_16>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_15>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_14>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_13>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_12>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_11>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_10>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_9>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_8>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_7>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_6>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_5>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_4>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_3>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_2>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_1>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_0>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_17>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_16>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_15>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_14>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_13>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_12>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_11>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_10>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_9>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_8>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_7>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_6>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_5>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_4>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_3>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_2>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_1>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_0>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_17>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_16>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_15>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_14>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_13>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_12>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_11>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_10>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_9>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_8>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_7>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_6>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_5>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_4>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_3>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_2>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_1>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux/pipe_16_22_3_0>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_17>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_16>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_15>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_14>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_13>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_12>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_11>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_10>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_9>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_8>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_7>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_6>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_5>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_4>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_3>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_2>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_1>.
	Found 3-bit shift register for signal <i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_2_4f180e53e6/butterfly_direct_cb9f95a9cb/twiddle_444bbba757/mux1/pipe_16_22_3_0>.
	Found 2-bit shift register for signal <i_128w_2k_10_r310iadc_x0/mux_adc_levels_8fe3304055/delay1/op_mem_20_24_1>.
Unit <i_128w_2k_10_r310iadc_cw> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 19564
 Flip-Flops                                            : 19564
# Shift Registers                                      : 109
 2-bit shift register                                  : 37
 3-bit shift register                                  : 72

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : i_128w_2k_10_r310iadc_cw.ngc
Output Format                      : NGC
Optimization Goal                  : SPEED
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 588

Cell Usage :
# BELS                             : 37110
#      BUF                         : 32
#      GND                         : 379
#      INV                         : 123
#      LUT1                        : 2460
#      LUT2                        : 4173
#      LUT2_L                      : 54
#      LUT3                        : 4121
#      LUT4                        : 5677
#      LUT4_D                      : 2
#      LUT4_L                      : 4
#      MULT_AND                    : 248
#      MUXCY                       : 8349
#      MUXF5                       : 1639
#      MUXF6                       : 768
#      MUXF7                       : 368
#      MUXF8                       : 184
#      VCC                         : 2
#      XORCY                       : 8527
# FlipFlops/Latches                : 26847
#      FD                          : 1
#      FDE                         : 20917
#      FDRE                        : 5743
#      FDSE                        : 186
# RAMS                             : 122
#      RAMB16_S18                  : 48
#      RAMB16_S18_S18              : 4
#      RAMB16_S36                  : 29
#      RAMB16_S9                   : 41
# Shift Registers                  : 3218
#      SRL16E                      : 3218
# MULTs                            : 118
#      MULT18X18S                  : 118
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp50ff1152-7 

 Number of Slices:                    16978  out of  23616    71%  
 Number of Slice Flip Flops:          26847  out of  47232    56%  
 Number of 4 input LUTs:              19832  out of  47232    41%  
    Number used as logic:             16614
    Number used as Shift registers:    3218
 Number of IOs:                         588
 Number of bonded IOBs:                   0  out of    692     0%  
 Number of BRAMs:                       122  out of    232    52%  
 Number of MULT18X18s:                  118  out of    232    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
clk                                | NONE(persistentdff_inst/q)| 30315 |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                                                                                                                                                         | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
i_128w_2k_10_r310iadc_dbuf_ct_sram_fft_2x_sram1_be(0)(XST_VCC:P)                                                                                                                                                                                                                                                                                                                                               | NONE(i_128w_2k_10_r310iadc_x0/adc_clip_detect4_c17f52b864/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                                   | 118   |
i_128w_2k_10_r310iadc_xaui0_tx_outofband(5)(XST_GND:G)                                                                                                                                                                                                                                                                                                                                                         | NONE(i_128w_2k_10_r310iadc_x0/calc_adc_sum_sq7_cd936a7303/mult/Mmult_mult_46_56)                                                                                                                                                                                                                        | 8     |
i_128w_2k_10_r310iadc_x0/eq0_91bbc3edb5/round1_9ec09abb5e/mult/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/eq0_91bbc3edb5/round1_9ec09abb5e/mult/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                            | NONE(i_128w_2k_10_r310iadc_x0/eq0_91bbc3edb5/round1_9ec09abb5e/mult/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[1].bppMULT[0].use_Mreg.m18x18s)                                                                              | 2     |
i_128w_2k_10_r310iadc_x0/eq0_91bbc3edb5/round1_9ec09abb5e/mult1/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/eq0_91bbc3edb5/round1_9ec09abb5e/mult1/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                          | NONE(i_128w_2k_10_r310iadc_x0/eq0_91bbc3edb5/round1_9ec09abb5e/mult1/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                             | 2     |
i_128w_2k_10_r310iadc_x0/eq1_9996d1cf51/round1_623fd7c0b2/mult/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/eq1_9996d1cf51/round1_623fd7c0b2/mult/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                            | NONE(i_128w_2k_10_r310iadc_x0/eq1_9996d1cf51/round1_623fd7c0b2/mult/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[1].bppMULT[0].use_Mreg.m18x18s)                                                                              | 2     |
i_128w_2k_10_r310iadc_x0/eq1_9996d1cf51/round1_623fd7c0b2/mult1/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/eq1_9996d1cf51/round1_623fd7c0b2/mult1/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                          | NONE(i_128w_2k_10_r310iadc_x0/eq1_9996d1cf51/round1_623fd7c0b2/mult1/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[1].bppMULT[0].use_Mreg.m18x18s)                                                                             | 2     |
i_128w_2k_10_r310iadc_x0/eq2_259d73dbcc/round1_623fd7c0b2/mult/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/eq2_259d73dbcc/round1_623fd7c0b2/mult/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                            | NONE(i_128w_2k_10_r310iadc_x0/eq2_259d73dbcc/round1_623fd7c0b2/mult/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[1].bppMULT[0].use_Mreg.m18x18s)                                                                              | 2     |
i_128w_2k_10_r310iadc_x0/eq2_259d73dbcc/round1_623fd7c0b2/mult1/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/eq2_259d73dbcc/round1_623fd7c0b2/mult1/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                          | NONE(i_128w_2k_10_r310iadc_x0/eq2_259d73dbcc/round1_623fd7c0b2/mult1/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[1].bppMULT[0].use_Mreg.m18x18s)                                                                             | 2     |
i_128w_2k_10_r310iadc_x0/eq3_b46f566842/round1_623fd7c0b2/mult/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/eq3_b46f566842/round1_623fd7c0b2/mult/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                            | NONE(i_128w_2k_10_r310iadc_x0/eq3_b46f566842/round1_623fd7c0b2/mult/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[1].bppMULT[0].use_Mreg.m18x18s)                                                                              | 2     |
i_128w_2k_10_r310iadc_x0/eq3_b46f566842/round1_623fd7c0b2/mult1/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/eq3_b46f566842/round1_623fd7c0b2/mult1/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                          | NONE(i_128w_2k_10_r310iadc_x0/eq3_b46f566842/round1_623fd7c0b2/mult1/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                             | 2     |
i_128w_2k_10_r310iadc_x0/adc_clip_detect0_6dd73d58f8/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/adc_clip_detect0_6dd73d58f8/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                                      | NONE(i_128w_2k_10_r310iadc_x0/adc_clip_detect0_6dd73d58f8/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                                   | 1     |
i_128w_2k_10_r310iadc_x0/adc_clip_detect1_67442d8b28/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/adc_clip_detect1_67442d8b28/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                                      | NONE(i_128w_2k_10_r310iadc_x0/adc_clip_detect1_67442d8b28/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                                   | 1     |
i_128w_2k_10_r310iadc_x0/adc_clip_detect2_4d6e5b0312/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/adc_clip_detect2_4d6e5b0312/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                                      | NONE(i_128w_2k_10_r310iadc_x0/adc_clip_detect2_4d6e5b0312/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                                   | 1     |
i_128w_2k_10_r310iadc_x0/adc_clip_detect3_0c7ed29fb4/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/adc_clip_detect3_0c7ed29fb4/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                                      | NONE(i_128w_2k_10_r310iadc_x0/adc_clip_detect3_0c7ed29fb4/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                                   | 1     |
i_128w_2k_10_r310iadc_x0/adc_clip_detect4_c17f52b864/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/adc_clip_detect4_c17f52b864/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                                      | NONE(i_128w_2k_10_r310iadc_x0/adc_clip_detect4_c17f52b864/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                                   | 1     |
i_128w_2k_10_r310iadc_x0/adc_clip_detect5_bc132b7b61/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/adc_clip_detect5_bc132b7b61/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                                      | NONE(i_128w_2k_10_r310iadc_x0/adc_clip_detect5_bc132b7b61/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                                   | 1     |
i_128w_2k_10_r310iadc_x0/adc_clip_detect6_0ea457d308/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/adc_clip_detect6_0ea457d308/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                                      | NONE(i_128w_2k_10_r310iadc_x0/adc_clip_detect6_0ea457d308/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                                   | 1     |
i_128w_2k_10_r310iadc_x0/adc_clip_detect7_c98e586b74/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/adc_clip_detect7_c98e586b74/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                                                      | NONE(i_128w_2k_10_r310iadc_x0/adc_clip_detect7_c98e586b74/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                                   | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)| NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)| 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)| NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)| 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)| NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)| 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)| NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)| 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)    | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)  | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)    | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)  | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)    | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)  | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)    | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)  | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)    | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)  | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)    | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)  | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)    | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)  | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft0_e330b148e2/biplex_core_7983aad8b5/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)| NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)| 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)| NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_10_c05fdecae6/butterfly_direct_fa5bb8f023/twiddle_a16ec0ee01/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)| 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)| NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)| 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)| NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_11_6b726dccdb/butterfly_direct_ca6fe97910/twiddle_3d71ca07e2/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)| 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)    | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)  | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_3_bf18bfd94a/butterfly_direct_6448610740/twiddle_3a0e8a7a27/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)    | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)  | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_4_636be03632/butterfly_direct_c0713d15de/twiddle_49b86cc08f/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)    | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)  | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_5_fe11e402bc/butterfly_direct_1a3d93e790/twiddle_188df1471a/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)    | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)  | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_6_52b85899f8/butterfly_direct_433faf80cb/twiddle_114c6663ca/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)    | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)  | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_7_87efef01a9/butterfly_direct_d8828496c0/twiddle_e41c8973ab/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)    | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)  | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_8_d926bd956d/butterfly_direct_6efabbc5cc/twiddle_1297d5a90e/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)    | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)  | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult1/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1:O)  | NONE(i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/biplex_core_050eb89a73/fft_stage_9_01bf3b9f0b/butterfly_direct_8510d32eba/twiddle_7d811bb11c/mult2/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s) | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_first_tap_f782e4fba8/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_first_tap_f782e4fba8/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                          | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_first_tap_f782e4fba8/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                             | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_first_tap_f782e4fba8/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_first_tap_f782e4fba8/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                        | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_first_tap_f782e4fba8/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                            | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_last_tap_87bf560f2d/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_last_tap_87bf560f2d/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                            | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_last_tap_87bf560f2d/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                              | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_last_tap_87bf560f2d/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_last_tap_87bf560f2d/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                          | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_last_tap_87bf560f2d/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                             | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_tap2_51b09e6130/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_tap2_51b09e6130/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                    | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_tap2_51b09e6130/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                  | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_tap2_51b09e6130/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_tap2_51b09e6130/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                  | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_tap2_51b09e6130/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                 | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_tap3_589ea34790/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_tap3_589ea34790/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                    | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_tap3_589ea34790/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                  | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_tap3_589ea34790/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_tap3_589ea34790/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                  | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir0_53493745fd/pol1_in1_tap3_589ea34790/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                 | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_first_tap_49bfd9f585/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_first_tap_49bfd9f585/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                          | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_first_tap_49bfd9f585/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                             | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_first_tap_49bfd9f585/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_first_tap_49bfd9f585/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                        | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_first_tap_49bfd9f585/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                            | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_last_tap_42e06cbfef/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_last_tap_42e06cbfef/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                            | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_last_tap_42e06cbfef/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                              | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_last_tap_42e06cbfef/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_last_tap_42e06cbfef/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                          | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_last_tap_42e06cbfef/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                             | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_tap2_46b2d9fc6b/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_tap2_46b2d9fc6b/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                    | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_tap2_46b2d9fc6b/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                  | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_tap2_46b2d9fc6b/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_tap2_46b2d9fc6b/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                  | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_tap2_46b2d9fc6b/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                 | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_tap3_6f6be6c408/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_tap3_6f6be6c408/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                    | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_tap3_6f6be6c408/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                  | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_tap3_6f6be6c408/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_tap3_6f6be6c408/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                  | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir1_6880f213e5/pol1_in1_tap3_6f6be6c408/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                 | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_first_tap_49bfd9f585/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_first_tap_49bfd9f585/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                          | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_first_tap_49bfd9f585/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                             | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_first_tap_49bfd9f585/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_first_tap_49bfd9f585/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                        | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_first_tap_49bfd9f585/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                            | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_last_tap_42e06cbfef/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_last_tap_42e06cbfef/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                            | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_last_tap_42e06cbfef/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                              | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_last_tap_42e06cbfef/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_last_tap_42e06cbfef/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                          | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_last_tap_42e06cbfef/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                             | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_tap2_46b2d9fc6b/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_tap2_46b2d9fc6b/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                    | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_tap2_46b2d9fc6b/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                  | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_tap2_46b2d9fc6b/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_tap2_46b2d9fc6b/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                  | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_tap2_46b2d9fc6b/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                 | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_tap3_6f6be6c408/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_tap3_6f6be6c408/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                    | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_tap3_6f6be6c408/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                  | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_tap3_6f6be6c408/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_tap3_6f6be6c408/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                  | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir2_42ba2486b8/pol1_in1_tap3_6f6be6c408/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                 | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_first_tap_49bfd9f585/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_first_tap_49bfd9f585/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                          | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_first_tap_49bfd9f585/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                             | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_first_tap_49bfd9f585/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_first_tap_49bfd9f585/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                        | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_first_tap_49bfd9f585/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                            | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_last_tap_42e06cbfef/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_last_tap_42e06cbfef/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                            | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_last_tap_42e06cbfef/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                              | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_last_tap_42e06cbfef/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_last_tap_42e06cbfef/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                          | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_last_tap_42e06cbfef/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                             | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_tap2_46b2d9fc6b/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_tap2_46b2d9fc6b/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                    | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_tap2_46b2d9fc6b/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                  | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_tap2_46b2d9fc6b/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_tap2_46b2d9fc6b/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                  | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_tap2_46b2d9fc6b/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                 | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_tap3_6f6be6c408/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_tap3_6f6be6c408/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                    | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_tap3_6f6be6c408/mult/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                  | 1     |
i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_tap3_6f6be6c408/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_tap3_6f6be6c408/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1:O)                                                                                                                                  | NONE(i_128w_2k_10_r310iadc_x0/pfb_fir3_1446973b28/pol1_in1_tap3_6f6be6c408/mult1/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s)                                                                 | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 6.935ns (Maximum Frequency: 144.191MHz)
   Minimum input arrival time before clock: 2.824ns
   Maximum output required time after clock: 2.806ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.935ns (frequency: 144.191MHz)
  Total number of paths / destination ports: 292826 / 33000
-------------------------------------------------------------------------
Delay:               6.935ns (Levels of Logic = 12)
  Source:            i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/reorder_f9807f7ed9/counter/comp0.core_instance0/BU8 (FF)
  Destination:       i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/reorder_f9807f7ed9/mux/pipe_16_22_0_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/reorder_f9807f7ed9/counter/comp0.core_instance0/BU8 to i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/reorder_f9807f7ed9/mux/pipe_16_22_0_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.370   0.397  BU8 (Q(0))
     end scope: 'i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/reorder_f9807f7ed9/counter/comp0.core_instance0'
     BUF:I->O            320   0.275   1.080  i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/reorder_f9807f7ed9/counter/comp0.core_instance0_Q(0)_1 (i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/reorder_f9807f7ed9/counter/comp0.core_instance0_Q(0)_1)
     begin scope: 'i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/reorder_f9807f7ed9/map1/comp0.core_instance0'
     BUF:I->O            321   0.275   1.218  A(0)_1 (A(0)_1)
     LUT4:I0->O            1   0.275   0.000  BU994 (N890)
     MUXF5:I1->O           1   0.303   0.000  BU995 (N886)
     MUXF6:I1->O           1   0.288   0.000  BU996 (N878)
     MUXF7:I1->O           1   0.288   0.000  BU980 (N862)
     MUXF8:I1->O           1   0.288   0.467  BU958 (N62)
     LUT4:I0->O            1   0.275   0.000  BU1763 (N1795)
     MUXF5:I1->O           1   0.303   0.349  BU1765 (SPO(2))
     end scope: 'i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/reorder_f9807f7ed9/map1/comp0.core_instance0'
     LUT3:I2->O            1   0.275   0.000  i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/reorder_f9807f7ed9/mux/unregy_join_6_1(2)1 (i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/reorder_f9807f7ed9/mux/unregy_join_6_1(2))
     FDE:D                     0.208          i_128w_2k_10_r310iadc_x0/fft1_ffa116fe36/bi_real_unscr_2x_cff8b4d77d/reorder_f9807f7ed9/mux/pipe_16_22_0_2
    ----------------------------------------
    Total                      6.935ns (3.423ns logic, 3.512ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 861 / 791
-------------------------------------------------------------------------
Offset:              2.824ns (Levels of Logic = 1)
  Source:            i_128w_2k_10_r310iadc_adc0_user_datai0(7) (PAD)
  Destination:       i_128w_2k_10_r310iadc_x0/calc_adc_sum_sq0_5605c0c0f9/mult/Mmult_mult_46_56 (MULT)
  Destination Clock: clk rising

  Data Path: i_128w_2k_10_r310iadc_adc0_user_datai0(7) to i_128w_2k_10_r310iadc_x0/calc_adc_sum_sq0_5605c0c0f9/mult/Mmult_mult_46_56
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O             45   0.275   0.690  i_128w_2k_10_r310iadc_x0/adc0_6b78fa1b53/conv_d89aa5f94d/inverter/internal_ip_12_1_bitnot_0_not00001_INV_0 (i_128w_2k_10_r310iadc_x0/reinterpret_output_port_net_x8(7))
     begin scope: 'i_128w_2k_10_r310iadc_x0/adc_clip_detect0_6dd73d58f8/mult/comp0.core_instance0'
     begin scope: 'BU2'
     MULT18X18S:B17            1.859          U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18.appMULT[0].bppMULT[0].use_Mreg.m18x18s
    ----------------------------------------
    Total                      2.824ns (2.134ns logic, 0.690ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1864 / 266
-------------------------------------------------------------------------
Offset:              2.806ns (Levels of Logic = 4)
  Source:            i_128w_2k_10_r310iadc_x0/mux_adc_levels_8fe3304055/delay/op_mem_20_24_0_0 (FF)
  Destination:       i_128w_2k_10_r310iadc_xaui0_tx_data(31) (PAD)
  Source Clock:      clk rising

  Data Path: i_128w_2k_10_r310iadc_x0/mux_adc_levels_8fe3304055/delay/op_mem_20_24_0_0 to i_128w_2k_10_r310iadc_xaui0_tx_data(31)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            129   0.370   0.945  i_128w_2k_10_r310iadc_x0/mux_adc_levels_8fe3304055/delay/op_mem_20_24_0_0 (i_128w_2k_10_r310iadc_x0/mux_adc_levels_8fe3304055/delay/op_mem_20_24_0_0)
     LUT3:I0->O            1   0.275   0.000  i_128w_2k_10_r310iadc_x0/mux_adc_levels_8fe3304055/mux/Mmux_unregy_join_6_1_4 (i_128w_2k_10_r310iadc_x0/mux_adc_levels_8fe3304055/mux/Mmux_unregy_join_6_1_4)
     MUXF5:I1->O           1   0.303   0.000  i_128w_2k_10_r310iadc_x0/mux_adc_levels_8fe3304055/mux/Mmux_unregy_join_6_1_3_f5 (i_128w_2k_10_r310iadc_x0/mux_adc_levels_8fe3304055/mux/Mmux_unregy_join_6_1_3_f5)
     MUXF6:I1->O           1   0.288   0.350  i_128w_2k_10_r310iadc_x0/mux_adc_levels_8fe3304055/mux/Mmux_unregy_join_6_1_2_f6 (i_128w_2k_10_r310iadc_x0/mux_adc_levels_8fe3304055/mux_y_net(0))
     LUT3:I2->O            0   0.275   0.000  i_128w_2k_10_r310iadc_x0/mux_adc_levels_8fe3304055/mux1/unregy_join_6_1(0)1 (i_128w_2k_10_r310iadc_xaui0_tx_data(0))
    ----------------------------------------
    Total                      2.806ns (1.511ns logic, 1.295ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================


Total REAL time to Xst completion: 556.00 secs
Total CPU time to Xst completion: 556.27 secs
 
--> 

Total memory usage is 702248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 3597 (   0 filtered)
Number of infos    :   56 (   0 filtered)

