{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 17:09:37 2014 " "Info: Processing started: Fri Apr 11 17:09:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_cs_mux -c spi_cs_mux " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off spi_cs_mux -c spi_cs_mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ass-scara/vhdl/spi_cs_mux/src/sync.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file /ass-scara/vhdl/spi_cs_mux/src/sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_pkg " "Info: Found design unit 1: sync_pkg" {  } { { "../src/sync.vhd" "" { Text "D:/ass-scara/VHDL/SPI_CS_MUX/src/sync.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sync-rtl " "Info: Found design unit 2: sync-rtl" {  } { { "../src/sync.vhd" "" { Text "D:/ass-scara/VHDL/SPI_CS_MUX/src/sync.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Info: Found entity 1: sync" {  } { { "../src/sync.vhd" "" { Text "D:/ass-scara/VHDL/SPI_CS_MUX/src/sync.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ass-scara/vhdl/spi_cs_mux/src/spi_cs_mux.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file /ass-scara/vhdl/spi_cs_mux/src/spi_cs_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_cs_mux_pkg " "Info: Found design unit 1: spi_cs_mux_pkg" {  } { { "../src/spi_cs_mux.vhd" "" { Text "D:/ass-scara/VHDL/SPI_CS_MUX/src/spi_cs_mux.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spi_cs_mux-rtl " "Info: Found design unit 2: spi_cs_mux-rtl" {  } { { "../src/spi_cs_mux.vhd" "" { Text "D:/ass-scara/VHDL/SPI_CS_MUX/src/spi_cs_mux.vhd" 98 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 spi_cs_mux " "Info: Found entity 1: spi_cs_mux" {  } { { "../src/spi_cs_mux.vhd" "" { Text "D:/ass-scara/VHDL/SPI_CS_MUX/src/spi_cs_mux.vhd" 71 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_cs_mux " "Info: Elaborating entity \"spi_cs_mux\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:sync_cs " "Info: Elaborating entity \"sync\" for hierarchy \"sync:sync_cs\"" {  } { { "../src/spi_cs_mux.vhd" "sync_cs" { Text "D:/ass-scara/VHDL/SPI_CS_MUX/src/spi_cs_mux.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../src/spi_cs_mux.vhd" "" { Text "D:/ass-scara/VHDL/SPI_CS_MUX/src/spi_cs_mux.vhd" 133 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Info: Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Info: Implemented 53 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Info: Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 11 17:09:39 2014 " "Info: Processing ended: Fri Apr 11 17:09:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
