// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _hysteresis_HH_
#define _hysteresis_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "canny_edge_mul_33ns_33ns_65_5_1.h"
#include "hysteresis_linebuff_val_0.h"

namespace ap_rtl {

struct hysteresis : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > src_rows_V;
    sc_in< sc_lv<32> > src_cols_V;
    sc_in< sc_lv<16> > src_data_stream_V_dout;
    sc_in< sc_logic > src_data_stream_V_empty_n;
    sc_out< sc_logic > src_data_stream_V_read;
    sc_out< sc_lv<8> > dst_data_stream_V_din;
    sc_in< sc_logic > dst_data_stream_V_full_n;
    sc_out< sc_logic > dst_data_stream_V_write;
    sc_in< sc_lv<32> > threshold_low;
    sc_in< sc_lv<32> > threshold_high;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    hysteresis(sc_module_name name);
    SC_HAS_PROCESS(hysteresis);

    ~hysteresis();

    sc_trace_file* mVcdFile;

    hysteresis_linebuff_val_0* linebuff_val_0_U;
    hysteresis_linebuff_val_0* linebuff_val_1_U;
    canny_edge_mul_33ns_33ns_65_5_1<1,5,33,33,65>* canny_edge_mul_33ns_33ns_65_5_1_U63;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > src_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > or_cond_fu_483_p2;
    sc_signal< sc_logic > dst_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > or_cond5_fu_825_p2;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<33> > lhs_V_cast_fu_275_p1;
    sc_signal< sc_lv<33> > ret_V_fu_279_p2;
    sc_signal< sc_lv<33> > lhs_V_2_cast_fu_285_p1;
    sc_signal< sc_lv<33> > ret_V_4_fu_289_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<33> > tmp_s_fu_307_p2;
    sc_signal< sc_lv<33> > ret_V_5_fu_312_p2;
    sc_signal< sc_lv<65> > grp_fu_301_p2;
    sc_signal< sc_lv<16> > win_val_0_1_2_load_reg_966;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<16> > win_val_1_1_2_load_reg_971;
    sc_signal< sc_lv<16> > win_val_2_1_2_load_reg_976;
    sc_signal< sc_lv<1> > tmp_24_fu_330_p2;
    sc_signal< sc_lv<1> > tmp_24_reg_981;
    sc_signal< sc_lv<1> > icmp_fu_345_p2;
    sc_signal< sc_lv<1> > icmp_reg_986;
    sc_signal< sc_lv<1> > tmp_26_fu_351_p2;
    sc_signal< sc_lv<1> > tmp_26_reg_991;
    sc_signal< sc_lv<1> > tmp_27_fu_357_p2;
    sc_signal< sc_lv<1> > tmp_27_reg_996;
    sc_signal< sc_lv<1> > tmp_28_fu_366_p2;
    sc_signal< sc_lv<1> > tmp_28_reg_1001;
    sc_signal< sc_lv<65> > indvar_flatten_next_fu_376_p2;
    sc_signal< sc_lv<65> > indvar_flatten_next_reg_1013;
    sc_signal< sc_lv<1> > tmp_25_mid1_fu_407_p2;
    sc_signal< sc_lv<1> > tmp_25_mid1_reg_1018;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_371_p2;
    sc_signal< sc_lv<1> > icmp2_fu_422_p2;
    sc_signal< sc_lv<1> > icmp2_reg_1023;
    sc_signal< sc_lv<1> > tmp_27_mid1_fu_428_p2;
    sc_signal< sc_lv<1> > tmp_27_mid1_reg_1028;
    sc_signal< sc_lv<1> > tmp_28_mid1_fu_434_p2;
    sc_signal< sc_lv<1> > tmp_28_mid1_reg_1033;
    sc_signal< sc_lv<32> > t_V_mid2_fu_439_p3;
    sc_signal< sc_lv<32> > t_V_mid2_reg_1038;
    sc_signal< sc_lv<32> > col_assign_mid2_fu_447_p3;
    sc_signal< sc_lv<32> > col_assign_mid2_reg_1043;
    sc_signal< bool > ap_block_state8;
    sc_signal< sc_lv<1> > tmp_26_mid2_fu_459_p3;
    sc_signal< sc_lv<1> > tmp_26_mid2_reg_1051;
    sc_signal< sc_lv<1> > tmp_27_mid2_fu_464_p3;
    sc_signal< sc_lv<1> > tmp_27_mid2_reg_1056;
    sc_signal< sc_lv<1> > tmp_28_mid2_fu_469_p3;
    sc_signal< sc_lv<1> > tmp_28_mid2_reg_1061;
    sc_signal< sc_lv<33> > tmp_30_cast_mid2_cas_fu_474_p1;
    sc_signal< sc_lv<33> > tmp_30_cast_mid2_cas_reg_1066;
    sc_signal< sc_lv<1> > tmp_29_fu_478_p2;
    sc_signal< sc_lv<1> > tmp_29_reg_1071;
    sc_signal< sc_lv<1> > or_cond_reg_1078;
    sc_signal< sc_lv<11> > linebuff_val_1_addr_reg_1082;
    sc_signal< sc_lv<16> > linebuff_val_0_q0;
    sc_signal< sc_lv<16> > tmp0_reg_1092;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > or_cond4_fu_577_p2;
    sc_signal< sc_lv<1> > or_cond4_reg_1097;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > tmp_36_fu_587_p2;
    sc_signal< sc_lv<1> > tmp_36_reg_1102;
    sc_signal< sc_lv<1> > slt4_fu_677_p2;
    sc_signal< sc_lv<1> > slt4_reg_1107;
    sc_signal< sc_lv<1> > slt5_fu_682_p2;
    sc_signal< sc_lv<1> > slt5_reg_1112;
    sc_signal< sc_lv<1> > slt6_fu_687_p2;
    sc_signal< sc_lv<1> > slt6_reg_1117;
    sc_signal< sc_lv<1> > slt7_fu_692_p2;
    sc_signal< sc_lv<1> > slt7_reg_1122;
    sc_signal< sc_lv<1> > slt8_fu_697_p2;
    sc_signal< sc_lv<1> > slt8_reg_1127;
    sc_signal< sc_lv<1> > tmp27_fu_720_p2;
    sc_signal< sc_lv<1> > tmp27_reg_1132;
    sc_signal< sc_lv<32> > j_V_fu_830_p2;
    sc_signal< bool > ap_block_state11;
    sc_signal< sc_lv<11> > linebuff_val_0_address0;
    sc_signal< sc_logic > linebuff_val_0_ce0;
    sc_signal< sc_logic > linebuff_val_0_we0;
    sc_signal< sc_lv<11> > linebuff_val_1_address0;
    sc_signal< sc_logic > linebuff_val_1_ce0;
    sc_signal< sc_logic > linebuff_val_1_we0;
    sc_signal< sc_lv<16> > linebuff_val_1_q0;
    sc_signal< sc_lv<65> > indvar_flatten_reg_232;
    sc_signal< sc_lv<32> > t_V_reg_243;
    sc_signal< sc_lv<32> > t_V_2_reg_254;
    sc_signal< sc_lv<64> > tmp_31_fu_494_p1;
    sc_signal< sc_lv<64> > tmp_32_fu_514_p1;
    sc_signal< sc_lv<16> > win_val_0_1_fu_120;
    sc_signal< sc_lv<16> > win_val_0_0_0_win_va_fu_541_p3;
    sc_signal< sc_lv<16> > win_val_0_1_2_fu_124;
    sc_signal< sc_lv<16> > win_val_1_1_fu_128;
    sc_signal< sc_lv<16> > win_val_1_0_0_win_va_fu_534_p3;
    sc_signal< sc_lv<16> > win_val_1_1_2_fu_132;
    sc_signal< sc_lv<16> > win_val_2_1_fu_136;
    sc_signal< sc_lv<16> > win_val_2_0_0_win_va_fu_527_p3;
    sc_signal< sc_lv<16> > win_val_2_1_2_fu_140;
    sc_signal< sc_lv<16> > tmp1_1_fu_144;
    sc_signal< sc_lv<16> > tmp0_1_fu_148;
    sc_signal< sc_lv<16> > element_gd_1_fu_152;
    sc_signal< sc_lv<33> > grp_fu_301_p0;
    sc_signal< sc_lv<33> > grp_fu_301_p1;
    sc_signal< sc_lv<31> > tmp_fu_335_p4;
    sc_signal< sc_lv<33> > tmp_cast_mid1_fu_326_p1;
    sc_signal< sc_lv<33> > tmp_30_cast_fu_362_p1;
    sc_signal< sc_lv<32> > i_V_fu_397_p2;
    sc_signal< sc_lv<31> > tmp_46_fu_412_p4;
    sc_signal< sc_lv<33> > tmp_cast_fu_403_p1;
    sc_signal< sc_lv<1> > tmp_25_mid2_fu_454_p3;
    sc_signal< sc_lv<31> > tmp_50_fu_548_p4;
    sc_signal< sc_lv<1> > icmp3_fu_557_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_563_p2;
    sc_signal< sc_lv<1> > tmp25_fu_572_p2;
    sc_signal< sc_lv<1> > tmp24_fu_567_p2;
    sc_signal< sc_lv<32> > tmp_35_fu_583_p1;
    sc_signal< sc_lv<1> > sel_tmp6_demorgan_fu_621_p2;
    sc_signal< sc_lv<1> > slt_fu_633_p2;
    sc_signal< sc_lv<32> > tmp_37_fu_592_p1;
    sc_signal< sc_lv<1> > slt1_fu_644_p2;
    sc_signal< sc_lv<32> > tmp_38_fu_596_p1;
    sc_signal< sc_lv<1> > slt2_fu_655_p2;
    sc_signal< sc_lv<32> > tmp_39_fu_600_p1;
    sc_signal< sc_lv<1> > slt3_fu_666_p2;
    sc_signal< sc_lv<32> > tmp_40_fu_603_p1;
    sc_signal< sc_lv<32> > tmp_41_fu_607_p1;
    sc_signal< sc_lv<32> > tmp_42_fu_610_p1;
    sc_signal< sc_lv<32> > tmp_43_fu_614_p1;
    sc_signal< sc_lv<32> > tmp_44_fu_618_p1;
    sc_signal< sc_lv<1> > rev_fu_638_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_627_p2;
    sc_signal< sc_lv<1> > rev2_fu_660_p2;
    sc_signal< sc_lv<1> > rev3_fu_671_p2;
    sc_signal< sc_lv<1> > tmp28_fu_708_p2;
    sc_signal< sc_lv<1> > rev1_fu_649_p2;
    sc_signal< sc_lv<1> > tmp29_fu_714_p2;
    sc_signal< sc_lv<1> > tmp26_fu_702_p2;
    sc_signal< sc_lv<1> > rev4_fu_741_p2;
    sc_signal< sc_lv<1> > rev5_fu_746_p2;
    sc_signal< sc_lv<1> > rev7_fu_756_p2;
    sc_signal< sc_lv<1> > rev8_fu_761_p2;
    sc_signal< sc_lv<1> > tmp32_fu_772_p2;
    sc_signal< sc_lv<1> > rev6_fu_751_p2;
    sc_signal< sc_lv<1> > tmp33_fu_778_p2;
    sc_signal< sc_lv<1> > tmp30_fu_766_p2;
    sc_signal< sc_lv<1> > tmp31_fu_784_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_790_p2;
    sc_signal< sc_lv<1> > tmp34_fu_795_p2;
    sc_signal< sc_lv<1> > tmp_55_demorgan_fu_800_p2;
    sc_signal< sc_lv<1> > tmp_45_fu_805_p2;
    sc_signal< sc_lv<1> > tmp_47_fu_820_p2;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    sc_signal< sc_lv<65> > grp_fu_301_p00;
    sc_signal< sc_lv<65> > grp_fu_301_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_state7;
    static const sc_lv<11> ap_ST_fsm_state8;
    static const sc_lv<11> ap_ST_fsm_state9;
    static const sc_lv<11> ap_ST_fsm_state10;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<65> ap_const_lv65_0;
    static const sc_lv<33> ap_const_lv33_1;
    static const sc_lv<33> ap_const_lv33_1FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<65> ap_const_lv65_1;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state1();
    void thread_ap_block_state11();
    void thread_ap_block_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_col_assign_mid2_fu_447_p3();
    void thread_dst_data_stream_V_blk_n();
    void thread_dst_data_stream_V_din();
    void thread_dst_data_stream_V_write();
    void thread_exitcond_flatten_fu_371_p2();
    void thread_grp_fu_301_p0();
    void thread_grp_fu_301_p00();
    void thread_grp_fu_301_p1();
    void thread_grp_fu_301_p10();
    void thread_i_V_fu_397_p2();
    void thread_icmp2_fu_422_p2();
    void thread_icmp3_fu_557_p2();
    void thread_icmp_fu_345_p2();
    void thread_indvar_flatten_next_fu_376_p2();
    void thread_j_V_fu_830_p2();
    void thread_lhs_V_2_cast_fu_285_p1();
    void thread_lhs_V_cast_fu_275_p1();
    void thread_linebuff_val_0_address0();
    void thread_linebuff_val_0_ce0();
    void thread_linebuff_val_0_we0();
    void thread_linebuff_val_1_address0();
    void thread_linebuff_val_1_ce0();
    void thread_linebuff_val_1_we0();
    void thread_or_cond4_fu_577_p2();
    void thread_or_cond5_fu_825_p2();
    void thread_or_cond_fu_483_p2();
    void thread_ret_V_4_fu_289_p2();
    void thread_ret_V_5_fu_312_p2();
    void thread_ret_V_fu_279_p2();
    void thread_rev1_fu_649_p2();
    void thread_rev2_fu_660_p2();
    void thread_rev3_fu_671_p2();
    void thread_rev4_fu_741_p2();
    void thread_rev5_fu_746_p2();
    void thread_rev6_fu_751_p2();
    void thread_rev7_fu_756_p2();
    void thread_rev8_fu_761_p2();
    void thread_rev_fu_638_p2();
    void thread_sel_tmp4_fu_790_p2();
    void thread_sel_tmp6_demorgan_fu_621_p2();
    void thread_sel_tmp6_fu_627_p2();
    void thread_slt1_fu_644_p2();
    void thread_slt2_fu_655_p2();
    void thread_slt3_fu_666_p2();
    void thread_slt4_fu_677_p2();
    void thread_slt5_fu_682_p2();
    void thread_slt6_fu_687_p2();
    void thread_slt7_fu_692_p2();
    void thread_slt8_fu_697_p2();
    void thread_slt_fu_633_p2();
    void thread_src_data_stream_V_blk_n();
    void thread_src_data_stream_V_read();
    void thread_t_V_mid2_fu_439_p3();
    void thread_tmp24_fu_567_p2();
    void thread_tmp25_fu_572_p2();
    void thread_tmp26_fu_702_p2();
    void thread_tmp27_fu_720_p2();
    void thread_tmp28_fu_708_p2();
    void thread_tmp29_fu_714_p2();
    void thread_tmp30_fu_766_p2();
    void thread_tmp31_fu_784_p2();
    void thread_tmp32_fu_772_p2();
    void thread_tmp33_fu_778_p2();
    void thread_tmp34_fu_795_p2();
    void thread_tmp_24_fu_330_p2();
    void thread_tmp_25_mid1_fu_407_p2();
    void thread_tmp_25_mid2_fu_454_p3();
    void thread_tmp_26_fu_351_p2();
    void thread_tmp_26_mid2_fu_459_p3();
    void thread_tmp_27_fu_357_p2();
    void thread_tmp_27_mid1_fu_428_p2();
    void thread_tmp_27_mid2_fu_464_p3();
    void thread_tmp_28_fu_366_p2();
    void thread_tmp_28_mid1_fu_434_p2();
    void thread_tmp_28_mid2_fu_469_p3();
    void thread_tmp_29_fu_478_p2();
    void thread_tmp_30_cast_fu_362_p1();
    void thread_tmp_30_cast_mid2_cas_fu_474_p1();
    void thread_tmp_31_fu_494_p1();
    void thread_tmp_32_fu_514_p1();
    void thread_tmp_34_fu_563_p2();
    void thread_tmp_35_fu_583_p1();
    void thread_tmp_36_fu_587_p2();
    void thread_tmp_37_fu_592_p1();
    void thread_tmp_38_fu_596_p1();
    void thread_tmp_39_fu_600_p1();
    void thread_tmp_40_fu_603_p1();
    void thread_tmp_41_fu_607_p1();
    void thread_tmp_42_fu_610_p1();
    void thread_tmp_43_fu_614_p1();
    void thread_tmp_44_fu_618_p1();
    void thread_tmp_45_fu_805_p2();
    void thread_tmp_46_fu_412_p4();
    void thread_tmp_47_fu_820_p2();
    void thread_tmp_50_fu_548_p4();
    void thread_tmp_55_demorgan_fu_800_p2();
    void thread_tmp_cast_fu_403_p1();
    void thread_tmp_cast_mid1_fu_326_p1();
    void thread_tmp_fu_335_p4();
    void thread_tmp_s_fu_307_p2();
    void thread_win_val_0_0_0_win_va_fu_541_p3();
    void thread_win_val_1_0_0_win_va_fu_534_p3();
    void thread_win_val_2_0_0_win_va_fu_527_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
