# Compile of InstMem.vhd was successful.
# Compile of ram.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of processor.vhd was successful.
# Compile of processor.vhd was successful.
# Compile of processor.vhd was successful.
# Compile of processor.vhd was successful.
# Compile of processor.vhd failed with 1 errors.
# Compile of processor.vhd was successful.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 23:53:23 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 16 (31 downto 16).
#    Time: 0 ps  Iteration: 0  Instance: /processor File: H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/processor.vhd Line: 285
# FATAL ERROR while loading design
# Error loading design
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
# End time: 23:53:24 on Jun 15,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 8
# Error while executing: mem load
# Usage: mem load {-infile <infile> | -filldata <data_word> [-infile <infile>]} [-endaddress <end>] [-fillradix <radix_type>] [-filltype {dec | inc | rand | value}] [-format [bin | hex | mti]] [<path>] [-skip <Nwords>] [-startaddress <st>] [-truncate]
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
add wave -position insertpoint  \
sim:/processor/RegisterFile/regester0 \
sim:/processor/RegisterFile/regester1 \
sim:/processor/RegisterFile/regester2
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
add wave -position insertpoint  \
sim:/processor/Instruction
# Unrecognized dataset prefix: sim
add wave -position insertpoint  \
sim:/processor/outP
# Unrecognized dataset prefix: sim
add wave -position insertpoint  \
sim:/processor/ccrOut
# Unrecognized dataset prefix: sim
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
# ** UI-Msg: (vish-168) The time value, 100, is smaller than the simulator resolution so no run occurred.
# ** UI-Msg: (vish-4004) The -repeat option requires a time period argument.
# 
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/processor/rst 1 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/processor/inP 00000000000000000000000000000101 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
force -freeze sim:/processor/rst 0 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 23:53:56 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 16 (31 downto 16).
#    Time: 0 ps  Iteration: 0  Instance: /processor File: H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/processor.vhd Line: 285
# FATAL ERROR while loading design
# Error loading design
# End time: 23:53:57 on Jun 15,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of processor.vhd was successful.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 23:55:06 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 16 (31 downto 16).
#    Time: 0 ps  Iteration: 0  Instance: /processor File: H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/processor.vhd Line: 285
# FATAL ERROR while loading design
# Error loading design
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
# End time: 23:55:06 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Error while executing: mem load
# Usage: mem load {-infile <infile> | -filldata <data_word> [-infile <infile>]} [-endaddress <end>] [-fillradix <radix_type>] [-filltype {dec | inc | rand | value}] [-format [bin | hex | mti]] [<path>] [-skip <Nwords>] [-startaddress <st>] [-truncate]
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
add wave -position insertpoint  \
sim:/processor/RegisterFile/regester0 \
sim:/processor/RegisterFile/regester1 \
sim:/processor/RegisterFile/regester2
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
add wave -position insertpoint  \
sim:/processor/Instruction
# Unrecognized dataset prefix: sim
add wave -position insertpoint  \
sim:/processor/outP
# Unrecognized dataset prefix: sim
add wave -position insertpoint  \
sim:/processor/ccrOut
# Unrecognized dataset prefix: sim
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
# ** UI-Msg: (vish-168) The time value, 100, is smaller than the simulator resolution so no run occurred.
# ** UI-Msg: (vish-4004) The -repeat option requires a time period argument.
# 
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/processor/rst 1 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/processor/inP 00000000000000000000000000000101 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
force -freeze sim:/processor/rst 0 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 23:55:19 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 16 (31 downto 16).
#    Time: 0 ps  Iteration: 0  Instance: /processor File: H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/processor.vhd Line: 285
# FATAL ERROR while loading design
# Error loading design
# End time: 23:55:20 on Jun 15,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# A time value could not be extracted from the current line
# Compile of processor.vhd was successful.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 23:57:35 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# ** Fatal: (vsim-3348) Port length (11) does not match actual length (32) for port "/processor/DecodeFetchedInstruction/d".
#    Time: 0 ps  Iteration: 0  Instance: /processor/DecodeFetchedInstruction File: H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/Reg.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
# End time: 23:57:36 on Jun 15,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Error while executing: mem load
# Usage: mem load {-infile <infile> | -filldata <data_word> [-infile <infile>]} [-endaddress <end>] [-fillradix <radix_type>] [-filltype {dec | inc | rand | value}] [-format [bin | hex | mti]] [<path>] [-skip <Nwords>] [-startaddress <st>] [-truncate]
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
add wave -position insertpoint  \
sim:/processor/RegisterFile/regester0 \
sim:/processor/RegisterFile/regester1 \
sim:/processor/RegisterFile/regester2
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
add wave -position insertpoint  \
sim:/processor/Instruction
# Unrecognized dataset prefix: sim
add wave -position insertpoint  \
sim:/processor/outP
# Unrecognized dataset prefix: sim
add wave -position insertpoint  \
sim:/processor/ccrOut
# Unrecognized dataset prefix: sim
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
# ** UI-Msg: (vish-168) The time value, 100, is smaller than the simulator resolution so no run occurred.
# ** UI-Msg: (vish-4004) The -repeat option requires a time period argument.
# 
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/processor/rst 1 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/processor/inP 00000000000000000000000000000101 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
force -freeze sim:/processor/rst 0 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
run
# No Design Loaded!
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 23:57:51 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# ** Fatal: (vsim-3348) Port length (11) does not match actual length (32) for port "/processor/DecodeFetchedInstruction/d".
#    Time: 0 ps  Iteration: 0  Instance: /processor/DecodeFetchedInstruction File: H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/Reg.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 23:57:52 on Jun 15,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of processor.vhd was successful.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 23:58:22 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 11 (0 to 10).
#    Time: 0 ps  Iteration: 0  Instance: /processor File: H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/processor.vhd Line: 284
# FATAL ERROR while loading design
# Error loading design
# End time: 23:58:23 on Jun 15,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of processor.vhd was successful.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 00:00:25 on Jun 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 16 (31 downto 16).
#    Time: 0 ps  Iteration: 0  Instance: /processor File: H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/processor.vhd Line: 284
# FATAL ERROR while loading design
# Error loading design
# End time: 00:00:26 on Jun 16,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of processor.vhd was successful.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 00:00:57 on Jun 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.regs_file(regs_struct)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# Loading work.selector(myselector)
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst
add wave -position insertpoint  \
sim:/processor/RegisterFile/regester0 \
sim:/processor/RegisterFile/regester1 \
sim:/processor/RegisterFile/regester2
add wave -position insertpoint  \
sim:/processor/Instruction
add wave -position insertpoint  \
sim:/processor/outP
add wave -position insertpoint  \
sim:/processor/ccrOut
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
force -freeze sim:/processor/inP 00000000000000000000000000000101 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
force -freeze sim:/processor/rst 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
quit -sim
# End time: 00:32:01 on Jun 16,2021, Elapsed time: 0:31:04
# Errors: 0, Warnings: 1
-- One Operand operations
# invalid command name "--"
-- Note that we add 5 to both registers here
# invalid command name "--"
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 00:32:27 on Jun 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.regs_file(regs_struct)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# Loading work.selector(myselector)
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst
add wave -position insertpoint  \
sim:/processor/RegisterFile/regester0 \
sim:/processor/RegisterFile/regester1 \
sim:/processor/RegisterFile/regester2
add wave -position insertpoint  \
sim:/processor/Instruction
add wave -position insertpoint  \
sim:/processor/outP
add wave -position insertpoint  \
sim:/processor/ccrOut
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
force -freeze sim:/processor/rst 0 0
force -freeze sim:/processor/inP 00000000000000000000000000000101 0
run
force -freeze sim:/processor/inP 00000000000000000000000000010000 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 00:32:59 on Jun 16,2021, Elapsed time: 0:00:32
# Errors: 0, Warnings: 6
# Compile of ram.vhd was successful.
-- One Operand operations
# invalid command name "--"
-- Note that we add 5 to both registers here
# invalid command name "--"
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 00:33:07 on Jun 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.regs_file(regs_struct)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# Loading work.selector(myselector)
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst
add wave -position insertpoint  \
sim:/processor/RegisterFile/regester0 \
sim:/processor/RegisterFile/regester1 \
sim:/processor/RegisterFile/regester2
add wave -position insertpoint  \
sim:/processor/Instruction
add wave -position insertpoint  \
sim:/processor/outP
add wave -position insertpoint  \
sim:/processor/ccrOut
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
force -freeze sim:/processor/rst 0 0
force -freeze sim:/processor/inP 00000000000000000000000000000101 0
run
force -freeze sim:/processor/inP 00000000000000000000000000010000 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 00:36:11 on Jun 16,2021, Elapsed time: 0:03:04
# Errors: 0, Warnings: 7
-- One Operand operations
# invalid command name "--"
-- Note that we add 5 to both registers here
# invalid command name "--"
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 00:36:13 on Jun 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.regs_file(regs_struct)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# Loading work.selector(myselector)
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst
add wave -position insertpoint  \
sim:/processor/RegisterFile/regester0 \
sim:/processor/RegisterFile/regester1 \
sim:/processor/RegisterFile/regester2
add wave -position insertpoint  \
sim:/processor/Instruction
add wave -position insertpoint  \
sim:/processor/outP
add wave -position insertpoint  \
sim:/processor/ccrOut
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
force -freeze sim:/processor/rst 0 0
run
run
run
run
run
force -freeze sim:/processor/inP 00000000000000000000000000000101 0
run
force -freeze sim:/processor/inP 00000000000000000000000000010000 0
run
run
run
run
run
run
run
run
run
run
run
run
-- One Operand operations
# invalid command name "--"
-- Note that we add 5 to both registers here
# invalid command name "--"
vsim -gui work.processor
# End time: 00:37:13 on Jun 16,2021, Elapsed time: 0:01:00
# Errors: 0, Warnings: 6
# vsim -gui work.processor 
# Start time: 00:37:14 on Jun 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.regs_file(regs_struct)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# Loading work.selector(myselector)
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst
add wave -position insertpoint  \
sim:/processor/RegisterFile/regester0 \
sim:/processor/RegisterFile/regester1 \
sim:/processor/RegisterFile/regester2
add wave -position insertpoint  \
sim:/processor/Instruction
add wave -position insertpoint  \
sim:/processor/outP
add wave -position insertpoint  \
sim:/processor/ccrOut
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
force -freeze sim:/processor/rst 0 0
run
run
run
run
force -freeze sim:/processor/inP 00000000000000000000000000000101 0
run
force -freeze sim:/processor/inP 00000000000000000000000000010000 0
run
run
run
run
run
run
run
run
run
run
run
run

-- One Operand operations
# invalid command name "--"
-- Note that we add 5 to both registers here
# invalid command name "--"
vsim -gui work.processor
# End time: 00:38:09 on Jun 16,2021, Elapsed time: 0:00:55
# Errors: 0, Warnings: 6
# vsim -gui work.processor 
# Start time: 00:38:09 on Jun 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.regs_file(regs_struct)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# Loading work.selector(myselector)
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst
add wave -position insertpoint  \
sim:/processor/RegisterFile/regester0 \
sim:/processor/RegisterFile/regester1 \
sim:/processor/RegisterFile/regester2
add wave -position insertpoint  \
sim:/processor/Instruction
add wave -position insertpoint  \
sim:/processor/outP
add wave -position insertpoint  \
sim:/processor/ccrOut
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
force -freeze sim:/processor/rst 0 0
run
run
run
run
run
run
force -freeze sim:/processor/inP 00000000000000000000000000000101 0
run
force -freeze sim:/processor/inP 00000000000000000000000000010000 0
run
run
run
run
run
run
run
run
run
run
run
run
-- One Operand operations
# invalid command name "--"
-- Note that we add 5 to both registers here
# invalid command name "--"
vsim -gui work.processor
# End time: 01:04:23 on Jun 16,2021, Elapsed time: 0:26:14
# Errors: 0, Warnings: 6
# vsim -gui work.processor 
# Start time: 01:04:23 on Jun 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.regs_file(regs_struct)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# Loading work.selector(myselector)
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst
add wave -position insertpoint  \
sim:/processor/RegisterFile/regester0 \
sim:/processor/RegisterFile/regester1 \
sim:/processor/RegisterFile/regester2
add wave -position insertpoint  \
sim:/processor/Instruction
add wave -position insertpoint  \
sim:/processor/outP
add wave -position insertpoint  \
sim:/processor/ccrOut
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
force -freeze sim:/processor/rst 0 0
run
run
run
run
run
force -freeze sim:/processor/inP 00000000000000000000000000000101 0
run
force -freeze sim:/processor/inP 00000000000000000000000000010000 0
run
# ** Fatal: (vsim-3734) Index value -1 is out of range 0 to 1048576.
#    Time: 750 ps  Iteration: 0  Process: /processor/memory/line__47 File: H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd
# Fatal error in Process line__47 at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd line 53
# 
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 53 Process line__47
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 53 Process line__47
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 53 Process line__47
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 53 Process line__47
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 53 Process line__47
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 53 Process line__47
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 53 Process line__47
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 53 Process line__47
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 53 Process line__47
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 53 Process line__47
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 53 Process line__47
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 53 Process line__47
# 
quit -sim
# End time: 01:06:58 on Jun 16,2021, Elapsed time: 0:02:35
# Errors: 1, Warnings: 6
# Compile of ram.vhd was successful.
# Compile of InstMem.vhd was successful.
-- One Operand operations
# invalid command name "--"
-- Note that we add 5 to both registers here
# invalid command name "--"
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 01:07:29 on Jun 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.regs_file(regs_struct)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# Loading work.selector(myselector)
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst
add wave -position insertpoint  \
sim:/processor/RegisterFile/regester0 \
sim:/processor/RegisterFile/regester1 \
sim:/processor/RegisterFile/regester2
add wave -position insertpoint  \
sim:/processor/Instruction
add wave -position insertpoint  \
sim:/processor/outP
add wave -position insertpoint  \
sim:/processor/ccrOut
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 0  Instance: /processor/memory
force -freeze sim:/processor/rst 0 0
run
run
run
run
run
force -freeze sim:/processor/inP 00000000000000000000000000000101 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 1  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 1  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 700 ps  Iteration: 0  Instance: /processor/memory
force -freeze sim:/processor/inP 00000000000000000000000000010000 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 800 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 800 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 800 ps  Iteration: 0  Instance: /processor/memory
# ** Fatal: (vsim-3734) Index value -1 is out of range 0 to 1048576.
#    Time: 800 ps  Iteration: 0  Process: /processor/memory/line__48 File: H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd
# Fatal error in Process line__48 at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd line 55
# 
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
-- One Operand operations
# invalid command name "--"
-- Note that we add 5 to both registers here
# invalid command name "--"
vsim -gui work.processor
# End time: 01:08:43 on Jun 16,2021, Elapsed time: 0:01:14
# Errors: 1, Warnings: 18
# vsim -gui work.processor 
# Start time: 01:08:43 on Jun 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.regs_file(regs_struct)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# Loading work.selector(myselector)
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst
add wave -position insertpoint  \
sim:/processor/RegisterFile/regester0 \
sim:/processor/RegisterFile/regester1 \
sim:/processor/RegisterFile/regester2
add wave -position insertpoint  \
sim:/processor/Instruction
add wave -position insertpoint  \
sim:/processor/outP
add wave -position insertpoint  \
sim:/processor/ccrOut
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 0  Instance: /processor/memory
force -freeze sim:/processor/rst 0 0
run
run
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 1  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ps  Iteration: 1  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 700 ps  Iteration: 0  Instance: /processor/memory
force -freeze sim:/processor/inP 00000000000000000000000000000101 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ps  Iteration: 1  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 800 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 800 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 800 ps  Iteration: 0  Instance: /processor/memory
# ** Fatal: (vsim-3734) Index value -1 is out of range 0 to 1048576.
#    Time: 800 ps  Iteration: 0  Process: /processor/memory/line__48 File: H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd
# Fatal error in Process line__48 at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd line 55
# 
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
force -freeze sim:/processor/inP 00000000000000000000000000010000 0
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/Eng/CCE/CMPN courses-20190910T162726Z-001/CMPN courses/Computer Arch/project/Integrated_Pipelined_Without Stack/VHDL - PROJECT/ram.vhd 55 Process line__48
# 
quit -sim
# End time: 01:11:19 on Jun 16,2021, Elapsed time: 0:02:36
# Errors: 1, Warnings: 16
# Compile of ram.vhd failed with 3 errors.
# Compile of ram.vhd was successful.
-- One Operand operations
# invalid command name "--"
-- Note that we add 5 to both registers here
# invalid command name "--"
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 01:12:20 on Jun 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.regs_file(regs_struct)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# Loading work.selector(myselector)
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst
add wave -position insertpoint  \
sim:/processor/RegisterFile/regester0 \
sim:/processor/RegisterFile/regester1 \
sim:/processor/RegisterFile/regester2
add wave -position insertpoint  \
sim:/processor/Instruction
add wave -position insertpoint  \
sim:/processor/outP
add wave -position insertpoint  \
sim:/processor/ccrOut
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 0  Instance: /processor/memory
force -freeze sim:/processor/rst 0 0
run
run
run
run
run
run
force -freeze sim:/processor/inP 00000000000000000000000000000101 0
run
force -freeze sim:/processor/inP 00000000000000000000000000010000 0
run
run
run
run
run
run
run
run
run
run
run
run
-- One Operand operations
# invalid command name "--"
-- Note that we add 5 to both registers here
# invalid command name "--"
vsim -gui work.processor
# End time: 01:20:03 on Jun 16,2021, Elapsed time: 0:07:43
# Errors: 0, Warnings: 9
# vsim -gui work.processor 
# Start time: 01:20:03 on Jun 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.regs_file(regs_struct)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# Loading work.selector(myselector)
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst
add wave -position insertpoint  \
sim:/processor/RegisterFile/regester0 \
sim:/processor/RegisterFile/regester1 \
sim:/processor/RegisterFile/regester2
add wave -position insertpoint  \
sim:/processor/Instruction
add wave -position insertpoint  \
sim:/processor/outP
add wave -position insertpoint  \
sim:/processor/ccrOut
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 0  Instance: /processor/memory
force -freeze sim:/processor/rst 0 0
run
run
run
run
run
run
force -freeze sim:/processor/inP 00000000000000000000000000000101 0
run
force -freeze sim:/processor/inP 00000000000000000000000000010000 0
run
run
run
run
run
run
run
run
run
run
run
run
-- One Operand operations
# invalid command name "--"
-- Note that we add 5 to both registers here
# invalid command name "--"
vsim -gui work.processor
# End time: 01:25:44 on Jun 16,2021, Elapsed time: 0:05:41
# Errors: 0, Warnings: 7
# vsim -gui work.processor 
# Start time: 01:25:45 on Jun 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# Loading work.adder2(myadder)
# Loading work.mux2_3bits(mymux2)
# Loading work.b1(myb1)
# Loading work.my_ndff(a_my_ndff)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.regs_file(regs_struct)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# Loading work.selector(myselector)
mem load -i C:/Users/Ahmed/Desktop/ToBeDelievered/TestFiles/TestOneOperand.mem /processor/InstructMem/ram
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst
add wave -position insertpoint  \
sim:/processor/RegisterFile/regester0 \
sim:/processor/RegisterFile/regester1 \
sim:/processor/RegisterFile/regester2
add wave -position insertpoint  \
sim:/processor/Instruction
add wave -position insertpoint  \
sim:/processor/outP
add wave -position insertpoint  \
sim:/processor/ccrOut
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 0  Instance: /processor/memory
force -freeze sim:/processor/rst 0 0
run
run
run
run
run
run
force -freeze sim:/processor/inP 00000000000000000000000000000101 0
run
force -freeze sim:/processor/inP 00000000000000000000000000010000 0
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 01:27:07 on Jun 16,2021, Elapsed time: 0:01:22
# Errors: 0, Warnings: 7
