/***************************************************************************************
* Copyright (c) 2014-2022 Zihao Yu, Nanjing University
*
* NEMU is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

#include "local-include/reg.h"
#include <cpu/cpu.h>
#include <cpu/ifetch.h>
#include <cpu/decode.h>
#include <trace/trace.h>


#define R(i) gpr(i)
#define SR(i) sr(i)//newly added
#define Mr vaddr_read
#define Mw vaddr_write

enum {
  TYPE_I, TYPE_U, TYPE_S, TYPE_J,
  TYPE_B, TYPE_R, TYPE_M, TYPE_N, // none
  TYPE_I_CSR
};


#define SX 0xffffffff00000000
#define USX 0x0000000000000000
inline int64_t SEXT_64(uint32_t input){
	return (input & (1 << 31)) ? (input | SX) : (input | USX);
}


#define src1R() do { *src1 = R(rs1); } while (0)
#define src2R() do { *src2 = R(rs2); } while (0)
#define immI() do { *imm = SEXT(BITS(i, 31, 20), 12); } while(0)
#define immU() do { *imm = SEXT(BITS(i, 31, 12), 20) << 12; } while(0)
#define immS() do { *imm = (SEXT(BITS(i, 31, 25), 7) << 5) | BITS(i, 11, 7); } while(0)
#define immB() do { *imm = SEXT(( (BITS(i, 31, 31) << 12) | (BITS(i, 7, 7) << 11) | (BITS\
				(i, 30, 25) << 5) | (BITS(i, 11, 8) << 1) ), 13); } while(0)
#define immJ() do { *imm = SEXT(( (BITS(i, 31, 31) << 20) | (BITS(i, 19, 12) << 12) | (BITS\
				(i, 20, 20) << 11) | (BITS(i, 30, 21) << 1) ), 21); } while(0)
#define immR() do { *imm = 0; } while(0)
//modify by Jason @ 2025.10.11, no sign extension
#define immCSR() do {*imm = BITS(i, 31, 20); } while(0)

static void decode_operand(Decode *s, int *rd, word_t *src1, word_t *src2, word_t *imm, int type) {
  uint32_t i = s->isa.inst.val;//instruction
  int rs1 = BITS(i, 19, 15);
  int rs2 = BITS(i, 24, 20);
  *rd     = BITS(i, 11, 7);
  switch (type) {
    case TYPE_I: src1R(); *src2 = rs2; immI(); break;//*src2 = rs2 is only for slli,srli and srai
	//modify by Jason @ 2025.10.11
	case TYPE_I_CSR: src1R(); *src2 = rs1; immCSR(); break;
	case TYPE_U:                   immU(); break;
    case TYPE_S: src1R(); src2R(); immS(); break;
	case TYPE_B: src1R(); src2R(); immB(); break;
	case TYPE_R: src1R(); src2R(); immR(); break;
	case TYPE_M: src1R(); src2R(); immR(); break;
	case TYPE_J:	               immJ(); break;
  }
  //printf("the inst is %#x, type is %d\n", i, type);
}


//负责解码的最底层函数
static int decode_exec(Decode *s) {
  int rd = 0;
  word_t src1 = 0, src2 = 0, imm = 0;//src1/2默认为无符号
  s->dnpc = s->snpc;

#define INSTPAT_INST(s) ((s)->isa.inst.val)
#define INSTPAT_MATCH(s, name, type, ... /* execute body */ ) { \
  decode_operand(s, &rd, &src1, &src2, &imm, concat(TYPE_, type)); \
  __VA_ARGS__ ; \
}

  INSTPAT_START();
  
  //U-load imm to reg
  //always write 4B to reg
  INSTPAT("??????? ????? ????? ??? ????? 00101 11", auipc  , U, R(rd) = s->pc + imm);
  INSTPAT("??????? ????? ????? ??? ????? 01101 11", lui	   , U, R(rd) = imm);

  //S-store, write to memorya
  //write byte(1B), half-word(2B), word(4B) to memory
  INSTPAT("??????? ????? ????? 000 ????? 01000 11", sb     , S, Mw(src1 + imm, 1, src2));
  INSTPAT("??????? ????? ????? 001 ????? 01000 11", sh     , S, Mw(src1 + imm, 2, src2));
  INSTPAT("??????? ????? ????? 010 ????? 01000 11", sw     , S, Mw(src1 + imm, 4, src2));
  
  //B-branch
  INSTPAT("??????? ????? ????? 000 ????? 11000 11", beq    , B, src1 == src2 ? s->dnpc = s->pc + imm: 0);
  INSTPAT("??????? ????? ????? 001 ????? 11000 11", bne    , B, src1 != src2 ? s->dnpc = s->pc + imm: 0);
  INSTPAT("??????? ????? ????? 100 ????? 11000 11", blt    , B, (int32_t)src1 < (int32_t)src2 ? s->dnpc = s->pc + imm: 0);
  INSTPAT("??????? ????? ????? 110 ????? 11000 11", bltu   , B, src1 < src2 ? s->dnpc = s->pc + imm: 0);
  INSTPAT("??????? ????? ????? 101 ????? 11000 11", bge    , B, (int32_t)src1 >= (int32_t)src2 ? s->dnpc = s->pc + imm: 0);
  INSTPAT("??????? ????? ????? 111 ????? 11000 11", bgeu   , B, src1 >= src2 ? s->dnpc = s->pc + imm: 0);


  //R-register
  INSTPAT("0000000 ????? ????? 000 ?????  01100 11", add    , R, R(rd) = src1 + src2);
  INSTPAT("0100000 ????? ????? 000 ?????  01100 11", sub    , R, R(rd) = src1 - src2);
  INSTPAT("0000000 ????? ????? 100 ?????  01100 11", xor    , R, R(rd) = src1 ^ src2);
  INSTPAT("0000000 ????? ????? 110 ?????  01100 11", or     , R, R(rd) = src1 | src2);
  INSTPAT("0000000 ????? ????? 111 ?????  01100 11", and    , R, R(rd) = src1 & src2);
  INSTPAT("0000000 ????? ????? 010 ?????  01100 11", slt    , R, R(rd) = (int32_t)src1 < (int32_t)src2);
  INSTPAT("0000000 ????? ????? 011 ?????  01100 11", sltu   , R, R(rd) = src1 < src2);
  INSTPAT("0000000 ????? ????? 001 ?????  01100 11", sll    , R, R(rd) = src1 << src2);
  INSTPAT("0000000 ????? ????? 101 ?????  01100 11", srl    , R, R(rd) = src1 >> src2);
  INSTPAT("0100000 ????? ????? 101 ?????  01100 11", sra    , R, R(rd) = (int32_t)src1 >> src2);
 
  //M-multiply
  INSTPAT("0000001 ????? ????? 000 ?????  01100 11", mul    , M, R(rd) = BITS(src1 * src2,31,0));
  INSTPAT("0000001 ????? ????? 001 ?????  01100 11", mulh   , M, int64_t tmp = SEXT_64(src1) * SEXT_64(src2); R(rd) = BITS(tmp,63,32));
  INSTPAT("0000001 ????? ????? 010 ?????  01100 11", mulhsu , M, int64_t tmp = SEXT_64(src1) * (uint64_t)src2; R(rd) = BITS(tmp,63,32));
  INSTPAT("0000001 ????? ????? 011 ?????  01100 11", mulhu  , M, int64_t tmp = (uint64_t)src1 * (uint64_t)src2; R(rd) = BITS(tmp,63,32));
  INSTPAT("0000001 ????? ????? 100 ?????  01100 11", div    , M, R(rd) = (int32_t)src1 / (int32_t)src2);
  INSTPAT("0000001 ????? ????? 101 ?????  01100 11", divu   , M, R(rd) = src1 / src2);
  INSTPAT("0000001 ????? ????? 110 ?????  01100 11", rem    , M, R(rd) = (int32_t)src1 % (int32_t)src2);
  INSTPAT("0000001 ????? ????? 111 ?????  01100 11", remu   , M, R(rd) = src1 % src2);


  //I-load non-imm to reg
  //always write 4B to reg
  //load byte/ half-word/ word
  INSTPAT("??????? ????? ????? 000 ????? 00000 11", lb     , I, R(rd) = SEXT(BITS(Mr(src1 + imm, 1), 7, 0), 8));
  INSTPAT("??????? ????? ????? 001 ????? 00000 11", lh     , I, R(rd) = SEXT(BITS(Mr(src1 + imm, 2), 15,0),16));
  INSTPAT("??????? ????? ????? 010 ????? 00000 11", lw     , I, R(rd) = SEXT(BITS(Mr(src1 + imm, 4), 31,0),32));

  //load unsigned byte/ half-word
  //note that Mr is sign-extended(1)
  INSTPAT("??????? ????? ????? 100 ????? 00000 11", lbu    , I, R(rd) = Mr(src1 + imm, 1));
  INSTPAT("??????? ????? ????? 101 ????? 00000 11", lhu    , I, R(rd) = Mr(src1 + imm, 2));
  
  INSTPAT("??????? ????? ????? 000 ????? 00100 11", addi   , I, R(rd) = src1 + imm);
  INSTPAT("??????? ????? ????? 111 ????? 00100 11", andi   , I, R(rd) = src1 & imm);
  INSTPAT("??????? ????? ????? 110 ????? 00100 11", ori    , I, R(rd) = src1 | imm);
  INSTPAT("??????? ????? ????? 100 ????? 00100 11", xori   , I, R(rd) = src1 ^ imm);
  INSTPAT("??????? ????? ????? 010 ????? 00100 11", slti   , I, R(rd) = (int32_t)src1 < (int32_t)imm);
  INSTPAT("??????? ????? ????? 011 ????? 00100 11", sltiu  , I, R(rd) = src1 < imm);

  INSTPAT("0000000 ????? ????? 001 ????? 00100 11", slli   , I, R(rd) = src1 << src2);
  INSTPAT("0000000 ????? ????? 101 ????? 00100 11", srli   , I, R(rd) = src1 >> src2);
  INSTPAT("0100000 ????? ????? 101 ????? 00100 11", srai   , I, R(rd) = (int32_t)src1 >> src2);

  //CSR
  //modify by Jason @ 2025.10.11
  INSTPAT("??????? ????? ????? 001 ????? 11100 11", csrrw  , I_CSR, R(rd) = SR(imm); SR(imm) = src1);
  INSTPAT("??????? ????? ????? 010 ????? 11100 11", csrrwi , I_CSR, R(rd) = SR(imm); SR(imm) = src2);
  INSTPAT("??????? ????? ????? 011 ????? 11100 11", csrrs  , I_CSR, R(rd) = SR(imm); SR(imm) = src1 | SR(imm));
  INSTPAT("??????? ????? ????? 101 ????? 11100 11", csrrsi , I_CSR, R(rd) = SR(imm); SR(imm) = src2 | SR(imm));
  INSTPAT("??????? ????? ????? 110 ????? 11100 11", csrrc  , I_CSR, R(rd) = SR(imm); SR(imm) = src1 & SR(imm));
  INSTPAT("??????? ????? ????? 111 ????? 11100 11", csrrci , I_CSR, R(rd) = SR(imm); SR(imm) = src2 & SR(imm));


  //jalr
  INSTPAT("??????? ????? ????? 000 ????? 11001 11", jalr   , I, R(rd) = s->pc + 4; s->dnpc = (src1 + imm)&(~1));  
  
  INSTPAT("??????? ????? ????? ??? ????? 11011 11", jal	   , J, R(rd) = s->pc + 4; s->dnpc = s->pc + imm);

  //ebreak
  INSTPAT("0000000 00001 00000 000 00000 11100 11", ebreak , N, NEMUTRAP(s->pc, R(10))); // R(10) is $a0
  
  //ecall
  //INSTPAT("0000000 00000 00000 000 00000 11100 11", ecall  , N, SR(MEPC) = isa_raise_intr(0xb,s->pc);s->dnpc = SR(MTVEC)); 
  INSTPAT("0000000 00000 00000 000 00000 11100 11", ecall  , N, s->dnpc = isa_raise_intr(0xb, s->pc);
#ifdef CONFIG_ETRACE
	etrace_record(s->pc)
#endif
				  ); 
  // mtvec定义于local-include/reg.h

  //mret
  INSTPAT("0011000 00010 00000 000 00000 11100 11", mret   , N, s->dnpc = SR(MEPC));

  INSTPAT("??????? ????? ????? ??? ????? ????? ??", inv    , N, INV(s->pc));
  INSTPAT_END();

  R(0) = 0; // reset $zero to 0

  return 0;
}

int isa_exec_once(Decode *s) {
  s->isa.inst.val = inst_fetch(&s->snpc, 4);//这里s->snpc会+4
  return decode_exec(s);
}
