
stm32f4xx_drives.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d68  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000f10  08000f10  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000f10  08000f10  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08000f10  08000f10  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000f10  08000f10  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000f10  08000f10  00010f10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000f14  08000f14  00010f14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08000f18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
 10 .bss          00000130  20000014  20000014  00020014  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000144  20000144  00020014  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000141e  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000004fe  00000000  00000000  0002145c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000168  00000000  00000000  00021960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000130  00000000  00000000  00021ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002a0f  00000000  00000000  00021bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000198e  00000000  00000000  00024607  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000a307  00000000  00000000  00025f95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0003029c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000500  00000000  00000000  000302ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000014 	.word	0x20000014
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000ef8 	.word	0x08000ef8

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000018 	.word	0x20000018
 80001e4:	08000ef8 	.word	0x08000ef8

080001e8 <delay>:
#define SLAVE_ADDR 0x68

uint8_t rcv_buff[255];

void delay(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 500000/2 ; i ++);
 80001ee:	2300      	movs	r3, #0
 80001f0:	607b      	str	r3, [r7, #4]
 80001f2:	e002      	b.n	80001fa <delay+0x12>
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	3301      	adds	r3, #1
 80001f8:	607b      	str	r3, [r7, #4]
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	4a04      	ldr	r2, [pc, #16]	; (8000210 <delay+0x28>)
 80001fe:	4293      	cmp	r3, r2
 8000200:	d9f8      	bls.n	80001f4 <delay+0xc>
}
 8000202:	bf00      	nop
 8000204:	bf00      	nop
 8000206:	370c      	adds	r7, #12
 8000208:	46bd      	mov	sp, r7
 800020a:	bc80      	pop	{r7}
 800020c:	4770      	bx	lr
 800020e:	bf00      	nop
 8000210:	0003d08f 	.word	0x0003d08f

08000214 <I2C1_GPIOInits>:
 * PB9 --> SDA
 *
 */

void I2C1_GPIOInits(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
	GPIO_Handle_t I2CPins;

	I2CPins.pGPIOx = GPIOB;
 800021a:	4b0e      	ldr	r3, [pc, #56]	; (8000254 <I2C1_GPIOInits+0x40>)
 800021c:	607b      	str	r3, [r7, #4]
	I2CPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800021e:	2302      	movs	r3, #2
 8000220:	727b      	strb	r3, [r7, #9]
	I2CPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 8000222:	2301      	movs	r3, #1
 8000224:	733b      	strb	r3, [r7, #12]
	I2CPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000226:	2301      	movs	r3, #1
 8000228:	72fb      	strb	r3, [r7, #11]
	I2CPins.GPIO_PinConfig.GPIO_PinAltFunMode = 4;
 800022a:	2304      	movs	r3, #4
 800022c:	737b      	strb	r3, [r7, #13]
	I2CPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800022e:	2302      	movs	r3, #2
 8000230:	72bb      	strb	r3, [r7, #10]

	//scl
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
 8000232:	2306      	movs	r3, #6
 8000234:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 8000236:	1d3b      	adds	r3, r7, #4
 8000238:	4618      	mov	r0, r3
 800023a:	f000 f9a5 	bl	8000588 <GPIO_Init>

	//sda
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 800023e:	2307      	movs	r3, #7
 8000240:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	4618      	mov	r0, r3
 8000246:	f000 f99f 	bl	8000588 <GPIO_Init>

}
 800024a:	bf00      	nop
 800024c:	3710      	adds	r7, #16
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	40020400 	.word	0x40020400

08000258 <I2C1_Inits>:

void I2C1_Inits(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
	I2C1Handle.pI2Cx = I2C1;
 800025c:	4b09      	ldr	r3, [pc, #36]	; (8000284 <I2C1_Inits+0x2c>)
 800025e:	4a0a      	ldr	r2, [pc, #40]	; (8000288 <I2C1_Inits+0x30>)
 8000260:	601a      	str	r2, [r3, #0]
	I2C1Handle.I2C_Config.I2C_ACKControl = I2C_ACK_ENABLE;
 8000262:	4b08      	ldr	r3, [pc, #32]	; (8000284 <I2C1_Inits+0x2c>)
 8000264:	2201      	movs	r2, #1
 8000266:	60da      	str	r2, [r3, #12]
	I2C1Handle.I2C_Config.I2C_DeviceAddress = MY_ADDR;
 8000268:	4b06      	ldr	r3, [pc, #24]	; (8000284 <I2C1_Inits+0x2c>)
 800026a:	2261      	movs	r2, #97	; 0x61
 800026c:	609a      	str	r2, [r3, #8]
	I2C1Handle.I2C_Config.I2C_FMDutyCycle = I2C_FM_DUTY_2;
 800026e:	4b05      	ldr	r3, [pc, #20]	; (8000284 <I2C1_Inits+0x2c>)
 8000270:	2200      	movs	r2, #0
 8000272:	611a      	str	r2, [r3, #16]
	I2C1Handle.I2C_Config.I2C_SCLSpeed = I2C_SCL_SPEED_SM;
 8000274:	4b03      	ldr	r3, [pc, #12]	; (8000284 <I2C1_Inits+0x2c>)
 8000276:	4a05      	ldr	r2, [pc, #20]	; (800028c <I2C1_Inits+0x34>)
 8000278:	605a      	str	r2, [r3, #4]

	I2C_Init(&I2C1Handle);
 800027a:	4802      	ldr	r0, [pc, #8]	; (8000284 <I2C1_Inits+0x2c>)
 800027c:	f000 fc44 	bl	8000b08 <I2C_Init>

}
 8000280:	bf00      	nop
 8000282:	bd80      	pop	{r7, pc}
 8000284:	20000130 	.word	0x20000130
 8000288:	40005400 	.word	0x40005400
 800028c:	000186a0 	.word	0x000186a0

08000290 <GPIO_ButtonInit>:

void GPIO_ButtonInit(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b086      	sub	sp, #24
 8000294:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOBtn,GpioLed;

	//this is btn gpio configuration
	GPIOBtn.pGPIOx = GPIOB;
 8000296:	4b13      	ldr	r3, [pc, #76]	; (80002e4 <GPIO_ButtonInit+0x54>)
 8000298:	60fb      	str	r3, [r7, #12]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 800029a:	2300      	movs	r3, #0
 800029c:	743b      	strb	r3, [r7, #16]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 800029e:	2300      	movs	r3, #0
 80002a0:	747b      	strb	r3, [r7, #17]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002a2:	2302      	movs	r3, #2
 80002a4:	74bb      	strb	r3, [r7, #18]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002a6:	2300      	movs	r3, #0
 80002a8:	74fb      	strb	r3, [r7, #19]

	GPIO_Init(&GPIOBtn);
 80002aa:	f107 030c 	add.w	r3, r7, #12
 80002ae:	4618      	mov	r0, r3
 80002b0:	f000 f96a 	bl	8000588 <GPIO_Init>

	//this is led gpio configuration
	GpioLed.pGPIOx = GPIOD;
 80002b4:	4b0c      	ldr	r3, [pc, #48]	; (80002e8 <GPIO_ButtonInit+0x58>)
 80002b6:	603b      	str	r3, [r7, #0]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 80002b8:	230c      	movs	r3, #12
 80002ba:	713b      	strb	r3, [r7, #4]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 80002bc:	2301      	movs	r3, #1
 80002be:	717b      	strb	r3, [r7, #5]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002c0:	2302      	movs	r3, #2
 80002c2:	71bb      	strb	r3, [r7, #6]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 80002c4:	2301      	movs	r3, #1
 80002c6:	723b      	strb	r3, [r7, #8]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002c8:	2300      	movs	r3, #0
 80002ca:	71fb      	strb	r3, [r7, #7]

	GPIO_PeriClockControl(GPIOD,ENABLE);
 80002cc:	2101      	movs	r1, #1
 80002ce:	4806      	ldr	r0, [pc, #24]	; (80002e8 <GPIO_ButtonInit+0x58>)
 80002d0:	f000 f872 	bl	80003b8 <GPIO_PeriClockControl>

	GPIO_Init(&GpioLed);
 80002d4:	463b      	mov	r3, r7
 80002d6:	4618      	mov	r0, r3
 80002d8:	f000 f956 	bl	8000588 <GPIO_Init>

}
 80002dc:	bf00      	nop
 80002de:	3718      	adds	r7, #24
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	40020400 	.word	0x40020400
 80002e8:	40020c00 	.word	0x40020c00

080002ec <main>:

int main(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b082      	sub	sp, #8
 80002f0:	af00      	add	r7, sp, #0
	uint8_t commandcode;

	uint8_t len;

	GPIO_ButtonInit();
 80002f2:	f7ff ffcd 	bl	8000290 <GPIO_ButtonInit>
	//i2c pin inits
	I2C1_GPIOInits();
 80002f6:	f7ff ff8d 	bl	8000214 <I2C1_GPIOInits>

	//i2c peripheral configuration
	I2C1_Inits();
 80002fa:	f7ff ffad 	bl	8000258 <I2C1_Inits>

	//enable the i2c peripheral
	I2C_PeripheralControl(I2C1, ENABLE);
 80002fe:	2101      	movs	r1, #1
 8000300:	4814      	ldr	r0, [pc, #80]	; (8000354 <main+0x68>)
 8000302:	f000 fb4f 	bl	80009a4 <I2C_PeripheralControl>

	while(1)
	{
		//wait till button is pressed
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 8000306:	bf00      	nop
 8000308:	2100      	movs	r1, #0
 800030a:	4813      	ldr	r0, [pc, #76]	; (8000358 <main+0x6c>)
 800030c:	f000 fade 	bl	80008cc <GPIO_ReadFromInputPin>
 8000310:	4603      	mov	r3, r0
 8000312:	2b00      	cmp	r3, #0
 8000314:	d0f8      	beq.n	8000308 <main+0x1c>

		//to avoid button de-bouncing related issues 200ms of delay
		delay();
 8000316:	f7ff ff67 	bl	80001e8 <delay>

		commandcode = 0x51;
 800031a:	2351      	movs	r3, #81	; 0x51
 800031c:	71fb      	strb	r3, [r7, #7]

		//understand using i2c transaction documetn
		I2C_MasterSendData(&I2C1Handle, &commandcode, 1, SLAVE_ADDR);
 800031e:	1df9      	adds	r1, r7, #7
 8000320:	2368      	movs	r3, #104	; 0x68
 8000322:	2201      	movs	r2, #1
 8000324:	480d      	ldr	r0, [pc, #52]	; (800035c <main+0x70>)
 8000326:	f000 fcb4 	bl	8000c92 <I2C_MasterSendData>

		I2C_MasterReceiveData(&I2C1Handle, &len, 1, SLAVE_ADDR);
 800032a:	1db9      	adds	r1, r7, #6
 800032c:	2368      	movs	r3, #104	; 0x68
 800032e:	2201      	movs	r2, #1
 8000330:	480a      	ldr	r0, [pc, #40]	; (800035c <main+0x70>)
 8000332:	f000 fd14 	bl	8000d5e <I2C_MasterReceiveData>

		commandcode = 0x52;
 8000336:	2352      	movs	r3, #82	; 0x52
 8000338:	71fb      	strb	r3, [r7, #7]
		I2C_MasterSendData(&I2C1Handle, &commandcode, 1, SLAVE_ADDR);
 800033a:	1df9      	adds	r1, r7, #7
 800033c:	2368      	movs	r3, #104	; 0x68
 800033e:	2201      	movs	r2, #1
 8000340:	4806      	ldr	r0, [pc, #24]	; (800035c <main+0x70>)
 8000342:	f000 fca6 	bl	8000c92 <I2C_MasterSendData>

		I2C_MasterReceiveData(&I2C1Handle, rcv_buff, len, SLAVE_ADDR);
 8000346:	79ba      	ldrb	r2, [r7, #6]
 8000348:	2368      	movs	r3, #104	; 0x68
 800034a:	4905      	ldr	r1, [pc, #20]	; (8000360 <main+0x74>)
 800034c:	4803      	ldr	r0, [pc, #12]	; (800035c <main+0x70>)
 800034e:	f000 fd06 	bl	8000d5e <I2C_MasterReceiveData>
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 8000352:	e7d8      	b.n	8000306 <main+0x1a>
 8000354:	40005400 	.word	0x40005400
 8000358:	40020000 	.word	0x40020000
 800035c:	20000130 	.word	0x20000130
 8000360:	20000030 	.word	0x20000030

08000364 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000364:	480d      	ldr	r0, [pc, #52]	; (800039c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000366:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000368:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800036c:	480c      	ldr	r0, [pc, #48]	; (80003a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800036e:	490d      	ldr	r1, [pc, #52]	; (80003a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000370:	4a0d      	ldr	r2, [pc, #52]	; (80003a8 <LoopForever+0xe>)
  movs r3, #0
 8000372:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000374:	e002      	b.n	800037c <LoopCopyDataInit>

08000376 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000376:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000378:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800037a:	3304      	adds	r3, #4

0800037c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800037c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800037e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000380:	d3f9      	bcc.n	8000376 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000382:	4a0a      	ldr	r2, [pc, #40]	; (80003ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000384:	4c0a      	ldr	r4, [pc, #40]	; (80003b0 <LoopForever+0x16>)
  movs r3, #0
 8000386:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000388:	e001      	b.n	800038e <LoopFillZerobss>

0800038a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800038a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800038c:	3204      	adds	r2, #4

0800038e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800038e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000390:	d3fb      	bcc.n	800038a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000392:	f000 fd8d 	bl	8000eb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000396:	f7ff ffa9 	bl	80002ec <main>

0800039a <LoopForever>:

LoopForever:
    b LoopForever
 800039a:	e7fe      	b.n	800039a <LoopForever>
  ldr   r0, =_estack
 800039c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003a4:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80003a8:	08000f18 	.word	0x08000f18
  ldr r2, =_sbss
 80003ac:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80003b0:	20000144 	.word	0x20000144

080003b4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003b4:	e7fe      	b.n	80003b4 <ADC_IRQHandler>
	...

080003b8 <GPIO_PeriClockControl>:
 * @Note			-  None
 *
 *
 *************************************** */

void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi) {
 80003b8:	b480      	push	{r7}
 80003ba:	b083      	sub	sp, #12
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
 80003c0:	460b      	mov	r3, r1
 80003c2:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE) {
 80003c4:	78fb      	ldrb	r3, [r7, #3]
 80003c6:	2b01      	cmp	r3, #1
 80003c8:	d162      	bne.n	8000490 <GPIO_PeriClockControl+0xd8>
		if (pGPIOx == GPIOA) {
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	4a64      	ldr	r2, [pc, #400]	; (8000560 <GPIO_PeriClockControl+0x1a8>)
 80003ce:	4293      	cmp	r3, r2
 80003d0:	d106      	bne.n	80003e0 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 80003d2:	4b64      	ldr	r3, [pc, #400]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 80003d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003d6:	4a63      	ldr	r2, [pc, #396]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 80003d8:	f043 0301 	orr.w	r3, r3, #1
 80003dc:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOH_PCLK_DI();
		} else if (pGPIOx == GPIOI) {
			GPIOI_PCLK_DI();
		}
	}
}
 80003de:	e0b9      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	4a61      	ldr	r2, [pc, #388]	; (8000568 <GPIO_PeriClockControl+0x1b0>)
 80003e4:	4293      	cmp	r3, r2
 80003e6:	d106      	bne.n	80003f6 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80003e8:	4b5e      	ldr	r3, [pc, #376]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 80003ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ec:	4a5d      	ldr	r2, [pc, #372]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 80003ee:	f043 0302 	orr.w	r3, r3, #2
 80003f2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003f4:	e0ae      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	4a5c      	ldr	r2, [pc, #368]	; (800056c <GPIO_PeriClockControl+0x1b4>)
 80003fa:	4293      	cmp	r3, r2
 80003fc:	d106      	bne.n	800040c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80003fe:	4b59      	ldr	r3, [pc, #356]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 8000400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000402:	4a58      	ldr	r2, [pc, #352]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 8000404:	f043 0304 	orr.w	r3, r3, #4
 8000408:	6313      	str	r3, [r2, #48]	; 0x30
}
 800040a:	e0a3      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	4a58      	ldr	r2, [pc, #352]	; (8000570 <GPIO_PeriClockControl+0x1b8>)
 8000410:	4293      	cmp	r3, r2
 8000412:	d106      	bne.n	8000422 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000414:	4b53      	ldr	r3, [pc, #332]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 8000416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000418:	4a52      	ldr	r2, [pc, #328]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 800041a:	f043 0308 	orr.w	r3, r3, #8
 800041e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000420:	e098      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	4a53      	ldr	r2, [pc, #332]	; (8000574 <GPIO_PeriClockControl+0x1bc>)
 8000426:	4293      	cmp	r3, r2
 8000428:	d106      	bne.n	8000438 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800042a:	4b4e      	ldr	r3, [pc, #312]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 800042c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800042e:	4a4d      	ldr	r2, [pc, #308]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 8000430:	f043 0310 	orr.w	r3, r3, #16
 8000434:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000436:	e08d      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	4a4f      	ldr	r2, [pc, #316]	; (8000578 <GPIO_PeriClockControl+0x1c0>)
 800043c:	4293      	cmp	r3, r2
 800043e:	d106      	bne.n	800044e <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000440:	4b48      	ldr	r3, [pc, #288]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 8000442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000444:	4a47      	ldr	r2, [pc, #284]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 8000446:	f043 0320 	orr.w	r3, r3, #32
 800044a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800044c:	e082      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	4a4a      	ldr	r2, [pc, #296]	; (800057c <GPIO_PeriClockControl+0x1c4>)
 8000452:	4293      	cmp	r3, r2
 8000454:	d106      	bne.n	8000464 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000456:	4b43      	ldr	r3, [pc, #268]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 8000458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800045a:	4a42      	ldr	r2, [pc, #264]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 800045c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000460:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000462:	e077      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	4a46      	ldr	r2, [pc, #280]	; (8000580 <GPIO_PeriClockControl+0x1c8>)
 8000468:	4293      	cmp	r3, r2
 800046a:	d106      	bne.n	800047a <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 800046c:	4b3d      	ldr	r3, [pc, #244]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 800046e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000470:	4a3c      	ldr	r2, [pc, #240]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 8000472:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000476:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000478:	e06c      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	4a41      	ldr	r2, [pc, #260]	; (8000584 <GPIO_PeriClockControl+0x1cc>)
 800047e:	4293      	cmp	r3, r2
 8000480:	d168      	bne.n	8000554 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 8000482:	4b38      	ldr	r3, [pc, #224]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 8000484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000486:	4a37      	ldr	r2, [pc, #220]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 8000488:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800048c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800048e:	e061      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		if (pGPIOx == GPIOA) {
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	4a33      	ldr	r2, [pc, #204]	; (8000560 <GPIO_PeriClockControl+0x1a8>)
 8000494:	4293      	cmp	r3, r2
 8000496:	d106      	bne.n	80004a6 <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 8000498:	4b32      	ldr	r3, [pc, #200]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 800049a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800049c:	4a31      	ldr	r2, [pc, #196]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 800049e:	f023 0301 	bic.w	r3, r3, #1
 80004a2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004a4:	e056      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	4a2f      	ldr	r2, [pc, #188]	; (8000568 <GPIO_PeriClockControl+0x1b0>)
 80004aa:	4293      	cmp	r3, r2
 80004ac:	d106      	bne.n	80004bc <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 80004ae:	4b2d      	ldr	r3, [pc, #180]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 80004b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b2:	4a2c      	ldr	r2, [pc, #176]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 80004b4:	f023 0302 	bic.w	r3, r3, #2
 80004b8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004ba:	e04b      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	4a2b      	ldr	r2, [pc, #172]	; (800056c <GPIO_PeriClockControl+0x1b4>)
 80004c0:	4293      	cmp	r3, r2
 80004c2:	d106      	bne.n	80004d2 <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 80004c4:	4b27      	ldr	r3, [pc, #156]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 80004c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004c8:	4a26      	ldr	r2, [pc, #152]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 80004ca:	f023 0304 	bic.w	r3, r3, #4
 80004ce:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004d0:	e040      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	4a26      	ldr	r2, [pc, #152]	; (8000570 <GPIO_PeriClockControl+0x1b8>)
 80004d6:	4293      	cmp	r3, r2
 80004d8:	d106      	bne.n	80004e8 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 80004da:	4b22      	ldr	r3, [pc, #136]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 80004dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004de:	4a21      	ldr	r2, [pc, #132]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 80004e0:	f023 0308 	bic.w	r3, r3, #8
 80004e4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004e6:	e035      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	4a22      	ldr	r2, [pc, #136]	; (8000574 <GPIO_PeriClockControl+0x1bc>)
 80004ec:	4293      	cmp	r3, r2
 80004ee:	d106      	bne.n	80004fe <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 80004f0:	4b1c      	ldr	r3, [pc, #112]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 80004f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f4:	4a1b      	ldr	r2, [pc, #108]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 80004f6:	f023 0310 	bic.w	r3, r3, #16
 80004fa:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004fc:	e02a      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	4a1d      	ldr	r2, [pc, #116]	; (8000578 <GPIO_PeriClockControl+0x1c0>)
 8000502:	4293      	cmp	r3, r2
 8000504:	d106      	bne.n	8000514 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 8000506:	4b17      	ldr	r3, [pc, #92]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 8000508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050a:	4a16      	ldr	r2, [pc, #88]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 800050c:	f023 0320 	bic.w	r3, r3, #32
 8000510:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000512:	e01f      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	4a19      	ldr	r2, [pc, #100]	; (800057c <GPIO_PeriClockControl+0x1c4>)
 8000518:	4293      	cmp	r3, r2
 800051a:	d106      	bne.n	800052a <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 800051c:	4b11      	ldr	r3, [pc, #68]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 800051e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000520:	4a10      	ldr	r2, [pc, #64]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 8000522:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000526:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000528:	e014      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	4a14      	ldr	r2, [pc, #80]	; (8000580 <GPIO_PeriClockControl+0x1c8>)
 800052e:	4293      	cmp	r3, r2
 8000530:	d106      	bne.n	8000540 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 8000532:	4b0c      	ldr	r3, [pc, #48]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 8000534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000536:	4a0b      	ldr	r2, [pc, #44]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 8000538:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800053c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800053e:	e009      	b.n	8000554 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	4a10      	ldr	r2, [pc, #64]	; (8000584 <GPIO_PeriClockControl+0x1cc>)
 8000544:	4293      	cmp	r3, r2
 8000546:	d105      	bne.n	8000554 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 8000548:	4b06      	ldr	r3, [pc, #24]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 800054a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054c:	4a05      	ldr	r2, [pc, #20]	; (8000564 <GPIO_PeriClockControl+0x1ac>)
 800054e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000552:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	bc80      	pop	{r7}
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop
 8000560:	40020000 	.word	0x40020000
 8000564:	40023800 	.word	0x40023800
 8000568:	40020400 	.word	0x40020400
 800056c:	40020800 	.word	0x40020800
 8000570:	40020c00 	.word	0x40020c00
 8000574:	40021000 	.word	0x40021000
 8000578:	40021400 	.word	0x40021400
 800057c:	40021800 	.word	0x40021800
 8000580:	40021c00 	.word	0x40021c00
 8000584:	40022000 	.word	0x40022000

08000588 <GPIO_Init>:

/*
 * 	Init and Deint of the peripheral
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle) {
 8000588:	b580      	push	{r7, lr}
 800058a:	b086      	sub	sp, #24
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]

	uint32_t temp = 0;
 8000590:	2300      	movs	r3, #0
 8000592:	617b      	str	r3, [r7, #20]
	// enable the peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	2101      	movs	r1, #1
 800059a:	4618      	mov	r0, r3
 800059c:	f7ff ff0c 	bl	80003b8 <GPIO_PeriClockControl>

	// Configure the mode of the GPIO pin
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	795b      	ldrb	r3, [r3, #5]
 80005a4:	2b03      	cmp	r3, #3
 80005a6:	d81f      	bhi.n	80005e8 <GPIO_Init+0x60>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	795b      	ldrb	r3, [r3, #5]
 80005ac:	461a      	mov	r2, r3
				<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	791b      	ldrb	r3, [r3, #4]
 80005b2:	005b      	lsls	r3, r3, #1
 80005b4:	fa02 f303 	lsl.w	r3, r2, r3
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 80005b8:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x03
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	681a      	ldr	r2, [r3, #0]
				<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // cleraing off the pin number before using it
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	791b      	ldrb	r3, [r3, #4]
 80005c4:	4619      	mov	r1, r3
 80005c6:	2303      	movs	r3, #3
 80005c8:	408b      	lsls	r3, r1
		pGPIOHandle->pGPIOx->MODER &= ~(0x03
 80005ca:	43db      	mvns	r3, r3
 80005cc:	4619      	mov	r1, r3
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	400a      	ands	r2, r1
 80005d4:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;			//setting
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	6819      	ldr	r1, [r3, #0]
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	697a      	ldr	r2, [r7, #20]
 80005e2:	430a      	orrs	r2, r1
 80005e4:	601a      	str	r2, [r3, #0]
 80005e6:	e0ca      	b.n	800077e <GPIO_Init+0x1f6>

	}
	else
	{
		// this is the interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	795b      	ldrb	r3, [r3, #5]
 80005ec:	2b04      	cmp	r3, #4
 80005ee:	d117      	bne.n	8000620 <GPIO_Init+0x98>
		{
			//1. Configure the FTSR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005f0:	4b4a      	ldr	r3, [pc, #296]	; (800071c <GPIO_Init+0x194>)
 80005f2:	68db      	ldr	r3, [r3, #12]
 80005f4:	687a      	ldr	r2, [r7, #4]
 80005f6:	7912      	ldrb	r2, [r2, #4]
 80005f8:	4611      	mov	r1, r2
 80005fa:	2201      	movs	r2, #1
 80005fc:	408a      	lsls	r2, r1
 80005fe:	4611      	mov	r1, r2
 8000600:	4a46      	ldr	r2, [pc, #280]	; (800071c <GPIO_Init+0x194>)
 8000602:	430b      	orrs	r3, r1
 8000604:	60d3      	str	r3, [r2, #12]
			// clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000606:	4b45      	ldr	r3, [pc, #276]	; (800071c <GPIO_Init+0x194>)
 8000608:	689b      	ldr	r3, [r3, #8]
 800060a:	687a      	ldr	r2, [r7, #4]
 800060c:	7912      	ldrb	r2, [r2, #4]
 800060e:	4611      	mov	r1, r2
 8000610:	2201      	movs	r2, #1
 8000612:	408a      	lsls	r2, r1
 8000614:	43d2      	mvns	r2, r2
 8000616:	4611      	mov	r1, r2
 8000618:	4a40      	ldr	r2, [pc, #256]	; (800071c <GPIO_Init+0x194>)
 800061a:	400b      	ands	r3, r1
 800061c:	6093      	str	r3, [r2, #8]
 800061e:	e035      	b.n	800068c <GPIO_Init+0x104>
		}

		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_MODE_IT_RT)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	795b      	ldrb	r3, [r3, #5]
 8000624:	2b05      	cmp	r3, #5
 8000626:	d117      	bne.n	8000658 <GPIO_Init+0xd0>
		{
			//1. Configure the RTSR
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000628:	4b3c      	ldr	r3, [pc, #240]	; (800071c <GPIO_Init+0x194>)
 800062a:	689b      	ldr	r3, [r3, #8]
 800062c:	687a      	ldr	r2, [r7, #4]
 800062e:	7912      	ldrb	r2, [r2, #4]
 8000630:	4611      	mov	r1, r2
 8000632:	2201      	movs	r2, #1
 8000634:	408a      	lsls	r2, r1
 8000636:	4611      	mov	r1, r2
 8000638:	4a38      	ldr	r2, [pc, #224]	; (800071c <GPIO_Init+0x194>)
 800063a:	430b      	orrs	r3, r1
 800063c:	6093      	str	r3, [r2, #8]
			// clear the corresponding FTSR bit
			EXTI->FTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800063e:	4b37      	ldr	r3, [pc, #220]	; (800071c <GPIO_Init+0x194>)
 8000640:	68db      	ldr	r3, [r3, #12]
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	7912      	ldrb	r2, [r2, #4]
 8000646:	4611      	mov	r1, r2
 8000648:	2201      	movs	r2, #1
 800064a:	408a      	lsls	r2, r1
 800064c:	43d2      	mvns	r2, r2
 800064e:	4611      	mov	r1, r2
 8000650:	4a32      	ldr	r2, [pc, #200]	; (800071c <GPIO_Init+0x194>)
 8000652:	400b      	ands	r3, r1
 8000654:	60d3      	str	r3, [r2, #12]
 8000656:	e019      	b.n	800068c <GPIO_Init+0x104>
		}

		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_MODE_IT_RFT)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	795b      	ldrb	r3, [r3, #5]
 800065c:	2b06      	cmp	r3, #6
 800065e:	d115      	bne.n	800068c <GPIO_Init+0x104>
		{
			//1. Configure bothh RTSR and FTSR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000660:	4b2e      	ldr	r3, [pc, #184]	; (800071c <GPIO_Init+0x194>)
 8000662:	68db      	ldr	r3, [r3, #12]
 8000664:	687a      	ldr	r2, [r7, #4]
 8000666:	7912      	ldrb	r2, [r2, #4]
 8000668:	4611      	mov	r1, r2
 800066a:	2201      	movs	r2, #1
 800066c:	408a      	lsls	r2, r1
 800066e:	4611      	mov	r1, r2
 8000670:	4a2a      	ldr	r2, [pc, #168]	; (800071c <GPIO_Init+0x194>)
 8000672:	430b      	orrs	r3, r1
 8000674:	60d3      	str	r3, [r2, #12]
			// clear the corresponding RTSR bit
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000676:	4b29      	ldr	r3, [pc, #164]	; (800071c <GPIO_Init+0x194>)
 8000678:	689b      	ldr	r3, [r3, #8]
 800067a:	687a      	ldr	r2, [r7, #4]
 800067c:	7912      	ldrb	r2, [r2, #4]
 800067e:	4611      	mov	r1, r2
 8000680:	2201      	movs	r2, #1
 8000682:	408a      	lsls	r2, r1
 8000684:	4611      	mov	r1, r2
 8000686:	4a25      	ldr	r2, [pc, #148]	; (800071c <GPIO_Init+0x194>)
 8000688:	430b      	orrs	r3, r1
 800068a:	6093      	str	r3, [r2, #8]

		}
		//2. COnfigure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	791b      	ldrb	r3, [r3, #4]
 8000690:	089b      	lsrs	r3, r3, #2
 8000692:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	791b      	ldrb	r3, [r3, #4]
 8000698:	f003 0303 	and.w	r3, r3, #3
 800069c:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIOA_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4a1f      	ldr	r2, [pc, #124]	; (8000720 <GPIO_Init+0x198>)
 80006a4:	4293      	cmp	r3, r2
 80006a6:	d04d      	beq.n	8000744 <GPIO_Init+0x1bc>
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a1d      	ldr	r2, [pc, #116]	; (8000724 <GPIO_Init+0x19c>)
 80006ae:	4293      	cmp	r3, r2
 80006b0:	d032      	beq.n	8000718 <GPIO_Init+0x190>
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4a1c      	ldr	r2, [pc, #112]	; (8000728 <GPIO_Init+0x1a0>)
 80006b8:	4293      	cmp	r3, r2
 80006ba:	d02b      	beq.n	8000714 <GPIO_Init+0x18c>
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1a      	ldr	r2, [pc, #104]	; (800072c <GPIO_Init+0x1a4>)
 80006c2:	4293      	cmp	r3, r2
 80006c4:	d024      	beq.n	8000710 <GPIO_Init+0x188>
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	4a19      	ldr	r2, [pc, #100]	; (8000730 <GPIO_Init+0x1a8>)
 80006cc:	4293      	cmp	r3, r2
 80006ce:	d01d      	beq.n	800070c <GPIO_Init+0x184>
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a17      	ldr	r2, [pc, #92]	; (8000734 <GPIO_Init+0x1ac>)
 80006d6:	4293      	cmp	r3, r2
 80006d8:	d016      	beq.n	8000708 <GPIO_Init+0x180>
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4a16      	ldr	r2, [pc, #88]	; (8000738 <GPIO_Init+0x1b0>)
 80006e0:	4293      	cmp	r3, r2
 80006e2:	d00f      	beq.n	8000704 <GPIO_Init+0x17c>
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a14      	ldr	r2, [pc, #80]	; (800073c <GPIO_Init+0x1b4>)
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d008      	beq.n	8000700 <GPIO_Init+0x178>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4a13      	ldr	r2, [pc, #76]	; (8000740 <GPIO_Init+0x1b8>)
 80006f4:	4293      	cmp	r3, r2
 80006f6:	d101      	bne.n	80006fc <GPIO_Init+0x174>
 80006f8:	2308      	movs	r3, #8
 80006fa:	e024      	b.n	8000746 <GPIO_Init+0x1be>
 80006fc:	2300      	movs	r3, #0
 80006fe:	e022      	b.n	8000746 <GPIO_Init+0x1be>
 8000700:	2307      	movs	r3, #7
 8000702:	e020      	b.n	8000746 <GPIO_Init+0x1be>
 8000704:	2306      	movs	r3, #6
 8000706:	e01e      	b.n	8000746 <GPIO_Init+0x1be>
 8000708:	2305      	movs	r3, #5
 800070a:	e01c      	b.n	8000746 <GPIO_Init+0x1be>
 800070c:	2304      	movs	r3, #4
 800070e:	e01a      	b.n	8000746 <GPIO_Init+0x1be>
 8000710:	2303      	movs	r3, #3
 8000712:	e018      	b.n	8000746 <GPIO_Init+0x1be>
 8000714:	2302      	movs	r3, #2
 8000716:	e016      	b.n	8000746 <GPIO_Init+0x1be>
 8000718:	2301      	movs	r3, #1
 800071a:	e014      	b.n	8000746 <GPIO_Init+0x1be>
 800071c:	40013c00 	.word	0x40013c00
 8000720:	40020000 	.word	0x40020000
 8000724:	40020400 	.word	0x40020400
 8000728:	40020800 	.word	0x40020800
 800072c:	40020c00 	.word	0x40020c00
 8000730:	40021000 	.word	0x40021000
 8000734:	40021400 	.word	0x40021400
 8000738:	40021800 	.word	0x40021800
 800073c:	40021c00 	.word	0x40021c00
 8000740:	40022000 	.word	0x40022000
 8000744:	2300      	movs	r3, #0
 8000746:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000748:	4b5d      	ldr	r3, [pc, #372]	; (80008c0 <GPIO_Init+0x338>)
 800074a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800074c:	4a5c      	ldr	r2, [pc, #368]	; (80008c0 <GPIO_Init+0x338>)
 800074e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000752:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1]=portcode << (temp2*4);
 8000754:	7c7a      	ldrb	r2, [r7, #17]
 8000756:	7cbb      	ldrb	r3, [r7, #18]
 8000758:	009b      	lsls	r3, r3, #2
 800075a:	fa02 f103 	lsl.w	r1, r2, r3
 800075e:	4a59      	ldr	r2, [pc, #356]	; (80008c4 <GPIO_Init+0x33c>)
 8000760:	7cfb      	ldrb	r3, [r7, #19]
 8000762:	3302      	adds	r3, #2
 8000764:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. ENable the Exti intrrupt delivery using IMR
		EXTI->IMR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000768:	4b57      	ldr	r3, [pc, #348]	; (80008c8 <GPIO_Init+0x340>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	687a      	ldr	r2, [r7, #4]
 800076e:	7912      	ldrb	r2, [r2, #4]
 8000770:	4611      	mov	r1, r2
 8000772:	2201      	movs	r2, #1
 8000774:	408a      	lsls	r2, r1
 8000776:	4611      	mov	r1, r2
 8000778:	4a53      	ldr	r2, [pc, #332]	; (80008c8 <GPIO_Init+0x340>)
 800077a:	430b      	orrs	r3, r1
 800077c:	6013      	str	r3, [r2, #0]

	}

	temp = 0;
 800077e:	2300      	movs	r3, #0
 8000780:	617b      	str	r3, [r7, #20]

	// Configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	799b      	ldrb	r3, [r3, #6]
 8000786:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	791b      	ldrb	r3, [r3, #4]
 800078c:	005b      	lsls	r3, r3, #1
 800078e:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 8000792:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x03
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	689a      	ldr	r2, [r3, #8]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	791b      	ldrb	r3, [r3, #4]
 800079e:	4619      	mov	r1, r3
 80007a0:	2303      	movs	r3, #3
 80007a2:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x03
 80007a4:	43db      	mvns	r3, r3
 80007a6:	4619      	mov	r1, r3
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	400a      	ands	r2, r1
 80007ae:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	6899      	ldr	r1, [r3, #8]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	697a      	ldr	r2, [r7, #20]
 80007bc:	430a      	orrs	r2, r1
 80007be:	609a      	str	r2, [r3, #8]

	temp = 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	617b      	str	r3, [r7, #20]

	// Configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	79db      	ldrb	r3, [r3, #7]
 80007c8:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	791b      	ldrb	r3, [r3, #4]
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 80007d4:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x03
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	68da      	ldr	r2, [r3, #12]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	791b      	ldrb	r3, [r3, #4]
 80007e0:	4619      	mov	r1, r3
 80007e2:	2303      	movs	r3, #3
 80007e4:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x03
 80007e6:	43db      	mvns	r3, r3
 80007e8:	4619      	mov	r1, r3
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	400a      	ands	r2, r1
 80007f0:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	68d9      	ldr	r1, [r3, #12]
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	697a      	ldr	r2, [r7, #20]
 80007fe:	430a      	orrs	r2, r1
 8000800:	60da      	str	r2, [r3, #12]

	temp = 0;
 8000802:	2300      	movs	r3, #0
 8000804:	617b      	str	r3, [r7, #20]

	//configure the output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	7a1b      	ldrb	r3, [r3, #8]
 800080a:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	791b      	ldrb	r3, [r3, #4]
 8000810:	005b      	lsls	r3, r3, #1
 8000812:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType
 8000816:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	685a      	ldr	r2, [r3, #4]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	791b      	ldrb	r3, [r3, #4]
 8000822:	4619      	mov	r1, r3
 8000824:	2301      	movs	r3, #1
 8000826:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1
 8000828:	43db      	mvns	r3, r3
 800082a:	4619      	mov	r1, r3
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	400a      	ands	r2, r1
 8000832:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	6859      	ldr	r1, [r3, #4]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	697a      	ldr	r2, [r7, #20]
 8000840:	430a      	orrs	r2, r1
 8000842:	605a      	str	r2, [r3, #4]

	temp = 0;
 8000844:	2300      	movs	r3, #0
 8000846:	617b      	str	r3, [r7, #20]

	// configure the alternate functionality
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN) {
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	795b      	ldrb	r3, [r3, #5]
 800084c:	2b02      	cmp	r3, #2
 800084e:	d132      	bne.n	80008b6 <GPIO_Init+0x32e>
		uint32_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	791b      	ldrb	r3, [r3, #4]
 8000854:	08db      	lsrs	r3, r3, #3
 8000856:	b2db      	uxtb	r3, r3
 8000858:	60fb      	str	r3, [r7, #12]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	791b      	ldrb	r3, [r3, #4]
 800085e:	f003 0307 	and.w	r3, r3, #7
 8000862:	60bb      	str	r3, [r7, #8]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	68fa      	ldr	r2, [r7, #12]
 800086a:	3208      	adds	r2, #8
 800086c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	009b      	lsls	r3, r3, #2
 8000874:	210f      	movs	r1, #15
 8000876:	fa01 f303 	lsl.w	r3, r1, r3
 800087a:	43db      	mvns	r3, r3
 800087c:	4619      	mov	r1, r3
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	4011      	ands	r1, r2
 8000884:	68fa      	ldr	r2, [r7, #12]
 8000886:	3208      	adds	r2, #8
 8000888:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |=
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	68fa      	ldr	r2, [r7, #12]
 8000892:	3208      	adds	r2, #8
 8000894:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				(pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	7a5b      	ldrb	r3, [r3, #9]
 800089c:	4619      	mov	r1, r3
 800089e:	68bb      	ldr	r3, [r7, #8]
 80008a0:	009b      	lsls	r3, r3, #2
 80008a2:	fa01 f303 	lsl.w	r3, r1, r3
 80008a6:	4619      	mov	r1, r3
		pGPIOHandle->pGPIOx->AFR[temp1] |=
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4311      	orrs	r1, r2
 80008ae:	68fa      	ldr	r2, [r7, #12]
 80008b0:	3208      	adds	r2, #8
 80008b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80008b6:	bf00      	nop
 80008b8:	3718      	adds	r7, #24
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40023800 	.word	0x40023800
 80008c4:	40013800 	.word	0x40013800
 80008c8:	40013c00 	.word	0x40013c00

080008cc <GPIO_ReadFromInputPin>:
 * Data read and write
 *
 * return value will be either 0 or 1
 */

uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber) {
 80008cc:	b480      	push	{r7}
 80008ce:	b085      	sub	sp, #20
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	460b      	mov	r3, r1
 80008d6:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t) ((pGPIOx->IDR >> PinNumber) & 0x0000001);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	691a      	ldr	r2, [r3, #16]
 80008dc:	78fb      	ldrb	r3, [r7, #3]
 80008de:	fa22 f303 	lsr.w	r3, r2, r3
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	f003 0301 	and.w	r3, r3, #1
 80008e8:	73fb      	strb	r3, [r7, #15]
	return value;
 80008ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	3714      	adds	r7, #20
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bc80      	pop	{r7}
 80008f4:	4770      	bx	lr

080008f6 <I2C_GenerateStartCondition>:
uint16_t AHB_PreScalar[8] = {2,4,8,16,64,128,256,512};
uint8_t APB1_PreScalar[4] = { 2,4,8,16};


static void I2C_GenerateStartCondition(I2C_RegDef_t *pI2Cx)
{
 80008f6:	b480      	push	{r7}
 80008f8:	b083      	sub	sp, #12
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= (1<<I2C_CR1_START);
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	601a      	str	r2, [r3, #0]
}
 800090a:	bf00      	nop
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	bc80      	pop	{r7}
 8000912:	4770      	bx	lr

08000914 <I2C_ExecuteAddressPhaseWrite>:

static void I2C_ExecuteAddressPhaseWrite(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)			///send the slave address to the master
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
 800091c:	460b      	mov	r3, r1
 800091e:	70fb      	strb	r3, [r7, #3]
	SlaveAddr = SlaveAddr <<1;				//move tthe bit with 1 register
 8000920:	78fb      	ldrb	r3, [r7, #3]
 8000922:	005b      	lsls	r3, r3, #1
 8000924:	70fb      	strb	r3, [r7, #3]
	SlaveAddr &=~(1);				//slaveAddr is the Slave Adress and clear off the first bit address
 8000926:	78fb      	ldrb	r3, [r7, #3]
 8000928:	f023 0301 	bic.w	r3, r3, #1
 800092c:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = SlaveAddr;			//store the slave address to the DR
 800092e:	78fa      	ldrb	r2, [r7, #3]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	611a      	str	r2, [r3, #16]
}
 8000934:	bf00      	nop
 8000936:	370c      	adds	r7, #12
 8000938:	46bd      	mov	sp, r7
 800093a:	bc80      	pop	{r7}
 800093c:	4770      	bx	lr

0800093e <I2C_ExecuteAddressPhaseRead>:

static void I2C_ExecuteAddressPhaseRead(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)			///send the slave address to the master
{
 800093e:	b480      	push	{r7}
 8000940:	b083      	sub	sp, #12
 8000942:	af00      	add	r7, sp, #0
 8000944:	6078      	str	r0, [r7, #4]
 8000946:	460b      	mov	r3, r1
 8000948:	70fb      	strb	r3, [r7, #3]
	SlaveAddr = SlaveAddr <<1;				//move tthe bit with 1 register
 800094a:	78fb      	ldrb	r3, [r7, #3]
 800094c:	005b      	lsls	r3, r3, #1
 800094e:	70fb      	strb	r3, [r7, #3]
	SlaveAddr |=1;				//slaveAddr is the Slave Adress and clear off the first bit address
 8000950:	78fb      	ldrb	r3, [r7, #3]
 8000952:	f043 0301 	orr.w	r3, r3, #1
 8000956:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = SlaveAddr;			//store the slave address to the DR
 8000958:	78fa      	ldrb	r2, [r7, #3]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	611a      	str	r2, [r3, #16]
}
 800095e:	bf00      	nop
 8000960:	370c      	adds	r7, #12
 8000962:	46bd      	mov	sp, r7
 8000964:	bc80      	pop	{r7}
 8000966:	4770      	bx	lr

08000968 <I2C_ClearADDRFlag>:

static void I2C_ClearADDRFlag(I2C_RegDef_t *pI2Cx)
{
 8000968:	b480      	push	{r7}
 800096a:	b085      	sub	sp, #20
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
	uint32_t dummyRead = pI2Cx ->SR1;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	695b      	ldr	r3, [r3, #20]
 8000974:	60fb      	str	r3, [r7, #12]
	dummyRead = pI2Cx ->SR2;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	699b      	ldr	r3, [r3, #24]
 800097a:	60fb      	str	r3, [r7, #12]
	(void)dummyRead;
}
 800097c:	bf00      	nop
 800097e:	3714      	adds	r7, #20
 8000980:	46bd      	mov	sp, r7
 8000982:	bc80      	pop	{r7}
 8000984:	4770      	bx	lr

08000986 <I2C_GenerateStopCondition>:

static void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx)
{
 8000986:	b480      	push	{r7}
 8000988:	b083      	sub	sp, #12
 800098a:	af00      	add	r7, sp, #0
 800098c:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= (1<<I2C_CR1_STOP);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	601a      	str	r2, [r3, #0]
}
 800099a:	bf00      	nop
 800099c:	370c      	adds	r7, #12
 800099e:	46bd      	mov	sp, r7
 80009a0:	bc80      	pop	{r7}
 80009a2:	4770      	bx	lr

080009a4 <I2C_PeripheralControl>:


void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx, uint8_t EnOrDi)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
 80009ac:	460b      	mov	r3, r1
 80009ae:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 80009b0:	78fb      	ldrb	r3, [r7, #3]
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d106      	bne.n	80009c4 <I2C_PeripheralControl+0x20>
	{
		pI2Cx->CR1 |= (1 << I2C_CR1_PE);
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	f043 0201 	orr.w	r2, r3, #1
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	601a      	str	r2, [r3, #0]
	}else
	{
		pI2Cx->CR1 &= ~(1 << 0);
	}

}
 80009c2:	e005      	b.n	80009d0 <I2C_PeripheralControl+0x2c>
		pI2Cx->CR1 &= ~(1 << 0);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	f023 0201 	bic.w	r2, r3, #1
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	601a      	str	r2, [r3, #0]
}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bc80      	pop	{r7}
 80009d8:	4770      	bx	lr
	...

080009dc <I2C_PeriClockControl>:

void I2C_PeriClockControl(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	460b      	mov	r3, r1
 80009e6:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE)
 80009e8:	78fb      	ldrb	r3, [r7, #3]
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	d11f      	bne.n	8000a2e <I2C_PeriClockControl+0x52>
	{
		if(pI2Cx == I2C1)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4a11      	ldr	r2, [pc, #68]	; (8000a38 <I2C_PeriClockControl+0x5c>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d106      	bne.n	8000a04 <I2C_PeriClockControl+0x28>
		{
			I2C1_PCLK_EN();
 80009f6:	4b11      	ldr	r3, [pc, #68]	; (8000a3c <I2C_PeriClockControl+0x60>)
 80009f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009fa:	4a10      	ldr	r2, [pc, #64]	; (8000a3c <I2C_PeriClockControl+0x60>)
 80009fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a00:	6413      	str	r3, [r2, #64]	; 0x40
	}
	else
	{
		//TODO
	}
}
 8000a02:	e014      	b.n	8000a2e <I2C_PeriClockControl+0x52>
		}else if (pI2Cx == I2C2)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	4a0e      	ldr	r2, [pc, #56]	; (8000a40 <I2C_PeriClockControl+0x64>)
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	d106      	bne.n	8000a1a <I2C_PeriClockControl+0x3e>
			I2C2_PCLK_EN();
 8000a0c:	4b0b      	ldr	r3, [pc, #44]	; (8000a3c <I2C_PeriClockControl+0x60>)
 8000a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a10:	4a0a      	ldr	r2, [pc, #40]	; (8000a3c <I2C_PeriClockControl+0x60>)
 8000a12:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000a16:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a18:	e009      	b.n	8000a2e <I2C_PeriClockControl+0x52>
		}else if (pI2Cx == I2C3)
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	4a09      	ldr	r2, [pc, #36]	; (8000a44 <I2C_PeriClockControl+0x68>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d105      	bne.n	8000a2e <I2C_PeriClockControl+0x52>
			I2C3_PCLK_EN();
 8000a22:	4b06      	ldr	r3, [pc, #24]	; (8000a3c <I2C_PeriClockControl+0x60>)
 8000a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a26:	4a05      	ldr	r2, [pc, #20]	; (8000a3c <I2C_PeriClockControl+0x60>)
 8000a28:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000a2c:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a2e:	bf00      	nop
 8000a30:	370c      	adds	r7, #12
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bc80      	pop	{r7}
 8000a36:	4770      	bx	lr
 8000a38:	40005400 	.word	0x40005400
 8000a3c:	40023800 	.word	0x40023800
 8000a40:	40005800 	.word	0x40005800
 8000a44:	40005c00 	.word	0x40005c00

08000a48 <RCC_GetPLLOutputClock>:

uint32_t  RCC_GetPLLOutputClock()
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0

	return 0;
 8000a4c:	2300      	movs	r3, #0
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bc80      	pop	{r7}
 8000a54:	4770      	bx	lr
	...

08000a58 <RCC_GetPCLK1Value>:

uint32_t RCC_GetPCLK1Value(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b084      	sub	sp, #16
 8000a5c:	af00      	add	r7, sp, #0
	uint32_t pclk1,SystemClk;
	uint8_t clksrc, temp,ahbp, apb1p;

	clksrc= ((RCC->CFGR>>2)&0x3);			//bring those 2 bits to the lsb position and mask
 8000a5e:	4b25      	ldr	r3, [pc, #148]	; (8000af4 <RCC_GetPCLK1Value+0x9c>)
 8000a60:	689b      	ldr	r3, [r3, #8]
 8000a62:	089b      	lsrs	r3, r3, #2
 8000a64:	b2db      	uxtb	r3, r3
 8000a66:	f003 0303 	and.w	r3, r3, #3
 8000a6a:	727b      	strb	r3, [r7, #9]
	if(clksrc==0)
 8000a6c:	7a7b      	ldrb	r3, [r7, #9]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d102      	bne.n	8000a78 <RCC_GetPCLK1Value+0x20>
	{
		SystemClk= 16000000;
 8000a72:	4b21      	ldr	r3, [pc, #132]	; (8000af8 <RCC_GetPCLK1Value+0xa0>)
 8000a74:	60fb      	str	r3, [r7, #12]
 8000a76:	e00b      	b.n	8000a90 <RCC_GetPCLK1Value+0x38>
	}
	else if(clksrc==1)
 8000a78:	7a7b      	ldrb	r3, [r7, #9]
 8000a7a:	2b01      	cmp	r3, #1
 8000a7c:	d102      	bne.n	8000a84 <RCC_GetPCLK1Value+0x2c>
	{
		SystemClk= 8000000;
 8000a7e:	4b1f      	ldr	r3, [pc, #124]	; (8000afc <RCC_GetPCLK1Value+0xa4>)
 8000a80:	60fb      	str	r3, [r7, #12]
 8000a82:	e005      	b.n	8000a90 <RCC_GetPCLK1Value+0x38>
	}
	else if(clksrc==2)
 8000a84:	7a7b      	ldrb	r3, [r7, #9]
 8000a86:	2b02      	cmp	r3, #2
 8000a88:	d102      	bne.n	8000a90 <RCC_GetPCLK1Value+0x38>
	{
		SystemClk= RCC_GetPLLOutputClock();
 8000a8a:	f7ff ffdd 	bl	8000a48 <RCC_GetPLLOutputClock>
 8000a8e:	60f8      	str	r0, [r7, #12]
	}

	//for ahb1
	temp=((RCC->CFGR>>4)&0xF);
 8000a90:	4b18      	ldr	r3, [pc, #96]	; (8000af4 <RCC_GetPCLK1Value+0x9c>)
 8000a92:	689b      	ldr	r3, [r3, #8]
 8000a94:	091b      	lsrs	r3, r3, #4
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	f003 030f 	and.w	r3, r3, #15
 8000a9c:	723b      	strb	r3, [r7, #8]

	if(temp<8)
 8000a9e:	7a3b      	ldrb	r3, [r7, #8]
 8000aa0:	2b07      	cmp	r3, #7
 8000aa2:	d802      	bhi.n	8000aaa <RCC_GetPCLK1Value+0x52>
	{
		ahbp=1;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	72fb      	strb	r3, [r7, #11]
 8000aa8:	e005      	b.n	8000ab6 <RCC_GetPCLK1Value+0x5e>
	}
	else
	{
		 ahbp=AHB_PreScalar[temp-8];
 8000aaa:	7a3b      	ldrb	r3, [r7, #8]
 8000aac:	3b08      	subs	r3, #8
 8000aae:	4a14      	ldr	r2, [pc, #80]	; (8000b00 <RCC_GetPCLK1Value+0xa8>)
 8000ab0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ab4:	72fb      	strb	r3, [r7, #11]
	}

	//for apb1
	temp=((RCC->CFGR>>10)&0x7);
 8000ab6:	4b0f      	ldr	r3, [pc, #60]	; (8000af4 <RCC_GetPCLK1Value+0x9c>)
 8000ab8:	689b      	ldr	r3, [r3, #8]
 8000aba:	0a9b      	lsrs	r3, r3, #10
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	f003 0307 	and.w	r3, r3, #7
 8000ac2:	723b      	strb	r3, [r7, #8]

	if(temp<4)
 8000ac4:	7a3b      	ldrb	r3, [r7, #8]
 8000ac6:	2b03      	cmp	r3, #3
 8000ac8:	d802      	bhi.n	8000ad0 <RCC_GetPCLK1Value+0x78>
	{
		apb1p=1;
 8000aca:	2301      	movs	r3, #1
 8000acc:	72bb      	strb	r3, [r7, #10]
 8000ace:	e004      	b.n	8000ada <RCC_GetPCLK1Value+0x82>
	}
	else
	{
		 apb1p=APB1_PreScalar[temp-4];
 8000ad0:	7a3b      	ldrb	r3, [r7, #8]
 8000ad2:	3b04      	subs	r3, #4
 8000ad4:	4a0b      	ldr	r2, [pc, #44]	; (8000b04 <RCC_GetPCLK1Value+0xac>)
 8000ad6:	5cd3      	ldrb	r3, [r2, r3]
 8000ad8:	72bb      	strb	r3, [r7, #10]
	}

	pclk1=(SystemClk/ahbp)/apb1p;
 8000ada:	7afb      	ldrb	r3, [r7, #11]
 8000adc:	68fa      	ldr	r2, [r7, #12]
 8000ade:	fbb2 f2f3 	udiv	r2, r2, r3
 8000ae2:	7abb      	ldrb	r3, [r7, #10]
 8000ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ae8:	607b      	str	r3, [r7, #4]

	return pclk1;
 8000aea:	687b      	ldr	r3, [r7, #4]
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	3710      	adds	r7, #16
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40023800 	.word	0x40023800
 8000af8:	00f42400 	.word	0x00f42400
 8000afc:	007a1200 	.word	0x007a1200
 8000b00:	20000000 	.word	0x20000000
 8000b04:	20000010 	.word	0x20000010

08000b08 <I2C_Init>:
/*
 * 		@ I2C initialisation driver
 */

void I2C_Init(I2C_Handle_t *pI2CHandle)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
	uint32_t tempreg=0;
 8000b10:	2300      	movs	r3, #0
 8000b12:	60fb      	str	r3, [r7, #12]

	//enable the clock for
	I2C_PeriClockControl(pI2CHandle->pI2Cx, ENABLE);
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	2101      	movs	r1, #1
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f7ff ff5e 	bl	80009dc <I2C_PeriClockControl>

	//configure the ack control bit
	tempreg |= pI2CHandle->I2C_Config.I2C_ACKControl<<10;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	68db      	ldr	r3, [r3, #12]
 8000b24:	029b      	lsls	r3, r3, #10
 8000b26:	68fa      	ldr	r2, [r7, #12]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->CR1 = tempreg;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	68fa      	ldr	r2, [r7, #12]
 8000b32:	601a      	str	r2, [r3, #0]

	//configure the FREQ field of CR"
	tempreg = 0;
 8000b34:	2300      	movs	r3, #0
 8000b36:	60fb      	str	r3, [r7, #12]
	tempreg |= RCC_GetPCLK1Value()/1000000U;
 8000b38:	f7ff ff8e 	bl	8000a58 <RCC_GetPCLK1Value>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	4a48      	ldr	r2, [pc, #288]	; (8000c60 <I2C_Init+0x158>)
 8000b40:	fba2 2303 	umull	r2, r3, r2, r3
 8000b44:	0c9b      	lsrs	r3, r3, #18
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->CR2 = (tempreg & 0x3F);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	68fa      	ldr	r2, [r7, #12]
 8000b52:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000b56:	605a      	str	r2, [r3, #4]

	//configure the FREQ field for OAR
	tempreg |= pI2CHandle->I2C_Config.I2C_DeviceAddress<<1;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	689b      	ldr	r3, [r3, #8]
 8000b5c:	005b      	lsls	r3, r3, #1
 8000b5e:	68fa      	ldr	r2, [r7, #12]
 8000b60:	4313      	orrs	r3, r2
 8000b62:	60fb      	str	r3, [r7, #12]
	tempreg |= (1<<14);				//becasue datasheet says that
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b6a:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->OAR1 = tempreg;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	68fa      	ldr	r2, [r7, #12]
 8000b72:	609a      	str	r2, [r3, #8]

	//CCR Calculations
	uint16_t ccr_value = 0;
 8000b74:	2300      	movs	r3, #0
 8000b76:	817b      	strh	r3, [r7, #10]
	tempreg = 0;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	60fb      	str	r3, [r7, #12]
	if(pI2CHandle->I2C_Config.I2C_SCLSpeed<= I2C_SCL_SPEED_SM)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	4a38      	ldr	r2, [pc, #224]	; (8000c64 <I2C_Init+0x15c>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d80f      	bhi.n	8000ba6 <I2C_Init+0x9e>
	{
		//mode is standard mode
		ccr_value = (RCC_GetPCLK1Value()/(2 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000b86:	f7ff ff67 	bl	8000a58 <RCC_GetPCLK1Value>
 8000b8a:	4602      	mov	r2, r0
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b96:	817b      	strh	r3, [r7, #10]
		tempreg |= (ccr_value & 0xFFF);
 8000b98:	897b      	ldrh	r3, [r7, #10]
 8000b9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000b9e:	68fa      	ldr	r2, [r7, #12]
 8000ba0:	4313      	orrs	r3, r2
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	e030      	b.n	8000c08 <I2C_Init+0x100>
	}
	else
	{
		//fast mode
		tempreg |= (1<<15);
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000bac:	60fb      	str	r3, [r7, #12]
		tempreg |= (1<<pI2CHandle->I2C_Config.I2C_FMDutyCycle<<14);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	691b      	ldr	r3, [r3, #16]
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb8:	039b      	lsls	r3, r3, #14
 8000bba:	461a      	mov	r2, r3
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	60fb      	str	r3, [r7, #12]
		if(pI2CHandle->I2C_Config.I2C_FMDutyCycle == I2C_FM_DUTY_2)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	691b      	ldr	r3, [r3, #16]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d10b      	bne.n	8000be2 <I2C_Init+0xda>
		{
			ccr_value = (RCC_GetPCLK1Value()/(3 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000bca:	f7ff ff45 	bl	8000a58 <RCC_GetPCLK1Value>
 8000bce:	4601      	mov	r1, r0
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	685a      	ldr	r2, [r3, #4]
 8000bd4:	4613      	mov	r3, r2
 8000bd6:	005b      	lsls	r3, r3, #1
 8000bd8:	4413      	add	r3, r2
 8000bda:	fbb1 f3f3 	udiv	r3, r1, r3
 8000bde:	817b      	strh	r3, [r7, #10]
 8000be0:	e00c      	b.n	8000bfc <I2C_Init+0xf4>
		}
		else
		{
			ccr_value = (RCC_GetPCLK1Value()/(25 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000be2:	f7ff ff39 	bl	8000a58 <RCC_GetPCLK1Value>
 8000be6:	4601      	mov	r1, r0
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	685a      	ldr	r2, [r3, #4]
 8000bec:	4613      	mov	r3, r2
 8000bee:	009b      	lsls	r3, r3, #2
 8000bf0:	4413      	add	r3, r2
 8000bf2:	009a      	lsls	r2, r3, #2
 8000bf4:	4413      	add	r3, r2
 8000bf6:	fbb1 f3f3 	udiv	r3, r1, r3
 8000bfa:	817b      	strh	r3, [r7, #10]
		}
		tempreg |= (ccr_value & 0xFFF);
 8000bfc:	897b      	ldrh	r3, [r7, #10]
 8000bfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c02:	68fa      	ldr	r2, [r7, #12]
 8000c04:	4313      	orrs	r3, r2
 8000c06:	60fb      	str	r3, [r7, #12]
	}
	pI2CHandle->pI2Cx->CCR = tempreg;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	68fa      	ldr	r2, [r7, #12]
 8000c0e:	61da      	str	r2, [r3, #28]

	//TRISE Configuration
	if(pI2CHandle->I2C_Config.I2C_SCLSpeed<= I2C_SCL_SPEED_SM)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	4a13      	ldr	r2, [pc, #76]	; (8000c64 <I2C_Init+0x15c>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d809      	bhi.n	8000c2e <I2C_Init+0x126>
	{
		//mode is standard mode
		tempreg = (RCC_GetPCLK1Value()/1000000U)+1;
 8000c1a:	f7ff ff1d 	bl	8000a58 <RCC_GetPCLK1Value>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	4a0f      	ldr	r2, [pc, #60]	; (8000c60 <I2C_Init+0x158>)
 8000c22:	fba2 2303 	umull	r2, r3, r2, r3
 8000c26:	0c9b      	lsrs	r3, r3, #18
 8000c28:	3301      	adds	r3, #1
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	e00d      	b.n	8000c4a <I2C_Init+0x142>
	}
	else
	{
		//mod eis fast mode
		tempreg = ((RCC_GetPCLK1Value()*300)/1000000000U)+1;
 8000c2e:	f7ff ff13 	bl	8000a58 <RCC_GetPCLK1Value>
 8000c32:	4603      	mov	r3, r0
 8000c34:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000c38:	fb02 f303 	mul.w	r3, r2, r3
 8000c3c:	0a5b      	lsrs	r3, r3, #9
 8000c3e:	4a0a      	ldr	r2, [pc, #40]	; (8000c68 <I2C_Init+0x160>)
 8000c40:	fba2 2303 	umull	r2, r3, r2, r3
 8000c44:	09db      	lsrs	r3, r3, #7
 8000c46:	3301      	adds	r3, #1
 8000c48:	60fb      	str	r3, [r7, #12]
	}
	pI2CHandle->pI2Cx->TRISE = (tempreg & 0x3F);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	68fa      	ldr	r2, [r7, #12]
 8000c50:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000c54:	621a      	str	r2, [r3, #32]
}
 8000c56:	bf00      	nop
 8000c58:	3710      	adds	r7, #16
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	431bde83 	.word	0x431bde83
 8000c64:	000186a0 	.word	0x000186a0
 8000c68:	00044b83 	.word	0x00044b83

08000c6c <I2C_GetFlagStatus>:
{

}

uint8_t I2C_GetFlagStatus(I2C_RegDef_t *pI2Cx , uint32_t FlagName)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	6039      	str	r1, [r7, #0]
	if(pI2Cx->SR1 & FlagName)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	695a      	ldr	r2, [r3, #20]
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <I2C_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000c82:	2301      	movs	r3, #1
 8000c84:	e000      	b.n	8000c88 <I2C_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000c86:	2300      	movs	r3, #0
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	370c      	adds	r7, #12
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bc80      	pop	{r7}
 8000c90:	4770      	bx	lr

08000c92 <I2C_MasterSendData>:

void I2C_MasterSendData(I2C_Handle_t *pI2CHandle, uint8_t *pTxBuffer, uint8_t Len, uint8_t SlaveAddr)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b084      	sub	sp, #16
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	60f8      	str	r0, [r7, #12]
 8000c9a:	60b9      	str	r1, [r7, #8]
 8000c9c:	4611      	mov	r1, r2
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	460b      	mov	r3, r1
 8000ca2:	71fb      	strb	r3, [r7, #7]
 8000ca4:	4613      	mov	r3, r2
 8000ca6:	71bb      	strb	r3, [r7, #6]
	//1. Generate the START Condition
	I2C_GenerateStartCondition(pI2CHandle->pI2Cx);
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff fe22 	bl	80008f6 <I2C_GenerateStartCondition>

	//2. Confirm that start generation is completerd by checkin gthe SB flag in the SR1
	// note: until SB is cleared SCL will be stretched(pulled to Low)
	while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_SB));
 8000cb2:	bf00      	nop
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2101      	movs	r1, #1
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff ffd6 	bl	8000c6c <I2C_GetFlagStatus>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d0f6      	beq.n	8000cb4 <I2C_MasterSendData+0x22>

	//3. SEND THE ADDRESS FOO THE SLAVE WITH R/NW BIT SET TO THE W(0)(total 8 bits)
	I2C_ExecuteAddressPhaseWrite(pI2CHandle->pI2Cx, SlaveAddr);
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	79ba      	ldrb	r2, [r7, #6]
 8000ccc:	4611      	mov	r1, r2
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff fe20 	bl	8000914 <I2C_ExecuteAddressPhaseWrite>

	//4. COnfirm that the address phase is completed bby checking the Addr flag in thhe SR1
	while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_ADDR));
 8000cd4:	bf00      	nop
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	2102      	movs	r1, #2
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff ffc5 	bl	8000c6c <I2C_GetFlagStatus>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d0f6      	beq.n	8000cd6 <I2C_MasterSendData+0x44>

	//5. clear the ADDR flag according to its software sequence
	// Note: until ADDr is cleared SCL will be stretched(pulled to LOW)
	I2C_ClearADDRFlag(pI2CHandle->pI2Cx);
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4618      	mov	r0, r3
 8000cee:	f7ff fe3b 	bl	8000968 <I2C_ClearADDRFlag>

	//6. send the data until Len becomes 0
	while(Len>0)
 8000cf2:	e014      	b.n	8000d1e <I2C_MasterSendData+0x8c>
	{
		while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_TXE)); 			//wait till TXE is Set
 8000cf4:	bf00      	nop
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	2180      	movs	r1, #128	; 0x80
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff ffb5 	bl	8000c6c <I2C_GetFlagStatus>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d0f6      	beq.n	8000cf6 <I2C_MasterSendData+0x64>
		pI2CHandle->pI2Cx->DR = *pTxBuffer;
 8000d08:	68bb      	ldr	r3, [r7, #8]
 8000d0a:	781a      	ldrb	r2, [r3, #0]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	611a      	str	r2, [r3, #16]
		pTxBuffer++;
 8000d12:	68bb      	ldr	r3, [r7, #8]
 8000d14:	3301      	adds	r3, #1
 8000d16:	60bb      	str	r3, [r7, #8]
		Len--;
 8000d18:	79fb      	ldrb	r3, [r7, #7]
 8000d1a:	3b01      	subs	r3, #1
 8000d1c:	71fb      	strb	r3, [r7, #7]
	while(Len>0)
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d1e7      	bne.n	8000cf4 <I2C_MasterSendData+0x62>
	}

	//7. When Len becomes zero wait for TXE=1 and BTF=1 before generating the STOP Condition
	// not: TXE=1, BTF=1, means that both SR and DR are empty and next transmission should begin
	//when BTF =1 SCL will be stretched(pulled to LOW)
	while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_TXE));
 8000d24:	bf00      	nop
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	2180      	movs	r1, #128	; 0x80
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff ff9d 	bl	8000c6c <I2C_GetFlagStatus>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d0f6      	beq.n	8000d26 <I2C_MasterSendData+0x94>

	while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_BTF));
 8000d38:	bf00      	nop
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	2104      	movs	r1, #4
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff ff93 	bl	8000c6c <I2C_GetFlagStatus>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d0f6      	beq.n	8000d3a <I2C_MasterSendData+0xa8>

	//8. Generate STOP Condition and master need not to wait for the completion of stop condition.
	//note: Geenrating STOP, Automatically clear the BTF
	I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff fe18 	bl	8000986 <I2C_GenerateStopCondition>

}
 8000d56:	bf00      	nop
 8000d58:	3710      	adds	r7, #16
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <I2C_MasterReceiveData>:

void I2C_MasterReceiveData(I2C_Handle_t  *pI2CHandle, uint8_t *pRxBuffer, uint8_t Len, uint8_t SlaveAddr)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b086      	sub	sp, #24
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	60f8      	str	r0, [r7, #12]
 8000d66:	60b9      	str	r1, [r7, #8]
 8000d68:	4611      	mov	r1, r2
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	460b      	mov	r3, r1
 8000d6e:	71fb      	strb	r3, [r7, #7]
 8000d70:	4613      	mov	r3, r2
 8000d72:	71bb      	strb	r3, [r7, #6]
	//1. Generate the START Condition
	I2C_GenerateStartCondition(pI2CHandle->pI2Cx);
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f7ff fdbc 	bl	80008f6 <I2C_GenerateStartCondition>

	//2. confirm thatstart generaton is completed by checking the SB flag in the SR1
	//Note: until SB is cleared SCL will be stretched(pulled to low)
	while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_SB));
 8000d7e:	bf00      	nop
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2101      	movs	r1, #1
 8000d86:	4618      	mov	r0, r3
 8000d88:	f7ff ff70 	bl	8000c6c <I2C_GetFlagStatus>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d0f6      	beq.n	8000d80 <I2C_MasterReceiveData+0x22>

	//3. Send the address of the slave with r/nw bit set to R(1)(total 8 bits)
	I2C_ExecuteAddressPhaseRead(pI2CHandle->pI2Cx, SlaveAddr);
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	79ba      	ldrb	r2, [r7, #6]
 8000d98:	4611      	mov	r1, r2
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f7ff fdcf 	bl	800093e <I2C_ExecuteAddressPhaseRead>

	//4. Wait until address phase is completed by checking the ADDR flag in the SR1
	while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_ADDR));
 8000da0:	bf00      	nop
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	2102      	movs	r1, #2
 8000da8:	4618      	mov	r0, r3
 8000daa:	f7ff ff5f 	bl	8000c6c <I2C_GetFlagStatus>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d0f6      	beq.n	8000da2 <I2C_MasterReceiveData+0x44>


	//procedure to read only 1 byte from slave
	if(Len==1)
 8000db4:	79fb      	ldrb	r3, [r7, #7]
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d120      	bne.n	8000dfc <I2C_MasterReceiveData+0x9e>
	{
		// disable acking
		I2C_ManageAcking(pI2CHandle->pI2Cx, I2C_ACK_DISABLE);
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f000 f85a 	bl	8000e7a <I2C_ManageAcking>

		//clear the addr flag
		I2C_ClearADDRFlag(pI2CHandle->pI2Cx);
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f7ff fdcc 	bl	8000968 <I2C_ClearADDRFlag>

		//wait until RXNE becomes 1
		while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_RXNE));
 8000dd0:	bf00      	nop
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	2140      	movs	r1, #64	; 0x40
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff ff47 	bl	8000c6c <I2C_GetFlagStatus>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d0f6      	beq.n	8000dd2 <I2C_MasterReceiveData+0x74>

		//generate the stop condition
		I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4618      	mov	r0, r3
 8000dea:	f7ff fdcc 	bl	8000986 <I2C_GenerateStopCondition>

		//read data in to buffer
		*pRxBuffer = pI2CHandle->pI2Cx->DR;
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	691b      	ldr	r3, [r3, #16]
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	701a      	strb	r2, [r3, #0]

		return;
 8000dfa:	e03b      	b.n	8000e74 <I2C_MasterReceiveData+0x116>
	}

	//procedure to readfrom slave when Len>1
	if(Len>1)
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d92e      	bls.n	8000e60 <I2C_MasterReceiveData+0x102>
	{
		//clear the ADDR flag
		I2C_ClearADDRFlag(pI2CHandle->pI2Cx);
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4618      	mov	r0, r3
 8000e08:	f7ff fdae 	bl	8000968 <I2C_ClearADDRFlag>

		//read the data unitl Len becomes zero
		for ( uint32_t i=Len;i>0;i--)
 8000e0c:	79fb      	ldrb	r3, [r7, #7]
 8000e0e:	617b      	str	r3, [r7, #20]
 8000e10:	e023      	b.n	8000e5a <I2C_MasterReceiveData+0xfc>
		{
			//wait until RXNE becomes 1
			while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_RXNE));
 8000e12:	bf00      	nop
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2140      	movs	r1, #64	; 0x40
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff ff26 	bl	8000c6c <I2C_GetFlagStatus>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d0f6      	beq.n	8000e14 <I2C_MasterReceiveData+0xb6>

			if(i==2)			//if last 2 bytes are remaining
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	2b02      	cmp	r3, #2
 8000e2a:	d10a      	bne.n	8000e42 <I2C_MasterReceiveData+0xe4>
			{
				//clear the ack bit
				I2C_ManageAcking(pI2CHandle->pI2Cx, I2C_ACK_DISABLE);
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2100      	movs	r1, #0
 8000e32:	4618      	mov	r0, r3
 8000e34:	f000 f821 	bl	8000e7a <I2C_ManageAcking>

				//generate STOP condition
				I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff fda2 	bl	8000986 <I2C_GenerateStopCondition>
			}

			//read the data froom data register in to the buffer
			*pRxBuffer = pI2CHandle->pI2Cx->DR;
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	691b      	ldr	r3, [r3, #16]
 8000e48:	b2da      	uxtb	r2, r3
 8000e4a:	68bb      	ldr	r3, [r7, #8]
 8000e4c:	701a      	strb	r2, [r3, #0]

			//increment the buffer address
			pRxBuffer++;
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	3301      	adds	r3, #1
 8000e52:	60bb      	str	r3, [r7, #8]
		for ( uint32_t i=Len;i>0;i--)
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	3b01      	subs	r3, #1
 8000e58:	617b      	str	r3, [r7, #20]
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d1d8      	bne.n	8000e12 <I2C_MasterReceiveData+0xb4>
		}
	}

	//re-enable Acking
	if(pI2CHandle->I2C_Config.I2C_ACKControl==I2C_ACK_ENABLE)
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	d105      	bne.n	8000e74 <I2C_MasterReceiveData+0x116>
	{
		I2C_ManageAcking(pI2CHandle->pI2Cx,I2C_ACK_ENABLE);
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f000 f803 	bl	8000e7a <I2C_ManageAcking>
	}

}
 8000e74:	3718      	adds	r7, #24
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <I2C_ManageAcking>:

void I2C_ManageAcking(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 8000e7a:	b480      	push	{r7}
 8000e7c:	b083      	sub	sp, #12
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	6078      	str	r0, [r7, #4]
 8000e82:	460b      	mov	r3, r1
 8000e84:	70fb      	strb	r3, [r7, #3]
	if(EnorDi== I2C_ACK_ENABLE)
 8000e86:	78fb      	ldrb	r3, [r7, #3]
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d106      	bne.n	8000e9a <I2C_ManageAcking+0x20>
	{
		//enable the ack
		pI2Cx->CR1 |= (1<<I2C_CR1_ACK);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	601a      	str	r2, [r3, #0]
	else
	{
		//disable the ack
		pI2Cx->CR1 &=~(1<<I2C_CR1_ACK);
	}
}
 8000e98:	e005      	b.n	8000ea6 <I2C_ManageAcking+0x2c>
		pI2Cx->CR1 &=~(1<<I2C_CR1_ACK);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	601a      	str	r2, [r3, #0]
}
 8000ea6:	bf00      	nop
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr

08000eb0 <__libc_init_array>:
 8000eb0:	b570      	push	{r4, r5, r6, lr}
 8000eb2:	4d0d      	ldr	r5, [pc, #52]	; (8000ee8 <__libc_init_array+0x38>)
 8000eb4:	4c0d      	ldr	r4, [pc, #52]	; (8000eec <__libc_init_array+0x3c>)
 8000eb6:	1b64      	subs	r4, r4, r5
 8000eb8:	10a4      	asrs	r4, r4, #2
 8000eba:	2600      	movs	r6, #0
 8000ebc:	42a6      	cmp	r6, r4
 8000ebe:	d109      	bne.n	8000ed4 <__libc_init_array+0x24>
 8000ec0:	4d0b      	ldr	r5, [pc, #44]	; (8000ef0 <__libc_init_array+0x40>)
 8000ec2:	4c0c      	ldr	r4, [pc, #48]	; (8000ef4 <__libc_init_array+0x44>)
 8000ec4:	f000 f818 	bl	8000ef8 <_init>
 8000ec8:	1b64      	subs	r4, r4, r5
 8000eca:	10a4      	asrs	r4, r4, #2
 8000ecc:	2600      	movs	r6, #0
 8000ece:	42a6      	cmp	r6, r4
 8000ed0:	d105      	bne.n	8000ede <__libc_init_array+0x2e>
 8000ed2:	bd70      	pop	{r4, r5, r6, pc}
 8000ed4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ed8:	4798      	blx	r3
 8000eda:	3601      	adds	r6, #1
 8000edc:	e7ee      	b.n	8000ebc <__libc_init_array+0xc>
 8000ede:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ee2:	4798      	blx	r3
 8000ee4:	3601      	adds	r6, #1
 8000ee6:	e7f2      	b.n	8000ece <__libc_init_array+0x1e>
 8000ee8:	08000f10 	.word	0x08000f10
 8000eec:	08000f10 	.word	0x08000f10
 8000ef0:	08000f10 	.word	0x08000f10
 8000ef4:	08000f14 	.word	0x08000f14

08000ef8 <_init>:
 8000ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000efa:	bf00      	nop
 8000efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000efe:	bc08      	pop	{r3}
 8000f00:	469e      	mov	lr, r3
 8000f02:	4770      	bx	lr

08000f04 <_fini>:
 8000f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f06:	bf00      	nop
 8000f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f0a:	bc08      	pop	{r3}
 8000f0c:	469e      	mov	lr, r3
 8000f0e:	4770      	bx	lr
