// Seed: 3938056745
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output tri0 id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output logic id_2,
    input supply1 id_3,
    input wire id_4
);
  localparam [-1 : -1] id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign modCall_1.id_1 = 0;
  localparam id_7 = -1;
  xor primCall (id_2, id_1, id_3);
  logic id_8;
  initial begin : LABEL_0
    id_2 = -1;
  end
endmodule
module module_2 #(
    parameter id_22 = 32'd46,
    parameter id_7  = 32'd8
) (
    output wand id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3,
    input tri0 id_4,
    input wor id_5,
    output wand id_6,
    input tri _id_7,
    input tri1 id_8,
    input supply0 id_9,
    output tri1 id_10,
    input wor id_11,
    output wire id_12,
    input uwire id_13,
    input uwire id_14,
    input wand id_15
    , id_42,
    output supply0 id_16,
    input tri1 id_17,
    input supply1 id_18,
    output tri1 id_19,
    output wire id_20,
    output wor id_21,
    input tri1 _id_22,
    output wand id_23,
    input uwire id_24,
    input tri0 id_25,
    input supply0 id_26,
    input tri0 id_27,
    input wand id_28,
    input tri1 id_29,
    input wand id_30,
    output wor id_31,
    input tri1 id_32,
    output wand id_33,
    input tri id_34,
    input wor id_35,
    output tri0 id_36,
    output tri0 id_37,
    input wand id_38,
    input wand id_39,
    output uwire id_40
);
  assign id_40 = 1;
  xor primCall (
      id_6,
      id_9,
      id_27,
      id_29,
      id_5,
      id_43,
      id_2,
      id_3,
      id_39,
      id_17,
      id_8,
      id_42,
      id_26,
      id_35,
      id_25,
      id_30,
      id_32,
      id_24,
      id_34,
      id_1,
      id_18,
      id_15,
      id_14,
      id_38,
      id_11,
      id_28,
      id_13,
      id_4
  );
  wire [id_22 : id_7] id_43;
  module_0 modCall_1 (
      id_42,
      id_43
  );
endmodule
