<!DOCTYPE HTML>

<!--Converted with LaTeX2HTML 2024 (Released January 1, 2024) -->
<HTML lang="en">
<HEAD>
<TITLE>fusesoc_info Depenecies</TITLE>

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META NAME="viewport" CONTENT="width=device-width, initial-scale=1.0">
<META NAME="Generator" CONTENT="LaTeX2HTML v2024">

<LINK REL="STYLESHEET" HREF="html.css">

<LINK REL="previous" HREF="veronica_riscv_node4.html">
<LINK REL="next" HREF="veronica_riscv_node6.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A
 HREF="veronica_riscv_node6.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="veronica_riscv_node4.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="veronica_riscv_node4.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html42"
  HREF="veronica_riscv_node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A
 HREF="veronica_riscv_node6.html">Architecture</A>
<B> Up:</B> <A
 HREF="veronica_riscv_node4.html">Dependencies</A>
<B> Previous:</B> <A
 HREF="veronica_riscv_node4.html">Dependencies</A>
 &nbsp; <B>  <A ID="tex2html43"
  HREF="veronica_riscv_node1.html">Contents</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->

<H3><A ID="SECTION00022100000000000000">
fusesoc_info Depenecies</A>
</H3>

<UL>
<LI>tb_cocotb
	
<UL>
<LI>::jtag_vpi:0-r5
	
</LI>
</UL>
</LI>
<LI>nexys-a7-100t
	
<UL>
<LI>AFRL:utility:digilent_nexys-a7-100t_board_base_constr:1.0.0
</LI>
<LI>AFRL:utility:digilent_nexys-a7-100t_board_base_ddr_cfg:1.0.0
</LI>
<LI>AFRL:utility:vivado_board_support_packages
	
</LI>
</UL>
</LI>
<LI>nexys-a7-100t_bootgen
	
<UL>
<LI>AFRL:utility:digilent_veronica_nexys_boot_gen:1.0.0
	
</LI>
</UL>
</LI>
<LI>genesys2
	
<UL>
<LI>AFRL:utility:digilent_genesys2_board_base_constr:1.0.0
</LI>
<LI>AFRL:utility:digilent_genesys2_board_base_ddr_cfg:1.0.0
</LI>
<LI>AFRL:utility:vivado_board_support_packages
	
</LI>
</UL>
</LI>
<LI>NetFPGA-1G-CML
	
<UL>
<LI>AFRL:utility:digilent_NetFPGA-1G-CML_board_base_constr:1.0.0
</LI>
<LI>AFRL:utility:digilent_NetFPGA-1G-CML_board_base_ddr_cfg:1.0.0
</LI>
<LI>AFRL:utility:vivado_board_support_packages
	
</LI>
</UL>
</LI>
<LI>KC705
	
<UL>
<LI>AFRL:utility:xilinx_kc705_board_base_constr:1.0.0
</LI>
<LI>AFRL:utility:xilinx_kc705_board_base_ddr_cfg:1.0.0
</LI>
<LI>AFRL:utility:vivado_board_support_packages
	
</LI>
</UL>
</LI>
<LI>VC707
	
<UL>
<LI>AFRL:utility:xilinx_vc707_board_base_constr:1.0.0
</LI>
<LI>AFRL:utility:xilinx_vc707_board_base_ddr_cfg:1.0.0
</LI>
<LI>AFRL:utility:vivado_board_support_packages
	
</LI>
</UL>
</LI>
<LI>crosslink-nx_eval
	
<UL>
<LI>AFRL:utility:lattice_crosslink-nx_eval_board_base:1.0.0
	
</LI>
</UL>
</LI>
<LI>dep
	
<UL>
<LI>AFRL:utility:helper:1.0.0
</LI>
<LI>AFRL:utility:tcl_helper_check:1.0.0
</LI>
<LI>AFRL:device:axi_lite_spi_master:1.0.0
</LI>
<LI>AFRL:device:axi_lite_uart_lite:1.0.0
</LI>
<LI>AFRL:device:axi_lite_gpio:1.0.0
</LI>
<LI>zipcpu:axi_lite:crossbar:1.0.0
	
</LI>
</UL>
</LI>
<LI>dep_jtag_io
	
<UL>
<LI>spinalhdl:cpu:veronica_jtag_io:1.0.0
	
</LI>
</UL>
</LI>
<LI>dep_secure_jtag_io
	
<UL>
<LI>spinalhdl:cpu:veronica_secure_jtag_io:1.0.0
	
</LI>
</UL>
</LI>
<LI>dep_linux_jtag_io
	
<UL>
<LI>spinalhdl:cpu:veronica_linux_jtag_io:1.0.0
	
</LI>
</UL>
</LI>
<LI>dep_jtag_bscane
	
<UL>
<LI>spinalhdl:cpu:veronica_jtag_xilinx_bscane:1.0.0
	
</LI>
</UL>
</LI>
<LI>dep_secure_jtag_bscane
	
<UL>
<LI>spinalhdl:cpu:veronica_secure_jtag_xilinx_bscane:1.0.0
	
</LI>
</UL>
</LI>
<LI>dep_linux_jtag_bscane
	
<UL>
<LI>spinalhdl:cpu:veronica_linux_jtag_xilinx_bscane:1.0.0
	
</LI>
</UL>
</LI>
</UL>

<P>
<BR><HR>

</BODY>
</HTML>
