// Seed: 1929007425
module module_0;
  assign id_1 = -1;
  wand id_2;
  always_comb id_2 = 1 ? id_1 : id_2.sum & 1'b0;
  supply1 id_4 = id_2;
  wire id_5;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1
);
  always id_0 <= ~-1;
  wor  id_3 = id_1;
  wire id_4;
  module_0 modCall_1 ();
  tri0 id_5, id_6 = id_1;
  logic id_7, id_8, id_9;
  assign id_5 = id_5;
  wire id_10;
  wire id_11;
  and primCall (id_0, id_1, id_3, id_4);
  assign id_0 = id_7;
  wire id_12;
  wire id_13;
  supply0 id_14, id_15, id_16 = 1;
endmodule
