// module alu(a, b, s, y);
//     input signed [3:0] a;  
//     input signed [3:0] b;  
//     input [2:0] s; 
//     output reg signed [3:0] y;  
module alu(input signed [3:0] a, input signed [3:0] b, input [2:0] s, output reg signed [3:0] y); 
    
    // TODO: implement your 4bits ALU design here and using your own fulladder module in this module
    // For testbench verifying, do not modify input and output pin
    
endmodule

